Analysis & Synthesis report for ARM_System
Tue Nov 12 21:14:25 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw17|c_state
 10. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw16|c_state
 11. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw15|c_state
 12. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw14|c_state
 13. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw13|c_state
 14. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw12|c_state
 15. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw11|c_state
 16. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw10|c_state
 17. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw9|c_state
 18. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw8|c_state
 19. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw7|c_state
 20. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw6|c_state
 21. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw5|c_state
 22. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw4|c_state
 23. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw3|c_state
 24. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw2|c_state
 25. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw1|c_state
 26. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw0|c_state
 27. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:key3|c_state
 28. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:key2|c_state
 29. State Machine - |RV32I_System|GPIO:uGPIO|key_detect:key1|c_state
 30. User-Specified and Inferred Latches
 31. Registers Removed During Synthesis
 32. General Register Statistics
 33. Inverted Register Statistics
 34. Multiplexer Restructuring Statistics (Restructuring Performed)
 35. Source assignments for ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated
 36. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body
 37. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst
 38. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated
 39. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1
 40. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter
 41. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter
 42. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter
 43. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter
 44. Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr
 45. Source assignments for sld_hub:auto_hub
 46. Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg
 47. Parameter Settings for User Entity Instance: ALTPLL_clkgen:pll0|altpll:altpll_component
 48. Parameter Settings for User Entity Instance: ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key1
 50. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key2
 51. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key3
 52. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw0
 53. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw1
 54. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw2
 55. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw3
 56. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw4
 57. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw5
 58. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw6
 59. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw7
 60. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw8
 61. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw9
 62. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw10
 63. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw11
 64. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw12
 65. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw13
 66. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw14
 67. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw15
 68. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw16
 69. Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw17
 70. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 71. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 72. altpll Parameter Settings by Entity Instance
 73. altsyncram Parameter Settings by Entity Instance
 74. Port Connectivity Checks: "GPIO:uGPIO"
 75. Port Connectivity Checks: "miniUART:UART"
 76. Port Connectivity Checks: "TimerCounter:Timer"
 77. Port Connectivity Checks: "ram2port_inst_data:Inst_Data_Mem"
 78. Port Connectivity Checks: "RV32I:_RV32I"
 79. Port Connectivity Checks: "ALTPLL_clkgen:pll0"
 80. SignalTap II Logic Analyzer Settings
 81. Connections to In-System Debugging Instance "auto_signaltap_0"
 82. Analysis & Synthesis Messages
 83. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 12 21:14:25 2024        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; ARM_System                                   ;
; Top-level Entity Name              ; RV32I_System                                 ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 6,755                                        ;
;     Total combinational functions  ; 3,666                                        ;
;     Dedicated logic registers      ; 4,244                                        ;
; Total registers                    ; 4244                                         ;
; Total pins                         ; 108                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 263,168                                      ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 1                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; RV32I_System       ; ARM_System         ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path                                                                                                 ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; ../ARM_System/RV32I_System.v                                                                                                     ; yes             ; User Verilog HDL File            ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_System.v                            ;
; ../ARM_System/RV32I_Core/basic_modules.v                                                                                         ; yes             ; User Verilog HDL File            ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/basic_modules.v                ;
; ../ARM_System/RV32I_Core/RV32ICPU.v                                                                                              ; yes             ; User Verilog HDL File            ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/RV32I_Core/RV32ICPU.v                     ;
; ../ARM_System/UART/TxUnit.v                                                                                                      ; yes             ; User Verilog HDL File            ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/UART/TxUnit.v                             ;
; ../ARM_System/UART/clkUnit.v                                                                                                     ; yes             ; User Verilog HDL File            ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/UART/clkUnit.v                            ;
; ../ARM_System/UART/miniUART.v                                                                                                    ; yes             ; User Verilog HDL File            ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/UART/miniUART.v                           ;
; ../ARM_System/UART/RxUnit.v                                                                                                      ; yes             ; User Verilog HDL File            ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/UART/RxUnit.v                             ;
; ../ARM_System/Timer/TimerCounter.v                                                                                               ; yes             ; User Verilog HDL File            ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/Timer/TimerCounter.v                      ;
; ../ARM_System/GPIO/GPIO.v                                                                                                        ; yes             ; User Verilog HDL File            ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/GPIO/GPIO.v                               ;
; ../ARM_System/Decoder/Addr_Decoder.v                                                                                             ; yes             ; User Verilog HDL File            ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/Decoder/Addr_Decoder.v                    ;
; ../ARM_System/Altera_PLL/ALTPLL_clkgen.v                                                                                         ; yes             ; User Wizard-Generated File       ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/Altera_PLL/ALTPLL_clkgen.v                ;
; ../ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v                                                                          ; yes             ; User Wizard-Generated File       ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System/Altera_Mem_Dual_Port/ram2port_inst_data.v ;
; insts_data.mif                                                                                                                   ; yes             ; User Memory Initialization File  ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/insts_data.mif                        ;
; altpll.tdf                                                                                                                       ; yes             ; Megafunction                     ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf                                                                                      ;
; altsyncram.tdf                                                                                                                   ; yes             ; Megafunction                     ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf                                                                                  ;
; db/altsyncram_i9b2.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction      ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_i9b2.tdf                ;
; sld_signaltap.vhd                                                                                                                ; yes             ; Encrypted Megafunction           ; c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                               ;
; sld_ela_control.vhd                                                                                                              ; yes             ; Encrypted Megafunction           ; c:/altera/91sp2/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                             ;
; lpm_shiftreg.tdf                                                                                                                 ; yes             ; Megafunction                     ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                ;
; sld_mbpmg.vhd                                                                                                                    ; yes             ; Encrypted Megafunction           ; c:/altera/91sp2/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                   ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                     ; yes             ; Encrypted Megafunction           ; c:/altera/91sp2/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                    ;
; sld_buffer_manager.vhd                                                                                                           ; yes             ; Encrypted Megafunction           ; c:/altera/91sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                          ;
; db/altsyncram_lvs3.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction      ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_lvs3.tdf                ;
; db/altsyncram_4kq1.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction      ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_4kq1.tdf                ;
; altdpram.tdf                                                                                                                     ; yes             ; Megafunction                     ; c:/altera/91sp2/quartus/libraries/megafunctions/altdpram.tdf                                                                                    ;
; lpm_mux.tdf                                                                                                                      ; yes             ; Megafunction                     ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                     ;
; db/mux_7oc.tdf                                                                                                                   ; yes             ; Auto-Generated Megafunction      ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/mux_7oc.tdf                        ;
; lpm_decode.tdf                                                                                                                   ; yes             ; Megafunction                     ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                  ;
; db/decode_rqf.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction      ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/decode_rqf.tdf                     ;
; lpm_counter.tdf                                                                                                                  ; yes             ; Megafunction                     ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                 ;
; db/cntr_ndi.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/cntr_ndi.tdf                       ;
; db/cmpr_ccc.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/cmpr_ccc.tdf                       ;
; db/cntr_m4j.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/cntr_m4j.tdf                       ;
; db/cntr_qbi.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/cntr_qbi.tdf                       ;
; db/cmpr_9cc.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/cmpr_9cc.tdf                       ;
; db/cntr_gui.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/cntr_gui.tdf                       ;
; db/cmpr_5cc.tdf                                                                                                                  ; yes             ; Auto-Generated Megafunction      ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/cmpr_5cc.tdf                       ;
; sld_rom_sr.vhd                                                                                                                   ; yes             ; Encrypted Megafunction           ; c:/altera/91sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                  ;
; sld_hub.vhd                                                                                                                      ; yes             ; Encrypted Megafunction           ; c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd                                                                                     ;
; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_5ss3.tdf ; yes             ; Auto-Generated Megafunction      ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_5ss3.tdf                ;
; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_kgq1.tdf ; yes             ; Auto-Generated Megafunction      ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/altsyncram_kgq1.tdf                ;
; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/cntr_sbi.tdf        ; yes             ; Auto-Generated Megafunction      ; C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/db/cntr_sbi.tdf                       ;
+----------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                    ;
+---------------------------------------------+--------------------------------------------------+
; Resource                                    ; Usage                                            ;
+---------------------------------------------+--------------------------------------------------+
; Estimated Total logic elements              ; 6,755                                            ;
;                                             ;                                                  ;
; Total combinational functions               ; 3666                                             ;
; Logic element usage by number of LUT inputs ;                                                  ;
;     -- 4 input functions                    ; 2456                                             ;
;     -- 3 input functions                    ; 879                                              ;
;     -- <=2 input functions                  ; 331                                              ;
;                                             ;                                                  ;
; Logic elements by mode                      ;                                                  ;
;     -- normal mode                          ; 3461                                             ;
;     -- arithmetic mode                      ; 205                                              ;
;                                             ;                                                  ;
; Total registers                             ; 4244                                             ;
;     -- Dedicated logic registers            ; 4244                                             ;
;     -- I/O registers                        ; 0                                                ;
;                                             ;                                                  ;
; I/O pins                                    ; 108                                              ;
; Total memory bits                           ; 263168                                           ;
; Total PLLs                                  ; 1                                                ;
; Maximum fan-out node                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 3485                                             ;
; Total fan-out                               ; 30383                                            ;
; Average fan-out                             ; 3.68                                             ;
+---------------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                          ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |RV32I_System                                                                                        ; 3666 (2)          ; 4244 (1)     ; 263168      ; 0            ; 0       ; 0         ; 108  ; 0            ; |RV32I_System                                                                                                                                                                                                                                                                                                ; work         ;
;    |ALTPLL_clkgen:pll0|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|ALTPLL_clkgen:pll0                                                                                                                                                                                                                                                                             ;              ;
;       |altpll:altpll_component|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|ALTPLL_clkgen:pll0|altpll:altpll_component                                                                                                                                                                                                                                                     ;              ;
;    |Addr_Decoder:Decoder|                                                                            ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|Addr_Decoder:Decoder                                                                                                                                                                                                                                                                           ;              ;
;    |GPIO:uGPIO|                                                                                      ; 386 (71)          ; 419 (104)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO                                                                                                                                                                                                                                                                                     ;              ;
;       |key_detect:key1|                                                                              ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:key1                                                                                                                                                                                                                                                                     ;              ;
;       |key_detect:key2|                                                                              ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:key2                                                                                                                                                                                                                                                                     ;              ;
;       |key_detect:key3|                                                                              ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:key3                                                                                                                                                                                                                                                                     ;              ;
;       |key_detect:sw0|                                                                               ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:sw0                                                                                                                                                                                                                                                                      ;              ;
;       |key_detect:sw10|                                                                              ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:sw10                                                                                                                                                                                                                                                                     ;              ;
;       |key_detect:sw11|                                                                              ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:sw11                                                                                                                                                                                                                                                                     ;              ;
;       |key_detect:sw12|                                                                              ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:sw12                                                                                                                                                                                                                                                                     ;              ;
;       |key_detect:sw13|                                                                              ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:sw13                                                                                                                                                                                                                                                                     ;              ;
;       |key_detect:sw14|                                                                              ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:sw14                                                                                                                                                                                                                                                                     ;              ;
;       |key_detect:sw15|                                                                              ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:sw15                                                                                                                                                                                                                                                                     ;              ;
;       |key_detect:sw16|                                                                              ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:sw16                                                                                                                                                                                                                                                                     ;              ;
;       |key_detect:sw17|                                                                              ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:sw17                                                                                                                                                                                                                                                                     ;              ;
;       |key_detect:sw1|                                                                               ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:sw1                                                                                                                                                                                                                                                                      ;              ;
;       |key_detect:sw2|                                                                               ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:sw2                                                                                                                                                                                                                                                                      ;              ;
;       |key_detect:sw3|                                                                               ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:sw3                                                                                                                                                                                                                                                                      ;              ;
;       |key_detect:sw4|                                                                               ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:sw4                                                                                                                                                                                                                                                                      ;              ;
;       |key_detect:sw5|                                                                               ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:sw5                                                                                                                                                                                                                                                                      ;              ;
;       |key_detect:sw6|                                                                               ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:sw6                                                                                                                                                                                                                                                                      ;              ;
;       |key_detect:sw7|                                                                               ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:sw7                                                                                                                                                                                                                                                                      ;              ;
;       |key_detect:sw8|                                                                               ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:sw8                                                                                                                                                                                                                                                                      ;              ;
;       |key_detect:sw9|                                                                               ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|GPIO:uGPIO|key_detect:sw9                                                                                                                                                                                                                                                                      ;              ;
;    |RV32I:_RV32I|                                                                                    ; 2043 (0)          ; 1024 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I                                                                                                                                                                                                                                                                                   ;              ;
;       |controller:i_controller|                                                                      ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|controller:i_controller                                                                                                                                                                                                                                                           ;              ;
;          |aludec:i_aludec|                                                                           ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|controller:i_controller|aludec:i_aludec                                                                                                                                                                                                                                           ;              ;
;          |maindec:i_maindec|                                                                         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|controller:i_controller|maindec:i_maindec                                                                                                                                                                                                                                         ;              ;
;       |datapath:i_datapath|                                                                          ; 2014 (460)        ; 1024 (32)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath                                                                                                                                                                                                                                                               ;              ;
;          |alu:i_alu|                                                                                 ; 214 (120)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu                                                                                                                                                                                                                                                     ;              ;
;             |adder_32bit:iadder32|                                                                   ; 94 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32                                                                                                                                                                                                                                ;              ;
;                |adder_1bit:bit0|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit0                                                                                                                                                                                                                ;              ;
;                |adder_1bit:bit10|                                                                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit10                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit11|                                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit11                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit12|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit12                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit13|                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit13                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit14|                                                                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit14                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit15|                                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit15                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit16|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit16                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit17|                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit17                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit18|                                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit18                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit19|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit19                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit1|                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit1                                                                                                                                                                                                                ;              ;
;                |adder_1bit:bit20|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit20                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit21|                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit21                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit22|                                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit22                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit23|                                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit23                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit24|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit24                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit25|                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit25                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit26|                                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit26                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit27|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit27                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit28|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit28                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit29|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit29                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit2|                                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit2                                                                                                                                                                                                                ;              ;
;                |adder_1bit:bit30|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit30                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit31|                                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit31                                                                                                                                                                                                               ;              ;
;                |adder_1bit:bit3|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit3                                                                                                                                                                                                                ;              ;
;                |adder_1bit:bit4|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit4                                                                                                                                                                                                                ;              ;
;                |adder_1bit:bit5|                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit5                                                                                                                                                                                                                ;              ;
;                |adder_1bit:bit6|                                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit6                                                                                                                                                                                                                ;              ;
;                |adder_1bit:bit7|                                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit7                                                                                                                                                                                                                ;              ;
;                |adder_1bit:bit8|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit8                                                                                                                                                                                                                ;              ;
;                |adder_1bit:bit9|                                                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit9                                                                                                                                                                                                                ;              ;
;          |regfile:i_regfile|                                                                         ; 1340 (1340)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile                                                                                                                                                                                                                                             ;              ;
;    |TimerCounter:Timer|                                                                              ; 85 (85)           ; 65 (65)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|TimerCounter:Timer                                                                                                                                                                                                                                                                             ;              ;
;    |miniUART:UART|                                                                                   ; 135 (20)          ; 74 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|miniUART:UART                                                                                                                                                                                                                                                                                  ;              ;
;       |ClkUnit:ClkDiv|                                                                               ; 35 (35)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|miniUART:UART|ClkUnit:ClkDiv                                                                                                                                                                                                                                                                   ;              ;
;       |RxUnit:RxDev|                                                                                 ; 47 (47)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|miniUART:UART|RxUnit:RxDev                                                                                                                                                                                                                                                                     ;              ;
;       |TxUnit:TxDev|                                                                                 ; 33 (33)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|miniUART:UART|TxUnit:TxDev                                                                                                                                                                                                                                                                     ;              ;
;    |ram2port_inst_data:Inst_Data_Mem|                                                                ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|ram2port_inst_data:Inst_Data_Mem                                                                                                                                                                                                                                                               ;              ;
;       |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component                                                                                                                                                                                                                               ;              ;
;          |altsyncram_i9b2:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated                                                                                                                                                                                                ;              ;
;    |sld_hub:auto_hub|                                                                                ; 103 (64)          ; 73 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_hub:auto_hub                                                                                                                                                                                                                                                                               ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                       ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                     ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 894 (1)           ; 2588 (0)     ; 197632      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                 ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 893 (20)          ; 2588 (1190)  ; 197632      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                           ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ;              ;
;                |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                              ;              ;
;             |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ;              ;
;                |mux_7oc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated                                                                                                                         ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 197632      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ;              ;
;             |altsyncram_lvs3:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 197632      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated                                                                                                                                            ;              ;
;                |altsyncram_4kq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 197632      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1                                                                                                                ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 81 (81)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ;              ;
;          |sld_ela_control:ela_control|                                                               ; 454 (1)           ; 981 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 386 (0)           ; 965 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 579 (579)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 386 (0)           ; 386 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 67 (67)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 279 (14)          ; 259 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ;              ;
;                |cntr_ndi:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_ndi:auto_generated                                                        ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ;              ;
;                |cntr_m4j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated                                                                                 ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ;              ;
;                |cntr_qbi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated                                                                       ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ;              ;
;                |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                          ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 193 (193)         ; 193 (193)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RV32I_System|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ;              ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------+
; Name                                                                                                                                                                                       ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------+
; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ALTSYNCRAM                                                                                 ; AUTO ; True Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536  ; insts_data.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 193          ; 1024         ; 193          ; 197632 ; None           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw17|c_state                                                                                                                                                                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw16|c_state                                                                                                                                                                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw15|c_state                                                                                                                                                                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw14|c_state                                                                                                                                                                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw13|c_state                                                                                                                                                                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw12|c_state                                                                                                                                                                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw11|c_state                                                                                                                                                                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw10|c_state                                                                                                                                                                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw9|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw8|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw7|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw6|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw5|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw4|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw3|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw2|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw1|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:sw0|c_state                                                                                                                                                                   ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:key3|c_state                                                                                                                                                                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:key2|c_state                                                                                                                                                                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |RV32I_System|GPIO:uGPIO|key_detect:key1|c_state                                                                                                                                                                  ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; c_state.S15 ; c_state.S14 ; c_state.S13 ; c_state.S12 ; c_state.S11 ; c_state.S10 ; c_state.S9 ; c_state.S8 ; c_state.S7 ; c_state.S6 ; c_state.S5 ; c_state.S4 ; c_state.S3 ; c_state.S2 ; c_state.S1 ; c_state.S0 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; c_state.S0  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; c_state.S1  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; c_state.S2  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; c_state.S3  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; c_state.S4  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S5  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S6  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S7  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S8  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S9  ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S10 ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S11 ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S12 ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S13 ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S14 ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; c_state.S15 ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                          ;
+--------------------------------------------------------------------+----------------------------------------------------------------+------------------------+
; Latch Name                                                         ; Latch Enable Signal                                            ; Free of Timing Hazards ;
+--------------------------------------------------------------------+----------------------------------------------------------------+------------------------+
; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[3] ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Mux3      ; yes                    ;
; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[0] ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5 ; yes                    ;
; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[1] ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5 ; yes                    ;
; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] ; RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector5 ; yes                    ;
; Number of user-specified and inferred latches = 4                  ;                                                                ;                        ;
+--------------------------------------------------------------------+----------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                               ;
+---------------------------------------------------------+----------------------------------------+
; Register name                                           ; Reason for Removal                     ;
+---------------------------------------------------------+----------------------------------------+
; miniUART:UART|CSReg[4..7]                               ; Stuck at VCC due to stuck port data_in ;
; TimerCounter:Timer|StatusR[1..31]                       ; Stuck at GND due to stuck port data_in ;
; GPIO:uGPIO|KEY_StatusR[9,12..13,15,18..21,25,27..30]    ; Merged with GPIO:uGPIO|KEY_StatusR[0]  ;
; GPIO:uGPIO|KEY_StatusR[4..8,10..11,14,16..17,22..24,26] ; Merged with GPIO:uGPIO|KEY_StatusR[31] ;
; GPIO:uGPIO|SW_StatusR[18..20,24,26..28,30]              ; Merged with GPIO:uGPIO|SW_StatusR[31]  ;
; GPIO:uGPIO|SW_StatusR[21..23,25]                        ; Merged with GPIO:uGPIO|SW_StatusR[29]  ;
; GPIO:uGPIO|KEY_StatusR[31]                              ; Merged with GPIO:uGPIO|KEY_StatusR[0]  ;
; GPIO:uGPIO|SW_StatusR[29]                               ; Merged with GPIO:uGPIO|SW_StatusR[31]  ;
; GPIO:uGPIO|KEY_StatusR[0]                               ; Stuck at GND due to stuck port data_in ;
; GPIO:uGPIO|SW_StatusR[31]                               ; Stuck at GND due to stuck port data_in ;
; GPIO:uGPIO|key_detect:sw17|c_state~2                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw17|c_state~3                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw17|c_state~4                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw17|c_state~5                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw16|c_state~2                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw16|c_state~3                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw16|c_state~4                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw16|c_state~5                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw15|c_state~2                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw15|c_state~3                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw15|c_state~4                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw15|c_state~5                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw14|c_state~2                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw14|c_state~3                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw14|c_state~4                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw14|c_state~5                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw13|c_state~2                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw13|c_state~3                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw13|c_state~4                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw13|c_state~5                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw12|c_state~2                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw12|c_state~3                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw12|c_state~4                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw12|c_state~5                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw11|c_state~2                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw11|c_state~3                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw11|c_state~4                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw11|c_state~5                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw10|c_state~2                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw10|c_state~3                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw10|c_state~4                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw10|c_state~5                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw9|c_state~2                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw9|c_state~3                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw9|c_state~4                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw9|c_state~5                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw8|c_state~2                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw8|c_state~3                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw8|c_state~4                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw8|c_state~5                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw7|c_state~2                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw7|c_state~3                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw7|c_state~4                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw7|c_state~5                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw6|c_state~2                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw6|c_state~3                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw6|c_state~4                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw6|c_state~5                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw5|c_state~2                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw5|c_state~3                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw5|c_state~4                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw5|c_state~5                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw4|c_state~2                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw4|c_state~3                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw4|c_state~4                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw4|c_state~5                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw3|c_state~2                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw3|c_state~3                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw3|c_state~4                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw3|c_state~5                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw2|c_state~2                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw2|c_state~3                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw2|c_state~4                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw2|c_state~5                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw1|c_state~2                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw1|c_state~3                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw1|c_state~4                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw1|c_state~5                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw0|c_state~2                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw0|c_state~3                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw0|c_state~4                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw0|c_state~5                     ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:key3|c_state~2                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:key3|c_state~3                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:key3|c_state~4                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:key3|c_state~5                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:key2|c_state~2                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:key2|c_state~3                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:key2|c_state~4                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:key2|c_state~5                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:key1|c_state~2                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:key1|c_state~3                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:key1|c_state~4                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:key1|c_state~5                    ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw17|c_state.S15                  ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw16|c_state.S15                  ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw15|c_state.S15                  ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw14|c_state.S15                  ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw13|c_state.S15                  ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw12|c_state.S15                  ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw11|c_state.S15                  ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw10|c_state.S15                  ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw9|c_state.S15                   ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw8|c_state.S15                   ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw7|c_state.S15                   ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw6|c_state.S15                   ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw5|c_state.S15                   ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw4|c_state.S15                   ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw3|c_state.S15                   ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw2|c_state.S15                   ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw1|c_state.S15                   ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:sw0|c_state.S15                   ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:key3|c_state.S15                  ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:key2|c_state.S15                  ; Lost fanout                            ;
; GPIO:uGPIO|key_detect:key1|c_state.S15                  ; Lost fanout                            ;
; Total Number of Removed Registers = 183                 ;                                        ;
+---------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4244  ;
; Number of registers using Synchronous Clear  ; 55    ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 974   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1947  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_hub:auto_hub|tdo                                                                                                                    ; 2       ;
; Total number of inverted registers = 12                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |RV32I_System|TimerCounter:Timer|CompareR[21]                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |RV32I_System|miniUART:UART|ClkUnit:ClkDiv|Cnt33[3]                          ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|pc[12]                        ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |RV32I_System|GPIO:uGPIO|LEDR_R[7]                                           ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |RV32I_System|miniUART:UART|TxUnit:TxDev|TReg[1]                             ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |RV32I_System|GPIO:uGPIO|LEDG_R[0]                                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |RV32I_System|GPIO:uGPIO|HEX0_R[2]                                           ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |RV32I_System|GPIO:uGPIO|HEX1_R[6]                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |RV32I_System|miniUART:UART|RxUnit:RxDev|ShtReg[2]                           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |RV32I_System|miniUART:UART|RxUnit:RxDev|DOut[0]                             ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |RV32I_System|GPIO:uGPIO|HEX2_R[3]                                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |RV32I_System|miniUART:UART|RxUnit:RxDev|SampleCnt[0]                        ;
; 20:1               ; 3 bits    ; 39 LEs        ; 12 LEs               ; 27 LEs                 ; Yes        ; |RV32I_System|miniUART:UART|TxUnit:TxDev|BitCnt[2]                           ;
; 9:1                ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |RV32I_System|GPIO:uGPIO|HEX3_R[1]                                           ;
; 10:1               ; 7 bits    ; 42 LEs        ; 7 LEs                ; 35 LEs                 ; Yes        ; |RV32I_System|GPIO:uGPIO|HEX4_R[5]                                           ;
; 11:1               ; 7 bits    ; 49 LEs        ; 7 LEs                ; 42 LEs                 ; Yes        ; |RV32I_System|GPIO:uGPIO|HEX5_R[4]                                           ;
; 22:1               ; 3 bits    ; 42 LEs        ; 12 LEs               ; 30 LEs                 ; Yes        ; |RV32I_System|miniUART:UART|RxUnit:RxDev|BitCnt[3]                           ;
; 12:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |RV32I_System|GPIO:uGPIO|HEX6_R[6]                                           ;
; 13:1               ; 7 bits    ; 56 LEs        ; 7 LEs                ; 49 LEs                 ; Yes        ; |RV32I_System|GPIO:uGPIO|HEX7_R[1]                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alusrc1[28]                   ;
; 8:1                ; 31 bits   ; 155 LEs       ; 93 LEs               ; 62 LEs                 ; No         ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alu:i_alu|Mux16               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alusrc2[10]                   ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; No         ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alusrc2[13]                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|alusrc2[3]                    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux60       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|Mux31       ;
; 9:1                ; 14 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; No         ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|rd_data[27]                   ;
; 132:1              ; 2 bits    ; 176 LEs       ; 16 LEs               ; 160 LEs                ; No         ; |RV32I_System|RV32I:_RV32I|controller:i_controller|aludec:i_aludec|Selector2 ;
; 12:1               ; 10 bits   ; 80 LEs        ; 50 LEs               ; 30 LEs                 ; No         ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|rd_data[15]                   ;
; 13:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|rd_data[7]                    ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; No         ; |RV32I_System|RV32I:_RV32I|datapath:i_datapath|rd_data[2]                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                          ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                          ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment         ; Value ; From ; To                                                                                                 ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[6]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[5]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[4]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[3]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[2]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[1]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[0]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[7]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[8]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[9]                                                                             ;
; NOT_GATE_PUSH_BACK ; ON    ; -    ; modified_post_count[10]                                                                            ;
+--------------------+-------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_lvs3:auto_generated|altsyncram_4kq1:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                                          ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                                           ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                 ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                  ;
+---------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                           ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                            ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                            ;
+---------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                                                                                                                                        ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                                                                                                                                                         ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                                                                                                                                                         ;
+---------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                          ;
+----------------------+-------+------+-----------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                           ;
+----------------------+-------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:auto_hub               ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+-----------------------------------------------------------------+
; Source assignments for sld_hub:auto_hub|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+---------------------------+
; Assignment           ; Value ; From ; To                        ;
+----------------------+-------+------+---------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                         ;
+----------------------+-------+------+---------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALTPLL_clkgen:pll0|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------------+
; Parameter Name                ; Value             ; Type                                ;
+-------------------------------+-------------------+-------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                             ;
; PLL_TYPE                      ; AUTO              ; Untyped                             ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                             ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                             ;
; SCAN_CHAIN                    ; LONG              ; Untyped                             ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                             ;
; INCLK0_INPUT_FREQUENCY        ; 100000            ; Signed Integer                      ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                             ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                             ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                             ;
; LOCK_HIGH                     ; 1                 ; Untyped                             ;
; LOCK_LOW                      ; 1                 ; Untyped                             ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                             ;
; SKIP_VCO                      ; OFF               ; Untyped                             ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                             ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                             ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                             ;
; BANDWIDTH                     ; 0                 ; Untyped                             ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                             ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                             ;
; DOWN_SPREAD                   ; 0                 ; Untyped                             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                             ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                             ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                             ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                      ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                      ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                             ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                             ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                      ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                      ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK1_PHASE_SHIFT              ; 25000             ; Untyped                             ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                             ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                             ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                             ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                      ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                             ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                             ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                             ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                             ;
; DPA_DIVIDER                   ; 0                 ; Untyped                             ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                             ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                             ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                             ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                             ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                             ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                             ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                             ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                             ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                             ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                             ;
; VCO_MIN                       ; 0                 ; Untyped                             ;
; VCO_MAX                       ; 0                 ; Untyped                             ;
; VCO_CENTER                    ; 0                 ; Untyped                             ;
; PFD_MIN                       ; 0                 ; Untyped                             ;
; PFD_MAX                       ; 0                 ; Untyped                             ;
; M_INITIAL                     ; 0                 ; Untyped                             ;
; M                             ; 0                 ; Untyped                             ;
; N                             ; 1                 ; Untyped                             ;
; M2                            ; 1                 ; Untyped                             ;
; N2                            ; 1                 ; Untyped                             ;
; SS                            ; 1                 ; Untyped                             ;
; C0_HIGH                       ; 0                 ; Untyped                             ;
; C1_HIGH                       ; 0                 ; Untyped                             ;
; C2_HIGH                       ; 0                 ; Untyped                             ;
; C3_HIGH                       ; 0                 ; Untyped                             ;
; C4_HIGH                       ; 0                 ; Untyped                             ;
; C5_HIGH                       ; 0                 ; Untyped                             ;
; C6_HIGH                       ; 0                 ; Untyped                             ;
; C7_HIGH                       ; 0                 ; Untyped                             ;
; C8_HIGH                       ; 0                 ; Untyped                             ;
; C9_HIGH                       ; 0                 ; Untyped                             ;
; C0_LOW                        ; 0                 ; Untyped                             ;
; C1_LOW                        ; 0                 ; Untyped                             ;
; C2_LOW                        ; 0                 ; Untyped                             ;
; C3_LOW                        ; 0                 ; Untyped                             ;
; C4_LOW                        ; 0                 ; Untyped                             ;
; C5_LOW                        ; 0                 ; Untyped                             ;
; C6_LOW                        ; 0                 ; Untyped                             ;
; C7_LOW                        ; 0                 ; Untyped                             ;
; C8_LOW                        ; 0                 ; Untyped                             ;
; C9_LOW                        ; 0                 ; Untyped                             ;
; C0_INITIAL                    ; 0                 ; Untyped                             ;
; C1_INITIAL                    ; 0                 ; Untyped                             ;
; C2_INITIAL                    ; 0                 ; Untyped                             ;
; C3_INITIAL                    ; 0                 ; Untyped                             ;
; C4_INITIAL                    ; 0                 ; Untyped                             ;
; C5_INITIAL                    ; 0                 ; Untyped                             ;
; C6_INITIAL                    ; 0                 ; Untyped                             ;
; C7_INITIAL                    ; 0                 ; Untyped                             ;
; C8_INITIAL                    ; 0                 ; Untyped                             ;
; C9_INITIAL                    ; 0                 ; Untyped                             ;
; C0_MODE                       ; BYPASS            ; Untyped                             ;
; C1_MODE                       ; BYPASS            ; Untyped                             ;
; C2_MODE                       ; BYPASS            ; Untyped                             ;
; C3_MODE                       ; BYPASS            ; Untyped                             ;
; C4_MODE                       ; BYPASS            ; Untyped                             ;
; C5_MODE                       ; BYPASS            ; Untyped                             ;
; C6_MODE                       ; BYPASS            ; Untyped                             ;
; C7_MODE                       ; BYPASS            ; Untyped                             ;
; C8_MODE                       ; BYPASS            ; Untyped                             ;
; C9_MODE                       ; BYPASS            ; Untyped                             ;
; C0_PH                         ; 0                 ; Untyped                             ;
; C1_PH                         ; 0                 ; Untyped                             ;
; C2_PH                         ; 0                 ; Untyped                             ;
; C3_PH                         ; 0                 ; Untyped                             ;
; C4_PH                         ; 0                 ; Untyped                             ;
; C5_PH                         ; 0                 ; Untyped                             ;
; C6_PH                         ; 0                 ; Untyped                             ;
; C7_PH                         ; 0                 ; Untyped                             ;
; C8_PH                         ; 0                 ; Untyped                             ;
; C9_PH                         ; 0                 ; Untyped                             ;
; L0_HIGH                       ; 1                 ; Untyped                             ;
; L1_HIGH                       ; 1                 ; Untyped                             ;
; G0_HIGH                       ; 1                 ; Untyped                             ;
; G1_HIGH                       ; 1                 ; Untyped                             ;
; G2_HIGH                       ; 1                 ; Untyped                             ;
; G3_HIGH                       ; 1                 ; Untyped                             ;
; E0_HIGH                       ; 1                 ; Untyped                             ;
; E1_HIGH                       ; 1                 ; Untyped                             ;
; E2_HIGH                       ; 1                 ; Untyped                             ;
; E3_HIGH                       ; 1                 ; Untyped                             ;
; L0_LOW                        ; 1                 ; Untyped                             ;
; L1_LOW                        ; 1                 ; Untyped                             ;
; G0_LOW                        ; 1                 ; Untyped                             ;
; G1_LOW                        ; 1                 ; Untyped                             ;
; G2_LOW                        ; 1                 ; Untyped                             ;
; G3_LOW                        ; 1                 ; Untyped                             ;
; E0_LOW                        ; 1                 ; Untyped                             ;
; E1_LOW                        ; 1                 ; Untyped                             ;
; E2_LOW                        ; 1                 ; Untyped                             ;
; E3_LOW                        ; 1                 ; Untyped                             ;
; L0_INITIAL                    ; 1                 ; Untyped                             ;
; L1_INITIAL                    ; 1                 ; Untyped                             ;
; G0_INITIAL                    ; 1                 ; Untyped                             ;
; G1_INITIAL                    ; 1                 ; Untyped                             ;
; G2_INITIAL                    ; 1                 ; Untyped                             ;
; G3_INITIAL                    ; 1                 ; Untyped                             ;
; E0_INITIAL                    ; 1                 ; Untyped                             ;
; E1_INITIAL                    ; 1                 ; Untyped                             ;
; E2_INITIAL                    ; 1                 ; Untyped                             ;
; E3_INITIAL                    ; 1                 ; Untyped                             ;
; L0_MODE                       ; BYPASS            ; Untyped                             ;
; L1_MODE                       ; BYPASS            ; Untyped                             ;
; G0_MODE                       ; BYPASS            ; Untyped                             ;
; G1_MODE                       ; BYPASS            ; Untyped                             ;
; G2_MODE                       ; BYPASS            ; Untyped                             ;
; G3_MODE                       ; BYPASS            ; Untyped                             ;
; E0_MODE                       ; BYPASS            ; Untyped                             ;
; E1_MODE                       ; BYPASS            ; Untyped                             ;
; E2_MODE                       ; BYPASS            ; Untyped                             ;
; E3_MODE                       ; BYPASS            ; Untyped                             ;
; L0_PH                         ; 0                 ; Untyped                             ;
; L1_PH                         ; 0                 ; Untyped                             ;
; G0_PH                         ; 0                 ; Untyped                             ;
; G1_PH                         ; 0                 ; Untyped                             ;
; G2_PH                         ; 0                 ; Untyped                             ;
; G3_PH                         ; 0                 ; Untyped                             ;
; E0_PH                         ; 0                 ; Untyped                             ;
; E1_PH                         ; 0                 ; Untyped                             ;
; E2_PH                         ; 0                 ; Untyped                             ;
; E3_PH                         ; 0                 ; Untyped                             ;
; M_PH                          ; 0                 ; Untyped                             ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                             ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                             ;
; CLK0_COUNTER                  ; G0                ; Untyped                             ;
; CLK1_COUNTER                  ; G0                ; Untyped                             ;
; CLK2_COUNTER                  ; G0                ; Untyped                             ;
; CLK3_COUNTER                  ; G0                ; Untyped                             ;
; CLK4_COUNTER                  ; G0                ; Untyped                             ;
; CLK5_COUNTER                  ; G0                ; Untyped                             ;
; CLK6_COUNTER                  ; E0                ; Untyped                             ;
; CLK7_COUNTER                  ; E1                ; Untyped                             ;
; CLK8_COUNTER                  ; E2                ; Untyped                             ;
; CLK9_COUNTER                  ; E3                ; Untyped                             ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                             ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                             ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                             ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                             ;
; M_TIME_DELAY                  ; 0                 ; Untyped                             ;
; N_TIME_DELAY                  ; 0                 ; Untyped                             ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                             ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                             ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                             ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                             ;
; ENABLE0_COUNTER               ; L0                ; Untyped                             ;
; ENABLE1_COUNTER               ; L0                ; Untyped                             ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                             ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                             ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                             ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                             ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                             ;
; VCO_POST_SCALE                ; 0                 ; Untyped                             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                             ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                             ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                             ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                             ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                             ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                             ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                             ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                             ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                             ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                             ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                             ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                             ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                             ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                             ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                             ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                             ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                             ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                             ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                             ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                      ;
+-------------------------------+-------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                    ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 2048                 ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; insts_data.mif       ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_i9b2      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:key3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw0 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw2 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw3 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw4 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw5 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw6 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw7 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw8 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw9 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                               ;
; S1             ; 0001  ; Unsigned Binary                               ;
; S2             ; 0010  ; Unsigned Binary                               ;
; S3             ; 0011  ; Unsigned Binary                               ;
; S4             ; 0100  ; Unsigned Binary                               ;
; S5             ; 0101  ; Unsigned Binary                               ;
; S6             ; 0110  ; Unsigned Binary                               ;
; S7             ; 0111  ; Unsigned Binary                               ;
; S8             ; 1000  ; Unsigned Binary                               ;
; S9             ; 1001  ; Unsigned Binary                               ;
; S10            ; 1010  ; Unsigned Binary                               ;
; S11            ; 1011  ; Unsigned Binary                               ;
; S12            ; 1100  ; Unsigned Binary                               ;
; S13            ; 1101  ; Unsigned Binary                               ;
; S14            ; 1110  ; Unsigned Binary                               ;
; S15            ; 1111  ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw10 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw11 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw12 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw13 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw14 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw15 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw16 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GPIO:uGPIO|key_detect:sw17 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; S0             ; 0000  ; Unsigned Binary                                ;
; S1             ; 0001  ; Unsigned Binary                                ;
; S2             ; 0010  ; Unsigned Binary                                ;
; S3             ; 0011  ; Unsigned Binary                                ;
; S4             ; 0100  ; Unsigned Binary                                ;
; S5             ; 0101  ; Unsigned Binary                                ;
; S6             ; 0110  ; Unsigned Binary                                ;
; S7             ; 0111  ; Unsigned Binary                                ;
; S8             ; 1000  ; Unsigned Binary                                ;
; S9             ; 1001  ; Unsigned Binary                                ;
; S10            ; 1010  ; Unsigned Binary                                ;
; S11            ; 1011  ; Unsigned Binary                                ;
; S12            ; 1100  ; Unsigned Binary                                ;
; S13            ; 1101  ; Unsigned Binary                                ;
; S14            ; 1110  ; Unsigned Binary                                ;
; S15            ; 1111  ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_data_bits                                   ; 193                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_trigger_bits                                ; 193                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Signed Integer ;
; sld_node_crc_hiword                             ; 279                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_node_crc_loword                             ; 7663                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; String         ;
; sld_inversion_mask_length                       ; 603                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub             ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone II                       ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 8                                ; Untyped         ;
; node_info                ; 00110000000000000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; ALTPLL_clkgen:pll0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 100000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                ;
; Entity Instance                           ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                  ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 2048                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 32                                                               ;
;     -- NUMWORDS_B                         ; 2048                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "GPIO:uGPIO"            ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; Intr ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "miniUART:UART"            ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; IntRx_N ; Output ; Info     ; Explicitly unconnected ;
; IntTx_N ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TimerCounter:Timer"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Intr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ram2port_inst_data:Inst_Data_Mem" ;
+----------+-------+----------+--------------------------------+
; Port     ; Type  ; Severity ; Details                        ;
+----------+-------+----------+--------------------------------+
; data_a   ; Input ; Info     ; Explicitly unconnected         ;
; enable_a ; Input ; Info     ; Stuck at VCC                   ;
; wren_a   ; Input ; Info     ; Stuck at GND                   ;
+----------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RV32I:_RV32I"                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; pc[31..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALTPLL_clkgen:pll0"                                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                           ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 193                 ; 193              ; 1024         ; 1        ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                  ;
+------------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------+---------+
; Name                                                       ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                                       ; Details ;
+------------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------+---------+
; RV32I:_RV32I|clk                                           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1                                                        ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[0]  ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[0]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[0]  ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[10] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[10]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[10] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[11] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[11]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[11] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[12] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[12]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[12] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[13] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[13]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[13] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[14] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[14]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[14] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[15] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[15]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[15] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[16]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[16] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[16]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[16] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[17]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[17] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[17]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[17] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[18]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[18] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[18]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[18] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[19]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[19] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[19]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[19] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[1]  ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[1]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[1]  ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[20]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[20] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[20]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[20] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[21]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[21] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[21]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[21] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[22]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[22] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[22]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[22] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[23]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[23] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[23]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[23] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[24]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[24] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[24]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[24] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[25]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[25] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[25]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[25] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[26]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[26] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[26]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[26] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[27]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[27] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[27]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[27] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[28]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[28] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[28]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[28] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[29]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[29] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[29]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[29] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[2]  ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[2]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[2]  ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[30]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[30] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[30]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[30] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[31]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[31] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[31]                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[31] ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3]  ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[3]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[3]  ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[4]  ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[4]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[4]  ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[5]  ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[5]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[5]  ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[6]  ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[6]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[6]  ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[7]  ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[7]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[7]  ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[8]  ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[8]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[8]  ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[9]  ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|inst[9]                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[9]  ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[0]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[0]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[10]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[10]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[11]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[11]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[12]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[12]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[13]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[13]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[14]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[14]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[15]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[15]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[16]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[16]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[16]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[16]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[17]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[17]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[17]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[17]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[18]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[18]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[18]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[18]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[19]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[19]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[19]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[19]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[1]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[1]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[20]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[20]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[20]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[20]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[21]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[21]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[21]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[21]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[22]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[22]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[22]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[22]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[23]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[23]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[23]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[23]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[24]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[24]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[24]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[24]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[25]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[25]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[25]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[25]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[26]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[26]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[26]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[26]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[27]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[27]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[27]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[27]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[28]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[28]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[28]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[28]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[29]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[29]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[29]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[29]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[2]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[2]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[30]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[30]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[30]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[30]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[31]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[31]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[31]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[31]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[3]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[3]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[4]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[4]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[5]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[5]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[6]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[6]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[7]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[7]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[8]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[8]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[9]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x2[9]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[0]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[0]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[10]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[10]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[11]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[11]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[12]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[12]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[13]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[13]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[14]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[14]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[15]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[15]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[16]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[16]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[17]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[17]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[18]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[18]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[19]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[19]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[1]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[1]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[20]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[20]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[21]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[21]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[22]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[22]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[23]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[23]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[24]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[24]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[25]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[25]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[26]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[26]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[27]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[27]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[28]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[28]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[29]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[29]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[2]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[2]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[30]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[30]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[31]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[31]                                              ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[3]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[3]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[4]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[4]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[5]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[5]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[6]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[6]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[7]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[7]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[8]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[8]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[9]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x31[9]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[0]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[0]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[10]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[10]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[11]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[11]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[12]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[12]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[13]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[13]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[14]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[14]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[15]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[15]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[16]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[16]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[16]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[16]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[17]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[17]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[17]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[17]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[18]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[18]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[18]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[18]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[19]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[19]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[19]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[19]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[1]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[1]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[20]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[20]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[20]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[20]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[21]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[21]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[21]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[21]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[22]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[22]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[22]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[22]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[23]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[23]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[23]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[23]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[24]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[24]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[24]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[24]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[25]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[25]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[25]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[25]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[26]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[26]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[26]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[26]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[27]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[27]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[27]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[27]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[28]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[28]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[28]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[28]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[29]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[29]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[29]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[29]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[2]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[2]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[30]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[30]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[30]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[30]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[31]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[31]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[31]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[31]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[3]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[3]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[4]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[4]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[5]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[5]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[6]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[6]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[7]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[7]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[8]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[8]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[9]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x3[9]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[0]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[0]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[10]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[10]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[11]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[11]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[12]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[12]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[13]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[13]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[14]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[14]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[15]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[15]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[16]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[16]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[16]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[16]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[17]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[17]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[17]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[17]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[18]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[18]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[18]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[18]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[19]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[19]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[19]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[19]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[1]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[1]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[20]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[20]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[20]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[20]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[21]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[21]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[21]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[21]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[22]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[22]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[22]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[22]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[23]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[23]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[23]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[23]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[24]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[24]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[24]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[24]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[25]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[25]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[25]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[25]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[26]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[26]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[26]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[26]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[27]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[27]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[27]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[27]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[28]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[28]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[28]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[28]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[29]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[29]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[29]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[29]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[2]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[2]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[30]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[30]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[30]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[30]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[31]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[31]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[31]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[31]                                               ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[3]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[3]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[4]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[4]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[5]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[5]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[6]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[6]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[7]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[7]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[8]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[8]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[9]                                                ; N/A     ;
; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile|x4[9]                                                ; N/A     ;
; RV32I:_RV32I|pc[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[0]                                                                  ; N/A     ;
; RV32I:_RV32I|pc[0]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[0]                                                                  ; N/A     ;
; RV32I:_RV32I|pc[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[10]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[10]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[10]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[11]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[11]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[11]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[12]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[12]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[12]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[13]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[13]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[13]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[14]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[14]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[14]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[15]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[15]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[15]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[16]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[16]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[16]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[16]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[17]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[17]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[17]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[17]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[18]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[18]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[18]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[18]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[19]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[19]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[19]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[19]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[1]                                                                  ; N/A     ;
; RV32I:_RV32I|pc[1]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[1]                                                                  ; N/A     ;
; RV32I:_RV32I|pc[20]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[20]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[20]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[20]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[21]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[21]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[21]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[21]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[22]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[22]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[22]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[22]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[23]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[23]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[23]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[23]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[24]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[24]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[24]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[24]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[25]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[25]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[25]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[25]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[26]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[26]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[26]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[26]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[27]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[27]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[27]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[27]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[28]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[28]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[28]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[28]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[29]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[29]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[29]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[29]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[2]                                                                  ; N/A     ;
; RV32I:_RV32I|pc[2]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[2]                                                                  ; N/A     ;
; RV32I:_RV32I|pc[30]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[30]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[30]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[30]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[31]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[31]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[31]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[31]                                                                 ; N/A     ;
; RV32I:_RV32I|pc[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[3]                                                                  ; N/A     ;
; RV32I:_RV32I|pc[3]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[3]                                                                  ; N/A     ;
; RV32I:_RV32I|pc[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[4]                                                                  ; N/A     ;
; RV32I:_RV32I|pc[4]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[4]                                                                  ; N/A     ;
; RV32I:_RV32I|pc[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[5]                                                                  ; N/A     ;
; RV32I:_RV32I|pc[5]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[5]                                                                  ; N/A     ;
; RV32I:_RV32I|pc[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[6]                                                                  ; N/A     ;
; RV32I:_RV32I|pc[6]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[6]                                                                  ; N/A     ;
; RV32I:_RV32I|pc[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[7]                                                                  ; N/A     ;
; RV32I:_RV32I|pc[7]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[7]                                                                  ; N/A     ;
; RV32I:_RV32I|pc[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[8]                                                                  ; N/A     ;
; RV32I:_RV32I|pc[8]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[8]                                                                  ; N/A     ;
; RV32I:_RV32I|pc[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[9]                                                                  ; N/A     ;
; RV32I:_RV32I|pc[9]                                         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RV32I:_RV32I|datapath:i_datapath|pc[9]                                                                  ; N/A     ;
; RV32I:_RV32I|reset_n                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; reset_ff                                                                                                ; N/A     ;
; RV32I:_RV32I|reset_n                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; reset_ff                                                                                                ; N/A     ;
+------------------------------------------------------------+---------------+-----------+----------------+-------------------+---------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 12 21:14:10 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ARM_System -c ARM_System
Info: Found 1 design units, including 1 entities, in source file /users/a2349/onedrive/바탕 화면/koreauniv/course/24-2/컴퓨터구조/과제/risc-v_singlecycle/arm_system/rv32i_system.v
    Info: Found entity 1: RV32I_System
Info: Found 5 design units, including 5 entities, in source file /users/a2349/onedrive/바탕 화면/koreauniv/course/24-2/컴퓨터구조/과제/risc-v_singlecycle/arm_system/rv32i_core/basic_modules.v
    Info: Found entity 1: regfile
    Info: Found entity 2: adder_1bit
    Info: Found entity 3: mux2
    Info: Found entity 4: alu
    Info: Found entity 5: adder_32bit
Info: Found 5 design units, including 5 entities, in source file /users/a2349/onedrive/바탕 화면/koreauniv/course/24-2/컴퓨터구조/과제/risc-v_singlecycle/arm_system/rv32i_core/rv32icpu.v
    Info: Found entity 1: maindec
    Info: Found entity 2: aludec
    Info: Found entity 3: datapath
    Info: Found entity 4: RV32I
    Info: Found entity 5: controller
Info: Found 1 design units, including 1 entities, in source file /users/a2349/onedrive/바탕 화면/koreauniv/course/24-2/컴퓨터구조/과제/risc-v_singlecycle/arm_system/uart/txunit.v
    Info: Found entity 1: TxUnit
Info: Found 1 design units, including 1 entities, in source file /users/a2349/onedrive/바탕 화면/koreauniv/course/24-2/컴퓨터구조/과제/risc-v_singlecycle/arm_system/uart/clkunit.v
    Info: Found entity 1: ClkUnit
Info: Found 1 design units, including 1 entities, in source file /users/a2349/onedrive/바탕 화면/koreauniv/course/24-2/컴퓨터구조/과제/risc-v_singlecycle/arm_system/uart/miniuart.v
    Info: Found entity 1: miniUART
Info: Found 1 design units, including 1 entities, in source file /users/a2349/onedrive/바탕 화면/koreauniv/course/24-2/컴퓨터구조/과제/risc-v_singlecycle/arm_system/uart/rxunit.v
    Info: Found entity 1: RxUnit
Info: Found 1 design units, including 1 entities, in source file /users/a2349/onedrive/바탕 화면/koreauniv/course/24-2/컴퓨터구조/과제/risc-v_singlecycle/arm_system/timer/timercounter.v
    Info: Found entity 1: TimerCounter
Info: Found 2 design units, including 2 entities, in source file /users/a2349/onedrive/바탕 화면/koreauniv/course/24-2/컴퓨터구조/과제/risc-v_singlecycle/arm_system/gpio/gpio.v
    Info: Found entity 1: GPIO
    Info: Found entity 2: key_detect
Info: Found 1 design units, including 1 entities, in source file /users/a2349/onedrive/바탕 화면/koreauniv/course/24-2/컴퓨터구조/과제/risc-v_singlecycle/arm_system/decoder/addr_decoder.v
    Info: Found entity 1: Addr_Decoder
Info: Found 1 design units, including 1 entities, in source file /users/a2349/onedrive/바탕 화면/koreauniv/course/24-2/컴퓨터구조/과제/risc-v_singlecycle/arm_system/altera_pll/altpll_clkgen.v
    Info: Found entity 1: ALTPLL_clkgen
Info: Found 1 design units, including 1 entities, in source file /users/a2349/onedrive/바탕 화면/koreauniv/course/24-2/컴퓨터구조/과제/risc-v_singlecycle/arm_system/altera_mem_dual_port/ram2port_inst_data.v
    Info: Found entity 1: ram2port_inst_data
Info: Elaborating entity "RV32I_System" for the top level hierarchy
Info: Elaborating entity "ALTPLL_clkgen" for hierarchy "ALTPLL_clkgen:pll0"
Info: Elaborating entity "altpll" for hierarchy "ALTPLL_clkgen:pll0|altpll:altpll_component"
Info: Elaborated megafunction instantiation "ALTPLL_clkgen:pll0|altpll:altpll_component"
Info: Instantiated megafunction "ALTPLL_clkgen:pll0|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "25000"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "100000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=ALTPLL_clkgen"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "RV32I" for hierarchy "RV32I:_RV32I"
Info: Elaborating entity "controller" for hierarchy "RV32I:_RV32I|controller:i_controller"
Info: Elaborating entity "maindec" for hierarchy "RV32I:_RV32I|controller:i_controller|maindec:i_maindec"
Info: Elaborating entity "aludec" for hierarchy "RV32I:_RV32I|controller:i_controller|aludec:i_aludec"
Warning (10270): Verilog HDL Case Statement warning at RV32ICPU.v(85): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at RV32ICPU.v(69): inferring latch(es) for variable "alucontrol", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "alucontrol[0]" at RV32ICPU.v(69)
Info (10041): Inferred latch for "alucontrol[1]" at RV32ICPU.v(69)
Info (10041): Inferred latch for "alucontrol[2]" at RV32ICPU.v(69)
Info (10041): Inferred latch for "alucontrol[3]" at RV32ICPU.v(69)
Info (10041): Inferred latch for "alucontrol[4]" at RV32ICPU.v(69)
Info: Elaborating entity "datapath" for hierarchy "RV32I:_RV32I|datapath:i_datapath"
Warning (10036): Verilog HDL or VHDL warning at RV32ICPU.v(170): object "se_imm_itype" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at RV32ICPU.v(171): object "se_imm_stype" assigned a value but never read
Info: Elaborating entity "regfile" for hierarchy "RV32I:_RV32I|datapath:i_datapath|regfile:i_regfile"
Info: Elaborating entity "alu" for hierarchy "RV32I:_RV32I|datapath:i_datapath|alu:i_alu"
Warning (10036): Verilog HDL or VHDL warning at basic_modules.v(198): object "slt" assigned a value but never read
Info: Elaborating entity "adder_32bit" for hierarchy "RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32"
Info: Elaborating entity "adder_1bit" for hierarchy "RV32I:_RV32I|datapath:i_datapath|alu:i_alu|adder_32bit:iadder32|adder_1bit:bit31"
Info: Elaborating entity "ram2port_inst_data" for hierarchy "ram2port_inst_data:Inst_Data_Mem"
Info: Elaborating entity "altsyncram" for hierarchy "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "byteena_reg_b" = "CLOCK1"
    Info: Parameter "byte_size" = "8"
    Info: Parameter "clock_enable_input_a" = "NORMAL"
    Info: Parameter "clock_enable_input_b" = "NORMAL"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "clock_enable_output_b" = "BYPASS"
    Info: Parameter "indata_reg_b" = "CLOCK1"
    Info: Parameter "init_file" = "insts_data.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "2048"
    Info: Parameter "numwords_b" = "2048"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "widthad_b" = "11"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "1"
    Info: Parameter "width_byteena_b" = "4"
    Info: Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i9b2.tdf
    Info: Found entity 1: altsyncram_i9b2
Info: Elaborating entity "altsyncram_i9b2" for hierarchy "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated"
Info: Elaborating entity "Addr_Decoder" for hierarchy "Addr_Decoder:Decoder"
Info: Elaborating entity "TimerCounter" for hierarchy "TimerCounter:Timer"
Info: Elaborating entity "miniUART" for hierarchy "miniUART:UART"
Info: Elaborating entity "ClkUnit" for hierarchy "miniUART:UART|ClkUnit:ClkDiv"
Info: Elaborating entity "TxUnit" for hierarchy "miniUART:UART|TxUnit:TxDev"
Info: Elaborating entity "RxUnit" for hierarchy "miniUART:UART|RxUnit:RxDev"
Info: Elaborating entity "GPIO" for hierarchy "GPIO:uGPIO"
Info: Elaborating entity "key_detect" for hierarchy "GPIO:uGPIO|key_detect:key1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lvs3.tdf
    Info: Found entity 1: altsyncram_lvs3
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4kq1.tdf
    Info: Found entity 1: altsyncram_4kq1
Info: Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf
    Info: Found entity 1: mux_7oc
Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info: Found entity 1: decode_rqf
Info: Found 1 design units, including 1 entities, in source file db/cntr_ndi.tdf
    Info: Found entity 1: cntr_ndi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf
    Info: Found entity 1: cmpr_ccc
Info: Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf
    Info: Found entity 1: cntr_m4j
Info: Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf
    Info: Found entity 1: cntr_qbi
Info: Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info: Found entity 1: cmpr_9cc
Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info: Found entity 1: cntr_gui
Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info: Found entity 1: cmpr_5cc
Info: Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning: Latch RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[12]
Warning: Latch RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[0]
Warning: Latch RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[12]
Warning: Latch RV32I:_RV32I|controller:i_controller|aludec:i_aludec|alucontrol[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_a[0]
Info: 105 registers lost all their fanouts during netlist optimizations. The first 105 are displayed below.
    Info: Register "GPIO:uGPIO|key_detect:sw17|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw17|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw17|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw17|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw16|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw16|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw16|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw16|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw15|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw15|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw15|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw15|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw14|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw14|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw14|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw14|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw13|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw13|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw13|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw13|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw12|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw12|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw12|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw12|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw11|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw11|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw11|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw11|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw10|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw10|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw10|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw10|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw9|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw9|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw9|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw9|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw8|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw8|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw8|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw8|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw7|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw7|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw7|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw7|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw6|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw6|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw6|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw6|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw5|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw5|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw5|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw5|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw4|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw4|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw4|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw4|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw3|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw3|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw3|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw3|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw2|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw2|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw2|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw2|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw1|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw1|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw1|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw1|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw0|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw0|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw0|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw0|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key3|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key3|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key3|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key3|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key2|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key2|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key2|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key2|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key1|c_state~2" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key1|c_state~3" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key1|c_state~4" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key1|c_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw17|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw16|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw15|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw14|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw13|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw12|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw11|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw10|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw9|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw8|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw7|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw6|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw5|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw4|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw3|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw2|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw1|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:sw0|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key3|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key2|c_state.S15" lost all its fanouts during netlist optimizations.
    Info: Register "GPIO:uGPIO|key_detect:key1|c_state.S15" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/ARM_System.map.smsg
Info: Succesfully connected in-system debug instance "auto_signaltap_0" to all 387 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info: Implemented 7165 device resources after synthesis - the final resource count might be different
    Info: Implemented 27 input pins
    Info: Implemented 85 output pins
    Info: Implemented 6826 logic cells
    Info: Implemented 225 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 295 megabytes
    Info: Processing ended: Tue Nov 12 21:14:25 2024
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:06


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/a2349/OneDrive/바탕 화면/KoreaUniv/Course/24-2/컴퓨터구조/과제/RISC-V_SingleCycle/ARM_System_Syn/ARM_System.map.smsg.


