{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1578770386701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578770386702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 16:19:46 2020 " "Processing started: Sat Jan 11 16:19:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578770386702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1578770386702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off conta_99 -c conta_99 " "Command: quartus_map --read_settings_files=on --write_settings_files=off conta_99 -c conta_99" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1578770386702 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1578770388043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta_updown/conta_updown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conta_updown/conta_updown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta_updown-arquitetura " "Found design unit 1: conta_updown-arquitetura" {  } { { "conta_updown/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/conta_updown/conta_updown.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578770389434 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta_updown " "Found entity 1: conta_updown" {  } { { "conta_updown/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/conta_updown/conta_updown.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578770389434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578770389434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vetor display/displaycvector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vetor display/displaycvector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displaycvector-arquitetura " "Found design unit 1: displaycvector-arquitetura" {  } { { "Vetor Display/displaycvector.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/Vetor Display/displaycvector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578770389456 ""} { "Info" "ISGN_ENTITY_NAME" "1 displaycvector " "Found entity 1: displaycvector" {  } { { "Vetor Display/displaycvector.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/Vetor Display/displaycvector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578770389456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578770389456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock/clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-behavioral " "Found design unit 1: clock-behavioral" {  } { { "Clock/clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/Clock/clock.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578770389487 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "Clock/clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/Clock/clock.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578770389487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578770389487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vetor display/conta_99.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vetor display/conta_99.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conta_99-arquitetura " "Found design unit 1: conta_99-arquitetura" {  } { { "Vetor Display/conta_99.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/Vetor Display/conta_99.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578770389494 ""} { "Info" "ISGN_ENTITY_NAME" "1 conta_99 " "Found entity 1: conta_99" {  } { { "Vetor Display/conta_99.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/Vetor Display/conta_99.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1578770389494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1578770389494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "conta_99 " "Elaborating entity \"conta_99\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1578770389629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:divisor " "Elaborating entity \"clock\" for hierarchy \"clock:divisor\"" {  } { { "Vetor Display/conta_99.vhd" "divisor" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/Vetor Display/conta_99.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578770389677 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a clock.vhd(10) " "VHDL Signal Declaration warning at clock.vhd(10): used implicit default value for signal \"a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Clock/clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/Clock/clock.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578770390057 "|conta_99|clock:divisor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b clock.vhd(10) " "VHDL Signal Declaration warning at clock.vhd(10): used implicit default value for signal \"b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Clock/clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/Clock/clock.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1578770390057 "|conta_99|clock:divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conta_updown conta_updown:contador0 " "Elaborating entity \"conta_updown\" for hierarchy \"conta_updown:contador0\"" {  } { { "Vetor Display/conta_99.vhd" "contador0" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/Vetor Display/conta_99.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578770390296 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q conta_updown.vhd(16) " "VHDL Process Statement warning at conta_updown.vhd(16): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "conta_updown/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/conta_updown/conta_updown.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1578770390315 "|conta_99|conta_updown:contador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] conta_updown.vhd(16) " "Inferred latch for \"q\[0\]\" at conta_updown.vhd(16)" {  } { { "conta_updown/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/conta_updown/conta_updown.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578770390316 "|conta_99|conta_updown:contador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] conta_updown.vhd(16) " "Inferred latch for \"q\[1\]\" at conta_updown.vhd(16)" {  } { { "conta_updown/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/conta_updown/conta_updown.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578770390316 "|conta_99|conta_updown:contador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] conta_updown.vhd(16) " "Inferred latch for \"q\[2\]\" at conta_updown.vhd(16)" {  } { { "conta_updown/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/conta_updown/conta_updown.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578770390316 "|conta_99|conta_updown:contador0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] conta_updown.vhd(16) " "Inferred latch for \"q\[3\]\" at conta_updown.vhd(16)" {  } { { "conta_updown/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/conta_updown/conta_updown.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1578770390316 "|conta_99|conta_updown:contador0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaycvector displaycvector:decod0 " "Elaborating entity \"displaycvector\" for hierarchy \"displaycvector:decod0\"" {  } { { "Vetor Display/conta_99.vhd" "decod0" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/Vetor Display/conta_99.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1578770390325 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1578770391098 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1578770391836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1578770391836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1578770391945 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1578770391945 ""} { "Info" "ICUT_CUT_TM_LCELLS" "119 " "Implemented 119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1578770391945 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1578770391945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578770391984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 16:19:51 2020 " "Processing ended: Sat Jan 11 16:19:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578770391984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578770391984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578770391984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578770391984 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1578770394594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578770394594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 16:19:53 2020 " "Processing started: Sat Jan 11 16:19:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578770394594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1578770394594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off conta_99 -c conta_99 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off conta_99 -c conta_99" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1578770394604 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1578770394967 ""}
{ "Info" "0" "" "Project  = conta_99" {  } {  } 0 0 "Project  = conta_99" 0 0 "Fitter" 0 0 1578770394969 ""}
{ "Info" "0" "" "Revision = conta_99" {  } {  } 0 0 "Revision = conta_99" 0 0 "Fitter" 0 0 1578770394969 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1578770395128 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "conta_99 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"conta_99\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1578770395145 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578770395205 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578770395205 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1578770395367 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1578770395387 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1578770396715 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1578770396715 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1578770396715 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/conta_99/" { { 0 { 0 ""} 0 232 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1578770396720 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/conta_99/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1578770396720 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/conta_99/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1578770396720 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1578770396720 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1578770397257 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "conta_99.sdc " "Synopsys Design Constraints File file not found: 'conta_99.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1578770397259 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1578770397259 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1578770397267 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578770397286 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "Vetor Display/conta_99.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/Vetor Display/conta_99.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/conta_99/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578770397286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN N26 (CLK5, LVDSCLK2n, Input)) " "Automatically promoted node reset (placed in PIN N26 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578770397286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "conta_updown:contador0\|carry_out " "Destination node conta_updown:contador0\|carry_out" {  } { { "conta_updown/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/conta_updown/conta_updown.vhd" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conta_updown:contador0|carry_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/conta_99/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578770397286 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1578770397286 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "Vetor Display/conta_99.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/Vetor Display/conta_99.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/conta_99/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578770397286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock:divisor\|clk_div  " "Automatically promoted node clock:divisor\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578770397286 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock:divisor\|clk_div~0 " "Destination node clock:divisor\|clk_div~0" {  } { { "Clock/clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/Clock/clock.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock:divisor|clk_div~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/conta_99/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1578770397286 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1578770397286 ""}  } { { "Clock/clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/Clock/clock.vhd" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock:divisor|clk_div } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/conta_99/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578770397286 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "conta_updown:contador0\|carry_out  " "Automatically promoted node conta_updown:contador0\|carry_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1578770397292 ""}  } { { "conta_updown/conta_updown.vhd" "" { Text "C:/Users/nicol/Documents/codigos/VHDL/conta_99/conta_updown/conta_updown.vhd" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { conta_updown:contador0|carry_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/conta_99/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578770397292 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1578770397455 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1578770397455 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1578770397462 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578770397464 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578770397465 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1578770397467 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1578770397468 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1578770397468 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1578770397468 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1578770397469 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1578770397469 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578770397485 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1578770402056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578770402215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1578770402225 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1578770404367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578770404367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1578770404486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y12 X65_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23" {  } { { "loc" "" { Generic "C:/Users/nicol/Documents/codigos/VHDL/conta_99/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23"} 55 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1578770406975 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1578770406975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578770407956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1578770407967 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1578770407967 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.17 " "Total time spent on timing analysis during the Fitter is 1.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1578770408006 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578770408015 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1578770408035 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1578770408035 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1578770408035 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1578770408035 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1578770408035 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1578770408035 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1578770408035 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1578770408035 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1578770408035 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1578770408035 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1578770408035 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1578770408035 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1578770408035 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1578770408035 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1578770408035 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578770408213 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578770408234 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578770408425 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578770409037 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1578770409405 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nicol/Documents/codigos/VHDL/conta_99/output_files/conta_99.fit.smsg " "Generated suppressed messages file C:/Users/nicol/Documents/codigos/VHDL/conta_99/output_files/conta_99.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1578770409675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578770410095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 16:20:10 2020 " "Processing ended: Sat Jan 11 16:20:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578770410095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578770410095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578770410095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1578770410095 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1578770411971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578770411971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 16:20:11 2020 " "Processing started: Sat Jan 11 16:20:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578770411971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1578770411971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off conta_99 -c conta_99 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off conta_99 -c conta_99" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1578770411971 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1578770414825 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1578770414956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578770416216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 16:20:16 2020 " "Processing ended: Sat Jan 11 16:20:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578770416216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578770416216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578770416216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1578770416216 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1578770417425 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1578770418835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578770418835 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 16:20:17 2020 " "Processing started: Sat Jan 11 16:20:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578770418835 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1578770418835 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta conta_99 -c conta_99 " "Command: quartus_sta conta_99 -c conta_99" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1578770418842 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1578770419165 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1578770419516 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1578770419595 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1578770419596 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1578770419752 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "conta_99.sdc " "Synopsys Design Constraints File file not found: 'conta_99.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1578770419778 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1578770419779 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419781 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419781 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock:divisor\|clk_div clock:divisor\|clk_div " "create_clock -period 1.000 -name clock:divisor\|clk_div clock:divisor\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419781 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name conta_updown:contador0\|carry_out conta_updown:contador0\|carry_out " "create_clock -period 1.000 -name conta_updown:contador0\|carry_out conta_updown:contador0\|carry_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419781 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419781 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1578770419786 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1578770419815 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1578770419826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.106 " "Worst-case setup slack is -5.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.106      -107.366 clk  " "   -5.106      -107.366 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.154        -4.897 reset  " "   -1.154        -4.897 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.773        -2.063 conta_updown:contador0\|carry_out  " "   -0.773        -2.063 conta_updown:contador0\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.735        -2.466 clock:divisor\|clk_div  " "   -0.735        -2.466 clock:divisor\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578770419844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.549 " "Worst-case hold slack is -2.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.549        -2.549 clk  " "   -2.549        -2.549 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.096         0.000 reset  " "    0.096         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170         0.000 clock:divisor\|clk_div  " "    0.170         0.000 clock:divisor\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 conta_updown:contador0\|carry_out  " "    0.391         0.000 conta_updown:contador0\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578770419850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.560 " "Worst-case recovery slack is -0.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.560        -2.240 conta_updown:contador0\|carry_out  " "   -0.560        -2.240 conta_updown:contador0\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290         0.000 clock:divisor\|clk_div  " "    0.290         0.000 clock:divisor\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578770419855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.020 " "Worst-case removal slack is -0.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020        -0.080 clock:divisor\|clk_div  " "   -0.020        -0.080 clock:divisor\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.830         0.000 conta_updown:contador0\|carry_out  " "    0.830         0.000 conta_updown:contador0\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578770419861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -34.380 clk  " "   -1.380       -34.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 reset  " "   -1.380        -1.380 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 clock:divisor\|clk_div  " "   -0.500        -5.000 clock:divisor\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 conta_updown:contador0\|carry_out  " "   -0.500        -4.000 conta_updown:contador0\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770419865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578770419865 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1578770420077 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1578770420079 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1578770420105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.843 " "Worst-case setup slack is -1.843" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.843       -33.092 clk  " "   -1.843       -33.092 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024         0.000 reset  " "    0.024         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 clock:divisor\|clk_div  " "    0.194         0.000 clock:divisor\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.202         0.000 conta_updown:contador0\|carry_out  " "    0.202         0.000 conta_updown:contador0\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578770420112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.589 " "Worst-case hold slack is -1.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.589        -1.589 clk  " "   -1.589        -1.589 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086        -0.086 clock:divisor\|clk_div  " "   -0.086        -0.086 clock:divisor\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082         0.000 reset  " "    0.082         0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 conta_updown:contador0\|carry_out  " "    0.215         0.000 conta_updown:contador0\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578770420123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.070 " "Worst-case recovery slack is -0.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.070        -0.280 conta_updown:contador0\|carry_out  " "   -0.070        -0.280 conta_updown:contador0\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314         0.000 clock:divisor\|clk_div  " "    0.314         0.000 clock:divisor\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578770420132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.066 " "Worst-case removal slack is 0.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066         0.000 clock:divisor\|clk_div  " "    0.066         0.000 clock:divisor\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450         0.000 conta_updown:contador0\|carry_out  " "    0.450         0.000 conta_updown:contador0\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578770420139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -34.380 clk  " "   -1.380       -34.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -1.380 reset  " "   -1.380        -1.380 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -5.000 clock:divisor\|clk_div  " "   -0.500        -5.000 clock:divisor\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -4.000 conta_updown:contador0\|carry_out  " "   -0.500        -4.000 conta_updown:contador0\|carry_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1578770420147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1578770420147 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1578770420555 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1578770420607 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1578770420608 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4536 " "Peak virtual memory: 4536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578770420765 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 16:20:20 2020 " "Processing ended: Sat Jan 11 16:20:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578770420765 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578770420765 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578770420765 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578770420765 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 16 s " "Quartus II Full Compilation was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1578770421610 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1578770439896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1578770439897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 11 16:20:39 2020 " "Processing started: Sat Jan 11 16:20:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1578770439897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1578770439897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp conta_99 -c conta_99 --netlist_type=sgate " "Command: quartus_rpp conta_99 -c conta_99 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1578770439897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4415 " "Peak virtual memory: 4415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1578770440035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 11 16:20:40 2020 " "Processing ended: Sat Jan 11 16:20:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1578770440035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1578770440035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1578770440035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1578770440035 ""}
