// Generated register defines for rv_plic

// Copyright information found in source file:
// Copyright lowRISC contributors.

// Licensing information found in source file:
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

#ifndef _RV_PLIC_REG_DEFS_
#define _RV_PLIC_REG_DEFS_

#ifdef __cplusplus
extern "C" {
#endif
// Number of interrupt sources
#define RV_PLIC_PARAM_NUM_SRC 32

// Number of Targets (Harts)
#define RV_PLIC_PARAM_NUM_TARGET 1

// Width of priority signals
#define RV_PLIC_PARAM_PRIO_WIDTH 3

// Number of alerts
#define RV_PLIC_PARAM_NUM_ALERTS 1

// Register width
#define RV_PLIC_PARAM_REG_WIDTH 32

// Interrupt Source 0 Priority
#define RV_PLIC_PRIO0_REG_OFFSET 0x0
#define RV_PLIC_PRIO0_PRIO0_MASK 0x7
#define RV_PLIC_PRIO0_PRIO0_OFFSET 0
#define RV_PLIC_PRIO0_PRIO0_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO0_PRIO0_MASK, .index = RV_PLIC_PRIO0_PRIO0_OFFSET })

// Interrupt Source 1 Priority
#define RV_PLIC_PRIO1_REG_OFFSET 0x4
#define RV_PLIC_PRIO1_PRIO1_MASK 0x7
#define RV_PLIC_PRIO1_PRIO1_OFFSET 0
#define RV_PLIC_PRIO1_PRIO1_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO1_PRIO1_MASK, .index = RV_PLIC_PRIO1_PRIO1_OFFSET })

// Interrupt Source 2 Priority
#define RV_PLIC_PRIO2_REG_OFFSET 0x8
#define RV_PLIC_PRIO2_PRIO2_MASK 0x7
#define RV_PLIC_PRIO2_PRIO2_OFFSET 0
#define RV_PLIC_PRIO2_PRIO2_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO2_PRIO2_MASK, .index = RV_PLIC_PRIO2_PRIO2_OFFSET })

// Interrupt Source 3 Priority
#define RV_PLIC_PRIO3_REG_OFFSET 0xc
#define RV_PLIC_PRIO3_PRIO3_MASK 0x7
#define RV_PLIC_PRIO3_PRIO3_OFFSET 0
#define RV_PLIC_PRIO3_PRIO3_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO3_PRIO3_MASK, .index = RV_PLIC_PRIO3_PRIO3_OFFSET })

// Interrupt Source 4 Priority
#define RV_PLIC_PRIO4_REG_OFFSET 0x10
#define RV_PLIC_PRIO4_PRIO4_MASK 0x7
#define RV_PLIC_PRIO4_PRIO4_OFFSET 0
#define RV_PLIC_PRIO4_PRIO4_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO4_PRIO4_MASK, .index = RV_PLIC_PRIO4_PRIO4_OFFSET })

// Interrupt Source 5 Priority
#define RV_PLIC_PRIO5_REG_OFFSET 0x14
#define RV_PLIC_PRIO5_PRIO5_MASK 0x7
#define RV_PLIC_PRIO5_PRIO5_OFFSET 0
#define RV_PLIC_PRIO5_PRIO5_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO5_PRIO5_MASK, .index = RV_PLIC_PRIO5_PRIO5_OFFSET })

// Interrupt Source 6 Priority
#define RV_PLIC_PRIO6_REG_OFFSET 0x18
#define RV_PLIC_PRIO6_PRIO6_MASK 0x7
#define RV_PLIC_PRIO6_PRIO6_OFFSET 0
#define RV_PLIC_PRIO6_PRIO6_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO6_PRIO6_MASK, .index = RV_PLIC_PRIO6_PRIO6_OFFSET })

// Interrupt Source 7 Priority
#define RV_PLIC_PRIO7_REG_OFFSET 0x1c
#define RV_PLIC_PRIO7_PRIO7_MASK 0x7
#define RV_PLIC_PRIO7_PRIO7_OFFSET 0
#define RV_PLIC_PRIO7_PRIO7_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO7_PRIO7_MASK, .index = RV_PLIC_PRIO7_PRIO7_OFFSET })

// Interrupt Source 8 Priority
#define RV_PLIC_PRIO8_REG_OFFSET 0x20
#define RV_PLIC_PRIO8_PRIO8_MASK 0x7
#define RV_PLIC_PRIO8_PRIO8_OFFSET 0
#define RV_PLIC_PRIO8_PRIO8_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO8_PRIO8_MASK, .index = RV_PLIC_PRIO8_PRIO8_OFFSET })

// Interrupt Source 9 Priority
#define RV_PLIC_PRIO9_REG_OFFSET 0x24
#define RV_PLIC_PRIO9_PRIO9_MASK 0x7
#define RV_PLIC_PRIO9_PRIO9_OFFSET 0
#define RV_PLIC_PRIO9_PRIO9_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO9_PRIO9_MASK, .index = RV_PLIC_PRIO9_PRIO9_OFFSET })

// Interrupt Source 10 Priority
#define RV_PLIC_PRIO10_REG_OFFSET 0x28
#define RV_PLIC_PRIO10_PRIO10_MASK 0x7
#define RV_PLIC_PRIO10_PRIO10_OFFSET 0
#define RV_PLIC_PRIO10_PRIO10_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO10_PRIO10_MASK, .index = RV_PLIC_PRIO10_PRIO10_OFFSET })

// Interrupt Source 11 Priority
#define RV_PLIC_PRIO11_REG_OFFSET 0x2c
#define RV_PLIC_PRIO11_PRIO11_MASK 0x7
#define RV_PLIC_PRIO11_PRIO11_OFFSET 0
#define RV_PLIC_PRIO11_PRIO11_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO11_PRIO11_MASK, .index = RV_PLIC_PRIO11_PRIO11_OFFSET })

// Interrupt Source 12 Priority
#define RV_PLIC_PRIO12_REG_OFFSET 0x30
#define RV_PLIC_PRIO12_PRIO12_MASK 0x7
#define RV_PLIC_PRIO12_PRIO12_OFFSET 0
#define RV_PLIC_PRIO12_PRIO12_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO12_PRIO12_MASK, .index = RV_PLIC_PRIO12_PRIO12_OFFSET })

// Interrupt Source 13 Priority
#define RV_PLIC_PRIO13_REG_OFFSET 0x34
#define RV_PLIC_PRIO13_PRIO13_MASK 0x7
#define RV_PLIC_PRIO13_PRIO13_OFFSET 0
#define RV_PLIC_PRIO13_PRIO13_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO13_PRIO13_MASK, .index = RV_PLIC_PRIO13_PRIO13_OFFSET })

// Interrupt Source 14 Priority
#define RV_PLIC_PRIO14_REG_OFFSET 0x38
#define RV_PLIC_PRIO14_PRIO14_MASK 0x7
#define RV_PLIC_PRIO14_PRIO14_OFFSET 0
#define RV_PLIC_PRIO14_PRIO14_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO14_PRIO14_MASK, .index = RV_PLIC_PRIO14_PRIO14_OFFSET })

// Interrupt Source 15 Priority
#define RV_PLIC_PRIO15_REG_OFFSET 0x3c
#define RV_PLIC_PRIO15_PRIO15_MASK 0x7
#define RV_PLIC_PRIO15_PRIO15_OFFSET 0
#define RV_PLIC_PRIO15_PRIO15_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO15_PRIO15_MASK, .index = RV_PLIC_PRIO15_PRIO15_OFFSET })

// Interrupt Source 16 Priority
#define RV_PLIC_PRIO16_REG_OFFSET 0x40
#define RV_PLIC_PRIO16_PRIO16_MASK 0x7
#define RV_PLIC_PRIO16_PRIO16_OFFSET 0
#define RV_PLIC_PRIO16_PRIO16_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO16_PRIO16_MASK, .index = RV_PLIC_PRIO16_PRIO16_OFFSET })

// Interrupt Source 17 Priority
#define RV_PLIC_PRIO17_REG_OFFSET 0x44
#define RV_PLIC_PRIO17_PRIO17_MASK 0x7
#define RV_PLIC_PRIO17_PRIO17_OFFSET 0
#define RV_PLIC_PRIO17_PRIO17_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO17_PRIO17_MASK, .index = RV_PLIC_PRIO17_PRIO17_OFFSET })

// Interrupt Source 18 Priority
#define RV_PLIC_PRIO18_REG_OFFSET 0x48
#define RV_PLIC_PRIO18_PRIO18_MASK 0x7
#define RV_PLIC_PRIO18_PRIO18_OFFSET 0
#define RV_PLIC_PRIO18_PRIO18_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO18_PRIO18_MASK, .index = RV_PLIC_PRIO18_PRIO18_OFFSET })

// Interrupt Source 19 Priority
#define RV_PLIC_PRIO19_REG_OFFSET 0x4c
#define RV_PLIC_PRIO19_PRIO19_MASK 0x7
#define RV_PLIC_PRIO19_PRIO19_OFFSET 0
#define RV_PLIC_PRIO19_PRIO19_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO19_PRIO19_MASK, .index = RV_PLIC_PRIO19_PRIO19_OFFSET })

// Interrupt Source 20 Priority
#define RV_PLIC_PRIO20_REG_OFFSET 0x50
#define RV_PLIC_PRIO20_PRIO20_MASK 0x7
#define RV_PLIC_PRIO20_PRIO20_OFFSET 0
#define RV_PLIC_PRIO20_PRIO20_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO20_PRIO20_MASK, .index = RV_PLIC_PRIO20_PRIO20_OFFSET })

// Interrupt Source 21 Priority
#define RV_PLIC_PRIO21_REG_OFFSET 0x54
#define RV_PLIC_PRIO21_PRIO21_MASK 0x7
#define RV_PLIC_PRIO21_PRIO21_OFFSET 0
#define RV_PLIC_PRIO21_PRIO21_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO21_PRIO21_MASK, .index = RV_PLIC_PRIO21_PRIO21_OFFSET })

// Interrupt Source 22 Priority
#define RV_PLIC_PRIO22_REG_OFFSET 0x58
#define RV_PLIC_PRIO22_PRIO22_MASK 0x7
#define RV_PLIC_PRIO22_PRIO22_OFFSET 0
#define RV_PLIC_PRIO22_PRIO22_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO22_PRIO22_MASK, .index = RV_PLIC_PRIO22_PRIO22_OFFSET })

// Interrupt Source 23 Priority
#define RV_PLIC_PRIO23_REG_OFFSET 0x5c
#define RV_PLIC_PRIO23_PRIO23_MASK 0x7
#define RV_PLIC_PRIO23_PRIO23_OFFSET 0
#define RV_PLIC_PRIO23_PRIO23_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO23_PRIO23_MASK, .index = RV_PLIC_PRIO23_PRIO23_OFFSET })

// Interrupt Source 24 Priority
#define RV_PLIC_PRIO24_REG_OFFSET 0x60
#define RV_PLIC_PRIO24_PRIO24_MASK 0x7
#define RV_PLIC_PRIO24_PRIO24_OFFSET 0
#define RV_PLIC_PRIO24_PRIO24_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO24_PRIO24_MASK, .index = RV_PLIC_PRIO24_PRIO24_OFFSET })

// Interrupt Source 25 Priority
#define RV_PLIC_PRIO25_REG_OFFSET 0x64
#define RV_PLIC_PRIO25_PRIO25_MASK 0x7
#define RV_PLIC_PRIO25_PRIO25_OFFSET 0
#define RV_PLIC_PRIO25_PRIO25_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO25_PRIO25_MASK, .index = RV_PLIC_PRIO25_PRIO25_OFFSET })

// Interrupt Source 26 Priority
#define RV_PLIC_PRIO26_REG_OFFSET 0x68
#define RV_PLIC_PRIO26_PRIO26_MASK 0x7
#define RV_PLIC_PRIO26_PRIO26_OFFSET 0
#define RV_PLIC_PRIO26_PRIO26_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO26_PRIO26_MASK, .index = RV_PLIC_PRIO26_PRIO26_OFFSET })

// Interrupt Source 27 Priority
#define RV_PLIC_PRIO27_REG_OFFSET 0x6c
#define RV_PLIC_PRIO27_PRIO27_MASK 0x7
#define RV_PLIC_PRIO27_PRIO27_OFFSET 0
#define RV_PLIC_PRIO27_PRIO27_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO27_PRIO27_MASK, .index = RV_PLIC_PRIO27_PRIO27_OFFSET })

// Interrupt Source 28 Priority
#define RV_PLIC_PRIO28_REG_OFFSET 0x70
#define RV_PLIC_PRIO28_PRIO28_MASK 0x7
#define RV_PLIC_PRIO28_PRIO28_OFFSET 0
#define RV_PLIC_PRIO28_PRIO28_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO28_PRIO28_MASK, .index = RV_PLIC_PRIO28_PRIO28_OFFSET })

// Interrupt Source 29 Priority
#define RV_PLIC_PRIO29_REG_OFFSET 0x74
#define RV_PLIC_PRIO29_PRIO29_MASK 0x7
#define RV_PLIC_PRIO29_PRIO29_OFFSET 0
#define RV_PLIC_PRIO29_PRIO29_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO29_PRIO29_MASK, .index = RV_PLIC_PRIO29_PRIO29_OFFSET })

// Interrupt Source 30 Priority
#define RV_PLIC_PRIO30_REG_OFFSET 0x78
#define RV_PLIC_PRIO30_PRIO30_MASK 0x7
#define RV_PLIC_PRIO30_PRIO30_OFFSET 0
#define RV_PLIC_PRIO30_PRIO30_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO30_PRIO30_MASK, .index = RV_PLIC_PRIO30_PRIO30_OFFSET })

// Interrupt Source 31 Priority
#define RV_PLIC_PRIO31_REG_OFFSET 0x7c
#define RV_PLIC_PRIO31_PRIO31_MASK 0x7
#define RV_PLIC_PRIO31_PRIO31_OFFSET 0
#define RV_PLIC_PRIO31_PRIO31_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_PRIO31_PRIO31_MASK, .index = RV_PLIC_PRIO31_PRIO31_OFFSET })

// Interrupt Pending (common parameters)
#define RV_PLIC_IP_P_FIELD_WIDTH 1
#define RV_PLIC_IP_P_FIELDS_PER_REG 32
#define RV_PLIC_IP_MULTIREG_COUNT 1

// Interrupt Pending
#define RV_PLIC_IP_REG_OFFSET 0x1000
#define RV_PLIC_IP_P_0_BIT 0
#define RV_PLIC_IP_P_1_BIT 1
#define RV_PLIC_IP_P_2_BIT 2
#define RV_PLIC_IP_P_3_BIT 3
#define RV_PLIC_IP_P_4_BIT 4
#define RV_PLIC_IP_P_5_BIT 5
#define RV_PLIC_IP_P_6_BIT 6
#define RV_PLIC_IP_P_7_BIT 7
#define RV_PLIC_IP_P_8_BIT 8
#define RV_PLIC_IP_P_9_BIT 9
#define RV_PLIC_IP_P_10_BIT 10
#define RV_PLIC_IP_P_11_BIT 11
#define RV_PLIC_IP_P_12_BIT 12
#define RV_PLIC_IP_P_13_BIT 13
#define RV_PLIC_IP_P_14_BIT 14
#define RV_PLIC_IP_P_15_BIT 15
#define RV_PLIC_IP_P_16_BIT 16
#define RV_PLIC_IP_P_17_BIT 17
#define RV_PLIC_IP_P_18_BIT 18
#define RV_PLIC_IP_P_19_BIT 19
#define RV_PLIC_IP_P_20_BIT 20
#define RV_PLIC_IP_P_21_BIT 21
#define RV_PLIC_IP_P_22_BIT 22
#define RV_PLIC_IP_P_23_BIT 23
#define RV_PLIC_IP_P_24_BIT 24
#define RV_PLIC_IP_P_25_BIT 25
#define RV_PLIC_IP_P_26_BIT 26
#define RV_PLIC_IP_P_27_BIT 27
#define RV_PLIC_IP_P_28_BIT 28
#define RV_PLIC_IP_P_29_BIT 29
#define RV_PLIC_IP_P_30_BIT 30
#define RV_PLIC_IP_P_31_BIT 31

// Interrupt Enable for Target 0 (common parameters)
#define RV_PLIC_IE0_E_FIELD_WIDTH 1
#define RV_PLIC_IE0_E_FIELDS_PER_REG 32
#define RV_PLIC_IE0_MULTIREG_COUNT 1

// Interrupt Enable for Target 0
#define RV_PLIC_IE0_REG_OFFSET 0x2000
#define RV_PLIC_IE0_E_0_BIT 0
#define RV_PLIC_IE0_E_1_BIT 1
#define RV_PLIC_IE0_E_2_BIT 2
#define RV_PLIC_IE0_E_3_BIT 3
#define RV_PLIC_IE0_E_4_BIT 4
#define RV_PLIC_IE0_E_5_BIT 5
#define RV_PLIC_IE0_E_6_BIT 6
#define RV_PLIC_IE0_E_7_BIT 7
#define RV_PLIC_IE0_E_8_BIT 8
#define RV_PLIC_IE0_E_9_BIT 9
#define RV_PLIC_IE0_E_10_BIT 10
#define RV_PLIC_IE0_E_11_BIT 11
#define RV_PLIC_IE0_E_12_BIT 12
#define RV_PLIC_IE0_E_13_BIT 13
#define RV_PLIC_IE0_E_14_BIT 14
#define RV_PLIC_IE0_E_15_BIT 15
#define RV_PLIC_IE0_E_16_BIT 16
#define RV_PLIC_IE0_E_17_BIT 17
#define RV_PLIC_IE0_E_18_BIT 18
#define RV_PLIC_IE0_E_19_BIT 19
#define RV_PLIC_IE0_E_20_BIT 20
#define RV_PLIC_IE0_E_21_BIT 21
#define RV_PLIC_IE0_E_22_BIT 22
#define RV_PLIC_IE0_E_23_BIT 23
#define RV_PLIC_IE0_E_24_BIT 24
#define RV_PLIC_IE0_E_25_BIT 25
#define RV_PLIC_IE0_E_26_BIT 26
#define RV_PLIC_IE0_E_27_BIT 27
#define RV_PLIC_IE0_E_28_BIT 28
#define RV_PLIC_IE0_E_29_BIT 29
#define RV_PLIC_IE0_E_30_BIT 30
#define RV_PLIC_IE0_E_31_BIT 31

// Threshold of priority for Target 0
#define RV_PLIC_THRESHOLD0_REG_OFFSET 0x200000
#define RV_PLIC_THRESHOLD0_THRESHOLD0_MASK 0x7
#define RV_PLIC_THRESHOLD0_THRESHOLD0_OFFSET 0
#define RV_PLIC_THRESHOLD0_THRESHOLD0_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_THRESHOLD0_THRESHOLD0_MASK, .index = RV_PLIC_THRESHOLD0_THRESHOLD0_OFFSET })

// Claim interrupt by read, complete interrupt by write for Target 0.
#define RV_PLIC_CC0_REG_OFFSET 0x200004
#define RV_PLIC_CC0_CC0_MASK 0x1f
#define RV_PLIC_CC0_CC0_OFFSET 0
#define RV_PLIC_CC0_CC0_FIELD \
  ((bitfield_field32_t) { .mask = RV_PLIC_CC0_CC0_MASK, .index = RV_PLIC_CC0_CC0_OFFSET })

// msip for Hart 0.
#define RV_PLIC_MSIP0_REG_OFFSET 0x4000000
#define RV_PLIC_MSIP0_MSIP0_BIT 0

// Alert Test Register.
#define RV_PLIC_ALERT_TEST_REG_OFFSET 0x4004000
#define RV_PLIC_ALERT_TEST_FATAL_FAULT_BIT 0

#ifdef __cplusplus
}  // extern "C"
#endif
#endif  // _RV_PLIC_REG_DEFS_
// End generated register defines for rv_plic