<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1291" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1291{left:96px;bottom:48px;letter-spacing:-0.11px;}
#t2_1291{left:671px;bottom:48px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t3_1291{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1291{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1291{left:96px;bottom:1040px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t6_1291{left:391px;bottom:1039px;letter-spacing:0.73px;word-spacing:0.03px;}
#t7_1291{left:96px;bottom:1018px;letter-spacing:0.16px;word-spacing:0.02px;}
#t8_1291{left:96px;bottom:997px;letter-spacing:-0.19px;word-spacing:0.71px;}
#t9_1291{left:150px;bottom:997px;}
#ta_1291{left:157px;bottom:997px;letter-spacing:0.13px;word-spacing:-0.42px;}
#tb_1291{left:96px;bottom:938px;letter-spacing:0.19px;}
#tc_1291{left:192px;bottom:938px;letter-spacing:0.23px;}
#td_1291{left:96px;bottom:902px;}
#te_1291{left:114px;bottom:902px;letter-spacing:0.39px;}
#tf_1291{left:218px;bottom:902px;letter-spacing:0.37px;word-spacing:-0.02px;}
#tg_1291{left:332px;bottom:902px;letter-spacing:0.36px;}
#th_1291{left:385px;bottom:902px;letter-spacing:0.38px;word-spacing:0.01px;}
#ti_1291{left:96px;bottom:880px;letter-spacing:0.26px;word-spacing:0.02px;}
#tj_1291{left:96px;bottom:859px;letter-spacing:0.13px;word-spacing:-0.72px;}
#tk_1291{left:96px;bottom:838px;letter-spacing:0.13px;word-spacing:-0.6px;}
#tl_1291{left:96px;bottom:816px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tm_1291{left:96px;bottom:781px;letter-spacing:0.17px;}
#tn_1291{left:96px;bottom:760px;letter-spacing:0.12px;word-spacing:-0.41px;}
#to_1291{left:96px;bottom:738px;letter-spacing:0.13px;word-spacing:-0.41px;}
#tp_1291{left:96px;bottom:717px;letter-spacing:0.2px;word-spacing:-0.06px;}
#tq_1291{left:96px;bottom:696px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tr_1291{left:96px;bottom:637px;letter-spacing:0.19px;}
#ts_1291{left:192px;bottom:637px;letter-spacing:0.23px;word-spacing:-0.01px;}
#tt_1291{left:96px;bottom:601px;letter-spacing:0.84px;}
#tu_1291{left:125px;bottom:601px;letter-spacing:0.92px;}
#tv_1291{left:214px;bottom:601px;letter-spacing:0.89px;word-spacing:-0.01px;}
#tw_1291{left:96px;bottom:579px;letter-spacing:0.13px;word-spacing:-0.73px;}
#tx_1291{left:96px;bottom:558px;letter-spacing:0.17px;word-spacing:0.01px;}
#ty_1291{left:96px;bottom:537px;letter-spacing:0.1px;word-spacing:-0.46px;}
#tz_1291{left:96px;bottom:502px;letter-spacing:0.39px;word-spacing:-0.01px;}
#t10_1291{left:96px;bottom:480px;letter-spacing:0.13px;word-spacing:-0.62px;}
#t11_1291{left:96px;bottom:459px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t12_1291{left:96px;bottom:400px;letter-spacing:0.19px;}
#t13_1291{left:192px;bottom:400px;letter-spacing:0.22px;word-spacing:-0.92px;}
#t14_1291{left:96px;bottom:364px;letter-spacing:0.87px;word-spacing:-0.02px;}
#t15_1291{left:96px;bottom:343px;letter-spacing:0.58px;word-spacing:0.01px;}
#t16_1291{left:96px;bottom:321px;letter-spacing:0.3px;word-spacing:0.02px;}
#t17_1291{left:96px;bottom:300px;letter-spacing:0.09px;word-spacing:-0.43px;}
#t18_1291{left:96px;bottom:265px;letter-spacing:0.12px;word-spacing:-0.91px;}
#t19_1291{left:96px;bottom:243px;letter-spacing:0.3px;word-spacing:0.01px;}
#t1a_1291{left:96px;bottom:222px;letter-spacing:0.12px;word-spacing:-0.76px;}
#t1b_1291{left:96px;bottom:201px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t1c_1291{left:96px;bottom:165px;letter-spacing:0.34px;}
#t1d_1291{left:96px;bottom:144px;letter-spacing:0.12px;word-spacing:-0.6px;}
#t1e_1291{left:96px;bottom:123px;letter-spacing:0.12px;word-spacing:-0.49px;}
#t1f_1291{left:484px;bottom:123px;}
#t1g_1291{left:484px;bottom:123px;word-spacing:-0.18px;}
#t1h_1291{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1291{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1291{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s3_1291{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s4_1291{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s5_1291{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s6_1291{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s7_1291{font-size:18px;font-family:Symbol;color:#000;}
.s8_1291{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1291" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1291Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1291" style="-webkit-user-select: none;"><object width="935" height="1210" data="1291/1291.svg" type="image/svg+xml" id="pdf1291" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1291" class="t s1_1291">24 </span><span id="t2_1291" class="t s1_1291">Instruction Encoding </span>
<span id="t3_1291" class="t s1_1291">AMD64 Technology </span><span id="t4_1291" class="t s1_1291">24594—Rev. 3.35—June 2023 </span>
<span id="t5_1291" class="t s2_1291">REX.B: Base field extension (Bit 0). </span><span id="t6_1291" class="t s3_1291">The REX.B bit adds a 1-bit (msb) extension to either the </span>
<span id="t7_1291" class="t s3_1291">ModRM.r/m field to specify a GPR or XMM register, or to the SIB.base field to specify a GPR. (See </span>
<span id="t8_1291" class="t s3_1291">Table 2</span><span id="t9_1291" class="t s4_1291">-</span><span id="ta_1291" class="t s3_1291">2 on page 56 for more about the B bit.) </span>
<span id="tb_1291" class="t s5_1291">1.5 </span><span id="tc_1291" class="t s5_1291">Displacement Bytes </span>
<span id="td_1291" class="t s3_1291">A </span><span id="te_1291" class="t s6_1291">displacement </span><span id="tf_1291" class="t s3_1291">(also called an </span><span id="tg_1291" class="t s6_1291">offset) </span><span id="th_1291" class="t s3_1291">is a signed value that is added to the base of a code segment </span>
<span id="ti_1291" class="t s3_1291">(absolute addressing) or to an instruction pointer (relative addressing), depending on the addressing </span>
<span id="tj_1291" class="t s3_1291">mode. The size of a displacement is 1, 2, or 4 bytes. If an addressing mode requires a displacement, the </span>
<span id="tk_1291" class="t s3_1291">bytes (1, 2, or 4) for the displacement follow the opcode, ModRM, or SIB byte (whichever comes last) </span>
<span id="tl_1291" class="t s3_1291">in the instruction encoding. </span>
<span id="tm_1291" class="t s3_1291">In 64-bit mode, the same ModRM and SIB encodings are used to specify displacement sizes as those </span>
<span id="tn_1291" class="t s3_1291">used in legacy and compatibility modes. However, the displacement is sign-extended to 64 bits during </span>
<span id="to_1291" class="t s3_1291">effective-address calculations. Also, in 64-bit mode, support is provided for some 64-bit displacement </span>
<span id="tp_1291" class="t s3_1291">and immediate forms of the MOV instruction. See “Immediate Operand Size” in APM Volume 1 for </span>
<span id="tq_1291" class="t s3_1291">more information on this. </span>
<span id="tr_1291" class="t s5_1291">1.6 </span><span id="ts_1291" class="t s5_1291">Immediate Bytes </span>
<span id="tt_1291" class="t s3_1291">An </span><span id="tu_1291" class="t s6_1291">immediate </span><span id="tv_1291" class="t s3_1291">is a value—typically an operand value—encoded directly into the instruction. </span>
<span id="tw_1291" class="t s3_1291">Depending on the opcode and the operating mode, the size of an immediate operand can be 1, 2, 4, or 8 </span>
<span id="tx_1291" class="t s3_1291">bytes. 64-bit immediates are allowed in 64-bit mode on MOV instructions that load GPRs, otherwise </span>
<span id="ty_1291" class="t s3_1291">they are limited to 4 bytes. See “Immediate Operand Size” in APM Volume 1 for more information. </span>
<span id="tz_1291" class="t s3_1291">If an instruction takes an immediate operand, the bytes (1, 2, 4, or 8) for the immediate follow the </span>
<span id="t10_1291" class="t s3_1291">opcode, ModRM, SIB, or displacement bytes (whichever come last) in the instruction encoding. Some </span>
<span id="t11_1291" class="t s3_1291">128-bit media instructions use the immediate byte as a condition code. </span>
<span id="t12_1291" class="t s5_1291">1.7 </span><span id="t13_1291" class="t s5_1291">RIP-Relative Addressing </span>
<span id="t14_1291" class="t s3_1291">In 64-bit mode, addressing relative to the contents of the 64-bit instruction pointer (program </span>
<span id="t15_1291" class="t s3_1291">counter)—called RIP-relative addressing or PC-relative addressing—is implemented for certain </span>
<span id="t16_1291" class="t s3_1291">instructions. In such cases, the effective address is formed by adding the displacement to the 64-bit </span>
<span id="t17_1291" class="t s3_1291">RIP of the next instruction. </span>
<span id="t18_1291" class="t s3_1291">In the legacy x86 architecture, addressing relative to the instruction pointer is available only in control- </span>
<span id="t19_1291" class="t s3_1291">transfer instructions. In the 64-bit mode, any instruction that uses ModRM addressing can use RIP- </span>
<span id="t1a_1291" class="t s3_1291">relative addressing. This feature is particularly useful for addressing data in position-independent code </span>
<span id="t1b_1291" class="t s3_1291">and for code that addresses global data. </span>
<span id="t1c_1291" class="t s3_1291">Without RIP-relative addressing, ModRM instructions address memory relative to zero. With RIP- </span>
<span id="t1d_1291" class="t s3_1291">relative addressing, ModRM instructions can address memory relative to the 64-bit RIP using a signed </span>
<span id="t1e_1291" class="t s3_1291">32-bit displacement. This provides an offset range of </span><span id="t1f_1291" class="t s7_1291"></span><span id="t1g_1291" class="t s3_1291">2 Gbytes from the RIP. </span>
<span id="t1h_1291" class="t s8_1291">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
