#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x6403b1cd2390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x6403b1ccebf0 .scope module, "tb_cpu" "tb_cpu" 3 2;
 .timescale -9 -12;
v0x6403b1d1f7d0_0 .var "clk", 0 0;
v0x6403b1d1f870_0 .var "reset", 0 0;
S_0x6403b1cd27d0 .scope module, "uut" "cpu_top" 3 6, 4 2 0, S_0x6403b1ccebf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x7ec1d5db7018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6403b1d1e210_0 .net/2u *"_ivl_0", 31 0, L_0x7ec1d5db7018;  1 drivers
v0x6403b1d1e310_0 .net *"_ivl_15", 0 0, L_0x6403b1d30220;  1 drivers
v0x6403b1d1e3f0_0 .net *"_ivl_16", 15 0, L_0x6403b1d30310;  1 drivers
v0x6403b1d1e4b0_0 .net "alu_b", 31 0, L_0x6403b1d31740;  1 drivers
v0x6403b1d1e5a0_0 .var "alu_ctrl", 2 0;
v0x6403b1d1e640_0 .net "alu_out", 31 0, v0x6403b1d1aea0_0;  1 drivers
v0x6403b1d1e730_0 .var "alu_src_imm", 0 0;
v0x6403b1d1e7f0_0 .net "clk", 0 0, v0x6403b1d1f7d0_0;  1 drivers
v0x6403b1d1e890_0 .net "imm", 31 0, L_0x6403b1d30890;  1 drivers
v0x6403b1d1e970_0 .net "imm16", 15 0, L_0x6403b1d30140;  1 drivers
v0x6403b1d1ea50_0 .net "instr", 31 0, L_0x6403b1d2fa10;  1 drivers
v0x6403b1d1eb10_0 .net "mem_out", 31 0, L_0x6403b1d31a50;  1 drivers
v0x6403b1d1ebe0_0 .var "mem_to_reg", 0 0;
v0x6403b1d1ec80_0 .var "mem_write", 0 0;
v0x6403b1d1ed50_0 .net "opcode", 5 0, L_0x6403b1d2fdb0;  1 drivers
v0x6403b1d1ee10_0 .net "pc", 31 0, v0x6403b1d1c490_0;  1 drivers
v0x6403b1d1eed0_0 .net "pc_next", 31 0, L_0x6403b1d2f970;  1 drivers
v0x6403b1d1ef90_0 .net "rd", 4 0, L_0x6403b1d300a0;  1 drivers
v0x6403b1d1f050_0 .var "rd_is_rt", 0 0;
v0x6403b1d1f110_0 .net "reg_data1", 31 0, L_0x6403b1d30ef0;  1 drivers
v0x6403b1d1f220_0 .net "reg_data2", 31 0, L_0x6403b1d315f0;  1 drivers
v0x6403b1d1f330_0 .var "reg_write", 0 0;
v0x6403b1d1f3d0_0 .net "reset", 0 0, v0x6403b1d1f870_0;  1 drivers
v0x6403b1d1f470_0 .net "rs", 4 0, L_0x6403b1d2fe50;  1 drivers
v0x6403b1d1f540_0 .net "rt", 4 0, L_0x6403b1d2ffd0;  1 drivers
v0x6403b1d1f610_0 .net "waddr", 4 0, L_0x6403b1d30930;  1 drivers
v0x6403b1d1f6e0_0 .net "wdata", 31 0, L_0x6403b1d31b60;  1 drivers
E_0x6403b1cf3f20 .event anyedge, v0x6403b1d1ed50_0;
L_0x6403b1d2f970 .arith/sum 32, v0x6403b1d1c490_0, L_0x7ec1d5db7018;
L_0x6403b1d2fdb0 .part L_0x6403b1d2fa10, 26, 6;
L_0x6403b1d2fe50 .part L_0x6403b1d2fa10, 21, 5;
L_0x6403b1d2ffd0 .part L_0x6403b1d2fa10, 16, 5;
L_0x6403b1d300a0 .part L_0x6403b1d2fa10, 11, 5;
L_0x6403b1d30140 .part L_0x6403b1d2fa10, 0, 16;
L_0x6403b1d30220 .part L_0x6403b1d30140, 15, 1;
LS_0x6403b1d30310_0_0 .concat [ 1 1 1 1], L_0x6403b1d30220, L_0x6403b1d30220, L_0x6403b1d30220, L_0x6403b1d30220;
LS_0x6403b1d30310_0_4 .concat [ 1 1 1 1], L_0x6403b1d30220, L_0x6403b1d30220, L_0x6403b1d30220, L_0x6403b1d30220;
LS_0x6403b1d30310_0_8 .concat [ 1 1 1 1], L_0x6403b1d30220, L_0x6403b1d30220, L_0x6403b1d30220, L_0x6403b1d30220;
LS_0x6403b1d30310_0_12 .concat [ 1 1 1 1], L_0x6403b1d30220, L_0x6403b1d30220, L_0x6403b1d30220, L_0x6403b1d30220;
L_0x6403b1d30310 .concat [ 4 4 4 4], LS_0x6403b1d30310_0_0, LS_0x6403b1d30310_0_4, LS_0x6403b1d30310_0_8, LS_0x6403b1d30310_0_12;
L_0x6403b1d30890 .concat [ 16 16 0 0], L_0x6403b1d30140, L_0x6403b1d30310;
L_0x6403b1d30930 .functor MUXZ 5, L_0x6403b1d300a0, L_0x6403b1d2ffd0, v0x6403b1d1f050_0, C4<>;
L_0x6403b1d31740 .functor MUXZ 32, L_0x6403b1d315f0, L_0x6403b1d30890, v0x6403b1d1e730_0, C4<>;
L_0x6403b1d31b60 .functor MUXZ 32, v0x6403b1d1aea0_0, L_0x6403b1d31a50, v0x6403b1d1ebe0_0, C4<>;
S_0x6403b1cdb510 .scope module, "alu1" "alu" 4 103, 5 2 0, S_0x6403b1cd27d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "y";
v0x6403b1cf9000_0 .net "a", 31 0, L_0x6403b1d30ef0;  alias, 1 drivers
v0x6403b1ccf5f0_0 .net "alu_ctrl", 2 0, v0x6403b1d1e5a0_0;  1 drivers
v0x6403b1d1ade0_0 .net "b", 31 0, L_0x6403b1d31740;  alias, 1 drivers
v0x6403b1d1aea0_0 .var "y", 31 0;
E_0x6403b1cf3ab0 .event anyedge, v0x6403b1ccf5f0_0, v0x6403b1cf9000_0, v0x6403b1d1ade0_0;
S_0x6403b1d1b000 .scope module, "dmem" "data_mem" 4 113, 6 2 0, S_0x6403b1cd27d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "wd";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /OUTPUT 32 "rd";
    .port_info 4 /INPUT 1 "clk";
L_0x6403b1d31a50 .functor BUFZ 32, L_0x6403b1d318c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6403b1d1b220_0 .net *"_ivl_0", 31 0, L_0x6403b1d318c0;  1 drivers
v0x6403b1d1b320_0 .net *"_ivl_3", 29 0, L_0x6403b1d31960;  1 drivers
v0x6403b1d1b400_0 .net "addr", 31 0, v0x6403b1d1aea0_0;  alias, 1 drivers
v0x6403b1d1b4a0_0 .net "clk", 0 0, v0x6403b1d1f7d0_0;  alias, 1 drivers
v0x6403b1d1b540_0 .var/i "i", 31 0;
v0x6403b1d1b670_0 .net "mem_write", 0 0, v0x6403b1d1ec80_0;  1 drivers
v0x6403b1d1b730 .array "memory", 255 0, 31 0;
v0x6403b1d1b7f0_0 .net "rd", 31 0, L_0x6403b1d31a50;  alias, 1 drivers
v0x6403b1d1b8d0_0 .net "wd", 31 0, L_0x6403b1d315f0;  alias, 1 drivers
E_0x6403b1cf43a0 .event posedge, v0x6403b1d1b4a0_0;
L_0x6403b1d318c0 .array/port v0x6403b1d1b730, L_0x6403b1d31960;
L_0x6403b1d31960 .part v0x6403b1d1aea0_0, 2, 30;
S_0x6403b1d1ba50 .scope module, "imem" "instr_mem" 4 18, 7 2 0, S_0x6403b1cd27d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_0x6403b1d2fa10 .functor BUFZ 32, L_0x6403b1d2fb20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6403b1d1bbe0_0 .net *"_ivl_0", 31 0, L_0x6403b1d2fb20;  1 drivers
v0x6403b1d1bce0_0 .net *"_ivl_3", 29 0, L_0x6403b1d2fbe0;  1 drivers
v0x6403b1d1bdc0_0 .net "addr", 31 0, v0x6403b1d1c490_0;  alias, 1 drivers
v0x6403b1d1beb0_0 .var/i "i", 31 0;
v0x6403b1d1bf90_0 .net "instr", 31 0, L_0x6403b1d2fa10;  alias, 1 drivers
v0x6403b1d1c0c0 .array "memory", 255 0, 31 0;
L_0x6403b1d2fb20 .array/port v0x6403b1d1c0c0, L_0x6403b1d2fbe0;
L_0x6403b1d2fbe0 .part v0x6403b1d1c490_0, 2, 30;
S_0x6403b1d1c1e0 .scope module, "pc1" "pc" 4 11, 8 2 0, S_0x6403b1cd27d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_next";
    .port_info 3 /OUTPUT 32 "pc";
v0x6403b1d1c3c0_0 .net "clk", 0 0, v0x6403b1d1f7d0_0;  alias, 1 drivers
v0x6403b1d1c490_0 .var "pc", 31 0;
v0x6403b1d1c560_0 .net "pc_next", 31 0, L_0x6403b1d2f970;  alias, 1 drivers
v0x6403b1d1c630_0 .net "reset", 0 0, v0x6403b1d1f870_0;  alias, 1 drivers
S_0x6403b1d1c7a0 .scope module, "rf" "reg_file" 4 88, 9 2 0, S_0x6403b1cd27d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rs";
    .port_info 1 /INPUT 5 "rt";
    .port_info 2 /INPUT 5 "rd";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /INPUT 1 "reg_write";
    .port_info 5 /OUTPUT 32 "rd1";
    .port_info 6 /OUTPUT 32 "rd2";
    .port_info 7 /INPUT 1 "clk";
v0x6403b1d1caf0_0 .net *"_ivl_0", 31 0, L_0x6403b1d30a80;  1 drivers
v0x6403b1d1cbf0_0 .net *"_ivl_10", 31 0, L_0x6403b1d30cb0;  1 drivers
v0x6403b1d1ccd0_0 .net *"_ivl_12", 6 0, L_0x6403b1d30d80;  1 drivers
L_0x7ec1d5db7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6403b1d1cd90_0 .net *"_ivl_15", 1 0, L_0x7ec1d5db7138;  1 drivers
v0x6403b1d1ce70_0 .net *"_ivl_18", 31 0, L_0x6403b1d31080;  1 drivers
L_0x7ec1d5db7180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6403b1d1cfa0_0 .net *"_ivl_21", 26 0, L_0x7ec1d5db7180;  1 drivers
L_0x7ec1d5db71c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6403b1d1d080_0 .net/2u *"_ivl_22", 31 0, L_0x7ec1d5db71c8;  1 drivers
v0x6403b1d1d160_0 .net *"_ivl_24", 0 0, L_0x6403b1d311f0;  1 drivers
L_0x7ec1d5db7210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6403b1d1d220_0 .net/2u *"_ivl_26", 31 0, L_0x7ec1d5db7210;  1 drivers
v0x6403b1d1d300_0 .net *"_ivl_28", 31 0, L_0x6403b1d31330;  1 drivers
L_0x7ec1d5db7060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6403b1d1d3e0_0 .net *"_ivl_3", 26 0, L_0x7ec1d5db7060;  1 drivers
v0x6403b1d1d4c0_0 .net *"_ivl_30", 6 0, L_0x6403b1d31420;  1 drivers
L_0x7ec1d5db7258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6403b1d1d5a0_0 .net *"_ivl_33", 1 0, L_0x7ec1d5db7258;  1 drivers
L_0x7ec1d5db70a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6403b1d1d680_0 .net/2u *"_ivl_4", 31 0, L_0x7ec1d5db70a8;  1 drivers
v0x6403b1d1d760_0 .net *"_ivl_6", 0 0, L_0x6403b1d30b70;  1 drivers
L_0x7ec1d5db70f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6403b1d1d820_0 .net/2u *"_ivl_8", 31 0, L_0x7ec1d5db70f0;  1 drivers
v0x6403b1d1d900_0 .net "clk", 0 0, v0x6403b1d1f7d0_0;  alias, 1 drivers
v0x6403b1d1d9a0_0 .var/i "i", 31 0;
v0x6403b1d1da80_0 .net "rd", 4 0, L_0x6403b1d30930;  alias, 1 drivers
v0x6403b1d1db60_0 .net "rd1", 31 0, L_0x6403b1d30ef0;  alias, 1 drivers
v0x6403b1d1dc20_0 .net "rd2", 31 0, L_0x6403b1d315f0;  alias, 1 drivers
v0x6403b1d1dcc0_0 .net "reg_write", 0 0, v0x6403b1d1f330_0;  1 drivers
v0x6403b1d1dd60 .array "regs", 31 0, 31 0;
v0x6403b1d1de20_0 .net "rs", 4 0, L_0x6403b1d2fe50;  alias, 1 drivers
v0x6403b1d1df00_0 .net "rt", 4 0, L_0x6403b1d2ffd0;  alias, 1 drivers
v0x6403b1d1dfe0_0 .net "wd", 31 0, L_0x6403b1d31b60;  alias, 1 drivers
L_0x6403b1d30a80 .concat [ 5 27 0 0], L_0x6403b1d2fe50, L_0x7ec1d5db7060;
L_0x6403b1d30b70 .cmp/eq 32, L_0x6403b1d30a80, L_0x7ec1d5db70a8;
L_0x6403b1d30cb0 .array/port v0x6403b1d1dd60, L_0x6403b1d30d80;
L_0x6403b1d30d80 .concat [ 5 2 0 0], L_0x6403b1d2fe50, L_0x7ec1d5db7138;
L_0x6403b1d30ef0 .functor MUXZ 32, L_0x6403b1d30cb0, L_0x7ec1d5db70f0, L_0x6403b1d30b70, C4<>;
L_0x6403b1d31080 .concat [ 5 27 0 0], L_0x6403b1d2ffd0, L_0x7ec1d5db7180;
L_0x6403b1d311f0 .cmp/eq 32, L_0x6403b1d31080, L_0x7ec1d5db71c8;
L_0x6403b1d31330 .array/port v0x6403b1d1dd60, L_0x6403b1d31420;
L_0x6403b1d31420 .concat [ 5 2 0 0], L_0x6403b1d2ffd0, L_0x7ec1d5db7258;
L_0x6403b1d315f0 .functor MUXZ 32, L_0x6403b1d31330, L_0x7ec1d5db7210, L_0x6403b1d311f0, C4<>;
    .scope S_0x6403b1d1c1e0;
T_0 ;
    %wait E_0x6403b1cf43a0;
    %load/vec4 v0x6403b1d1c630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6403b1d1c490_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6403b1d1c560_0;
    %assign/vec4 v0x6403b1d1c490_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x6403b1d1ba50;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6403b1d1beb0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x6403b1d1beb0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6403b1d1beb0_0;
    %store/vec4a v0x6403b1d1c0c0, 4, 0;
    %load/vec4 v0x6403b1d1beb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6403b1d1beb0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 268501002, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6403b1d1c0c0, 4, 0;
    %pushi/vec4 268566548, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6403b1d1c0c0, 4, 0;
    %pushi/vec4 2234368, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6403b1d1c0c0, 4, 0;
    %pushi/vec4 201523200, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6403b1d1c0c0, 4, 0;
    %pushi/vec4 134479872, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6403b1d1c0c0, 4, 0;
    %pushi/vec4 75573248, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6403b1d1c0c0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x6403b1d1c7a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6403b1d1d9a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x6403b1d1d9a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6403b1d1d9a0_0;
    %store/vec4a v0x6403b1d1dd60, 4, 0;
    %load/vec4 v0x6403b1d1d9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6403b1d1d9a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
    .thread T_2;
    .scope S_0x6403b1d1c7a0;
T_3 ;
    %wait E_0x6403b1cf43a0;
    %load/vec4 v0x6403b1d1dcc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x6403b1d1da80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x6403b1d1dfe0_0;
    %load/vec4 v0x6403b1d1da80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6403b1d1dd60, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x6403b1cdb510;
T_4 ;
    %wait E_0x6403b1cf3ab0;
    %load/vec4 v0x6403b1ccf5f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6403b1d1aea0_0, 0, 32;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x6403b1cf9000_0;
    %load/vec4 v0x6403b1d1ade0_0;
    %add;
    %store/vec4 v0x6403b1d1aea0_0, 0, 32;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x6403b1cf9000_0;
    %load/vec4 v0x6403b1d1ade0_0;
    %sub;
    %store/vec4 v0x6403b1d1aea0_0, 0, 32;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x6403b1d1b000;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6403b1d1b540_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x6403b1d1b540_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x6403b1d1b540_0;
    %store/vec4a v0x6403b1d1b730, 4, 0;
    %load/vec4 v0x6403b1d1b540_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6403b1d1b540_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x6403b1d1b000;
T_6 ;
    %wait E_0x6403b1cf43a0;
    %load/vec4 v0x6403b1d1b670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x6403b1d1b8d0_0;
    %load/vec4 v0x6403b1d1b400_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6403b1d1b730, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x6403b1cd27d0;
T_7 ;
    %wait E_0x6403b1cf3f20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6403b1d1f330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6403b1d1ec80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6403b1d1ebe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6403b1d1e730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6403b1d1f050_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6403b1d1e5a0_0, 0, 3;
    %load/vec4 v0x6403b1d1ed50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6403b1d1f330_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6403b1d1e5a0_0, 0, 3;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6403b1d1f330_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x6403b1d1e5a0_0, 0, 3;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6403b1d1f330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6403b1d1ebe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6403b1d1e730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6403b1d1f050_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6403b1d1e5a0_0, 0, 3;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6403b1d1ec80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6403b1d1e730_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6403b1d1e5a0_0, 0, 3;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6403b1d1f330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6403b1d1e730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6403b1d1f050_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6403b1d1e5a0_0, 0, 3;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x6403b1ccebf0;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x6403b1d1f7d0_0;
    %inv;
    %store/vec4 v0x6403b1d1f7d0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x6403b1ccebf0;
T_9 ;
    %vpi_call/w 3 12 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call/w 3 13 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x6403b1ccebf0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6403b1d1f7d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6403b1d1f870_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6403b1d1f870_0, 0, 1;
    %delay 300000, 0;
    %vpi_call/w 3 21 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "tb_cpu.v";
    "cpu_top.v";
    "alu.v";
    "data_mem.v";
    "instr_mem.v";
    "pc.v";
    "reg_file.v";
