##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK      | Frequency: 51.11 MHz  | Target: 24.00 MHz  | 
Clock: CyILO          | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO          | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK   | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT      | N/A                   | Target: 24.00 MHz  | 
Clock: UART_IntClock  | Frequency: 41.41 MHz  | Target: 0.62 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK      UART_IntClock  41666.7          22100       N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock  UART_IntClock  1.625e+006       1600852     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name           Clock to Out  Clock Name:Phase  
------------------  ------------  ----------------  
LED(0)_PAD          29261         UART_IntClock:R   
transmitter(0)_PAD  30644         UART_IntClock:R   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 51.11 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : receiver(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22100p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14357
-------------------------------------   ----- 
End-of-path arrival time (ps)           14357
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
receiver(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
receiver(0)/fb                          iocell9         2183   2183  22100  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell14     5580   7763  22100  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell14     3350  11113  22100  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   3244  14357  22100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 41.41 MHz | Target: 0.62 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1600852p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1613480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12628
-------------------------------------   ----- 
End-of-path arrival time (ps)           12628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell27     1250   1250  1600852  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell2      5101   6351  1600852  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      3350   9701  1600852  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2927  12628  1600852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1600852p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1613480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12628
-------------------------------------   ----- 
End-of-path arrival time (ps)           12628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell27     1250   1250  1600852  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell2      5101   6351  1600852  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      3350   9701  1600852  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2927  12628  1600852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : receiver(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22100p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14357
-------------------------------------   ----- 
End-of-path arrival time (ps)           14357
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
receiver(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
receiver(0)/fb                          iocell9         2183   2183  22100  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell14     5580   7763  22100  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell14     3350  11113  22100  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   3244  14357  22100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : receiver(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 22100p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_IntClock:R#2)   41667
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14357
-------------------------------------   ----- 
End-of-path arrival time (ps)           14357
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
receiver(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
receiver(0)/fb                          iocell9         2183   2183  22100  RISE       1
\UART:BUART:rx_postpoll\/main_1         macrocell14     5580   7763  22100  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell14     3350  11113  22100  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   3244  14357  22100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : receiver(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 23777p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14379
-------------------------------------   ----- 
End-of-path arrival time (ps)           14379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
receiver(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
receiver(0)/fb                   iocell9       2183   2183  22100  RISE       1
\UART:BUART:rx_postpoll\/main_1  macrocell14   5580   7763  22100  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell14   3350  11113  22100  RISE       1
\UART:BUART:rx_state_0\/main_3   macrocell15   3266  14379  23777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : receiver(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 23777p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14379
-------------------------------------   ----- 
End-of-path arrival time (ps)           14379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
receiver(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
receiver(0)/fb                   iocell9       2183   2183  22100  RISE       1
\UART:BUART:rx_postpoll\/main_1  macrocell14   5580   7763  22100  RISE       1
\UART:BUART:rx_postpoll\/q       macrocell14   3350  11113  22100  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell20   3266  14379  23777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : receiver(0)/fb
Path End       : \UART:BUART:rx_parity_bit\/main_3
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 23778p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14379
-------------------------------------   ----- 
End-of-path arrival time (ps)           14379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
receiver(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
receiver(0)/fb                     iocell9       2183   2183  22100  RISE       1
\UART:BUART:rx_postpoll\/main_1    macrocell14   5580   7763  22100  RISE       1
\UART:BUART:rx_postpoll\/q         macrocell14   3350  11113  22100  RISE       1
\UART:BUART:rx_parity_bit\/main_3  macrocell12   3266  14379  23778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : receiver(0)/fb
Path End       : \UART:BUART:rx_parity_error_pre\/main_3
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 23778p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14379
-------------------------------------   ----- 
End-of-path arrival time (ps)           14379
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
receiver(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
receiver(0)/fb                           iocell9       2183   2183  22100  RISE       1
\UART:BUART:rx_postpoll\/main_1          macrocell14   5580   7763  22100  RISE       1
\UART:BUART:rx_postpoll\/q               macrocell14   3350  11113  22100  RISE       1
\UART:BUART:rx_parity_error_pre\/main_3  macrocell13   3266  14379  23778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : receiver(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_6
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 24563p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13594
-------------------------------------   ----- 
End-of-path arrival time (ps)           13594
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
receiver(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
receiver(0)/fb                         iocell9       2183   2183  22100  RISE       1
\UART:BUART:pollcount_1_split\/main_6  macrocell5    5763   7946  24563  RISE       1
\UART:BUART:pollcount_1_split\/q       macrocell5    3350  11296  24563  RISE       1
\UART:BUART:pollcount_1\/main_6        macrocell4    2297  13594  24563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell4          0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : receiver(0)/fb
Path End       : \UART:BUART:pollcount_0\/main_5
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 30222p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7935
-------------------------------------   ---- 
End-of-path arrival time (ps)           7935
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
receiver(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
receiver(0)/fb                   iocell9       2183   2183  22100  RISE       1
\UART:BUART:pollcount_0\/main_5  macrocell3    5752   7935  30222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell3          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : receiver(0)/fb
Path End       : \UART:BUART:pollcount_1\/main_5
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 30222p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7935
-------------------------------------   ---- 
End-of-path arrival time (ps)           7935
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
receiver(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
receiver(0)/fb                   iocell9       2183   2183  22100  RISE       1
\UART:BUART:pollcount_1\/main_5  macrocell4    5752   7935  30222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell4          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : receiver(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 31289p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
receiver(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
receiver(0)/fb               iocell9       2183   2183  22100  RISE       1
\UART:BUART:rx_last\/main_0  macrocell10   4685   6868  31289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell10         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : receiver(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 31289p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#39 vs. UART_IntClock:R#2)   41667
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6868
-------------------------------------   ---- 
End-of-path arrival time (ps)           6868
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
receiver(0)/in_clock                                        iocell9             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
receiver(0)/fb                  iocell9       2183   2183  22100  RISE       1
\UART:BUART:rx_state_2\/main_5  macrocell16   4685   6868  31289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1600852p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1613480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12628
-------------------------------------   ----- 
End-of-path arrival time (ps)           12628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                      macrocell27     1250   1250  1600852  RISE       1
\UART:BUART:counter_load_not\/main_0           macrocell2      5101   6351  1600852  RISE       1
\UART:BUART:counter_load_not\/q                macrocell2      3350   9701  1600852  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2927  12628  1600852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1603504p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1618710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15206
-------------------------------------   ----- 
End-of-path arrival time (ps)           15206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  1603504  RISE       1
\UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell24     3858   9538  1603504  RISE       1
\UART:BUART:tx_bitclk_enable_pre\/q           macrocell24     3350  12888  1603504  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2318  15206  1603504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 1604752p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1623430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18678
-------------------------------------   ----- 
End-of-path arrival time (ps)           18678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  1604752  RISE       1
\UART:BUART:tx_status_0\/main_2                 macrocell29     4466   9746  1604752  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell29     3350  13096  1604752  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell2    5583  18678  1604752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 1606118p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -4220
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1620780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14662
-------------------------------------   ----- 
End-of-path arrival time (ps)           14662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q            macrocell17   1250   1250  1606118  RISE       1
\UART:BUART:rx_counter_load\/main_2  macrocell9    7123   8373  1606118  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell9    3350  11723  1606118  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2939  14662  1606118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1608353p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1623430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15077
-------------------------------------   ----- 
End-of-path arrival time (ps)           15077
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1608353  RISE       1
\UART:BUART:rx_status_4\/main_0                 macrocell21     3546   8826  1608353  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell21     3350  12176  1608353  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell1    2901  15077  1608353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1610960p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10530
-------------------------------------   ----- 
End-of-path arrival time (ps)           10530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  1604752  RISE       1
\UART:BUART:tx_state_0\/main_2                  macrocell26     5250  10530  1610960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1611298p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10192
-------------------------------------   ----- 
End-of-path arrival time (ps)           10192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  1611298  RISE       1
\UART:BUART:txn\/main_3                macrocell31     2912  10192  1611298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1611336p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1618710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7374
-------------------------------------   ---- 
End-of-path arrival time (ps)           7374
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell26     1250   1250  1602351  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   6124   7374  1611336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_6
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1611721p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9769
-------------------------------------   ---- 
End-of-path arrival time (ps)           9769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  1608353  RISE       1
\UART:BUART:tx_state_0\/main_6                  macrocell26     4489   9769  1611721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1611889p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1618700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6811
-------------------------------------   ---- 
End-of-path arrival time (ps)           6811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell7      1250   1250  1611889  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   5561   6811  1611889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1612016p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1618700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6684
-------------------------------------   ---- 
End-of-path arrival time (ps)           6684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q       macrocell6      1250   1250  1609419  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   5434   6684  1612016  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 1612875p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8615
-------------------------------------   ---- 
End-of-path arrival time (ps)           8615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  1603504  RISE       1
\UART:BUART:tx_bitclk\/main_0                 macrocell23     2935   8615  1612875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell23         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_count7_bit8_wire\/main_2
Capture Clock  : \UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1613117p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8373
-------------------------------------   ---- 
End-of-path arrival time (ps)           8373
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q                macrocell17   1250   1250  1606118  RISE       1
\UART:BUART:rx_count7_bit8_wire\/main_2  macrocell8    7123   8373  1613117  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1613129p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           8361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell17   1250   1250  1606118  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell11   7111   8361  1613129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1613129p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           8361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell17   1250   1250  1606118  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell16   7111   8361  1613129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1613129p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           8361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell17   1250   1250  1606118  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell18   7111   8361  1613129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1613607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  1611889  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell15   6633   7883  1613607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1613607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  1611889  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell17   6633   7883  1613607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1613607p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7883
-------------------------------------   ---- 
End-of-path arrival time (ps)           7883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  1611889  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell20   6633   7883  1613607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_count7_bit8_wire\/q
Path End       : \UART:BUART:pollcount_0\/main_4
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1613705p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7785
-------------------------------------   ---- 
End-of-path arrival time (ps)           7785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_count7_bit8_wire\/q  macrocell8    1250   1250  1608624  RISE       1
\UART:BUART:pollcount_0\/main_4     macrocell3    6535   7785  1613705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell3          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_count7_bit8_wire\/q
Path End       : \UART:BUART:pollcount_1\/main_3
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1613705p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7785
-------------------------------------   ---- 
End-of-path arrival time (ps)           7785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_count7_bit8_wire\/q  macrocell8    1250   1250  1608624  RISE       1
\UART:BUART:pollcount_1\/main_3     macrocell4    6535   7785  1613705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell4          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_0\/main_2
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1613978p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7512
-------------------------------------   ---- 
End-of-path arrival time (ps)           7512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1608891  RISE       1
\UART:BUART:pollcount_0\/main_2        macrocell3    5402   7512  1613978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell3          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:pollcount_1\/main_2
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1613978p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7512
-------------------------------------   ---- 
End-of-path arrival time (ps)           7512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1608891  RISE       1
\UART:BUART:pollcount_1\/main_2        macrocell4    5402   7512  1613978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell4          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART:BUART:pollcount_0\/main_0
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1614000p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7490
-------------------------------------   ---- 
End-of-path arrival time (ps)           7490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  1608923  RISE       1
\UART:BUART:pollcount_0\/main_0        macrocell3    5380   7490  1614000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell3          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART:BUART:pollcount_1\/main_0
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1614000p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7490
-------------------------------------   ---- 
End-of-path arrival time (ps)           7490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  1608923  RISE       1
\UART:BUART:pollcount_1\/main_0        macrocell4    5380   7490  1614000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell4          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_count7_bit8_wire\/q
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1614060p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7430
-------------------------------------   ---- 
End-of-path arrival time (ps)           7430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_count7_bit8_wire\/q  macrocell8    1250   1250  1608624  RISE       1
\UART:BUART:rx_state_0\/main_8      macrocell15   6180   7430  1614060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_count7_bit8_wire\/q
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1614060p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7430
-------------------------------------   ---- 
End-of-path arrival time (ps)           7430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_count7_bit8_wire\/q  macrocell8    1250   1250  1608624  RISE       1
\UART:BUART:rx_state_3\/main_7      macrocell17   6180   7430  1614060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1614123p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7367
-------------------------------------   ---- 
End-of-path arrival time (ps)           7367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell26   1250   1250  1602351  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell27   6117   7367  1614123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1614123p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7367
-------------------------------------   ---- 
End-of-path arrival time (ps)           7367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell26   1250   1250  1602351  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell28   6117   7367  1614123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_parity_bit\/main_2
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1614132p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7358
-------------------------------------   ---- 
End-of-path arrival time (ps)           7358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q    macrocell7    1250   1250  1611889  RISE       1
\UART:BUART:rx_parity_bit\/main_2  macrocell12   6108   7358  1614132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_2
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1614132p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7358
-------------------------------------   ---- 
End-of-path arrival time (ps)           7358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell7    1250   1250  1611889  RISE       1
\UART:BUART:rx_parity_error_pre\/main_2  macrocell13   6108   7358  1614132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_2\/main_2
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 1614132p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7358
-------------------------------------   ---- 
End-of-path arrival time (ps)           7358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  1611889  RISE       1
\UART:BUART:rx_status_2\/main_2  macrocell19   6108   7358  1614132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1614163p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1618710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4547
-------------------------------------   ---- 
End-of-path arrival time (ps)           4547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell27     1250   1250  1600852  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3297   4547  1614163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_parity_bit\/main_4
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1614194p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7296
-------------------------------------   ---- 
End-of-path arrival time (ps)           7296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q          macrocell17   1250   1250  1606118  RISE       1
\UART:BUART:rx_parity_bit\/main_4  macrocell12   6046   7296  1614194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_4
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1614194p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7296
-------------------------------------   ---- 
End-of-path arrival time (ps)           7296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q                macrocell17   1250   1250  1606118  RISE       1
\UART:BUART:rx_parity_error_pre\/main_4  macrocell13   6046   7296  1614194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_2\/main_3
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 1614194p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7296
-------------------------------------   ---- 
End-of-path arrival time (ps)           7296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell17   1250   1250  1606118  RISE       1
\UART:BUART:rx_status_2\/main_3  macrocell19   6046   7296  1614194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_parity_bit\/main_0
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1614258p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7232
-------------------------------------   ---- 
End-of-path arrival time (ps)           7232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell6    1250   1250  1609419  RISE       1
\UART:BUART:rx_parity_bit\/main_0   macrocell12   5982   7232  1614258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_0
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1614258p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7232
-------------------------------------   ---- 
End-of-path arrival time (ps)           7232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q       macrocell6    1250   1250  1609419  RISE       1
\UART:BUART:rx_parity_error_pre\/main_0  macrocell13   5982   7232  1614258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_status_2\/main_0
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 1614258p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7232
-------------------------------------   ---- 
End-of-path arrival time (ps)           7232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell6    1250   1250  1609419  RISE       1
\UART:BUART:rx_status_2\/main_0     macrocell19   5982   7232  1614258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1614352p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1618700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell15     1250   1250  1608263  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   3098   4348  1614352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1614575p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6915
-------------------------------------   ---- 
End-of-path arrival time (ps)           6915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell27   1250   1250  1600852  RISE       1
\UART:BUART:txn\/main_1    macrocell31   5665   6915  1614575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1614702p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell15   1250   1250  1608263  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell11   5538   6788  1614702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1614702p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell15   1250   1250  1608263  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell16   5538   6788  1614702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1614702p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6788
-------------------------------------   ---- 
End-of-path arrival time (ps)           6788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell15   1250   1250  1608263  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell18   5538   6788  1614702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_parity_bit\/main_2
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 1614850p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6640
-------------------------------------   ---- 
End-of-path arrival time (ps)           6640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q          macrocell26   1250   1250  1602351  RISE       1
\UART:BUART:tx_parity_bit\/main_2  macrocell25   5390   6640  1614850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_parity_bit\/main_4
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 1614981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6509
-------------------------------------   ---- 
End-of-path arrival time (ps)           6509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q           macrocell23   1250   1250  1602335  RISE       1
\UART:BUART:tx_parity_bit\/main_4  macrocell25   5259   6509  1614981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1614992p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6498
-------------------------------------   ---- 
End-of-path arrival time (ps)           6498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell23   1250   1250  1602335  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell27   5248   6498  1614992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1614992p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6498
-------------------------------------   ---- 
End-of-path arrival time (ps)           6498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell23   1250   1250  1602335  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell28   5248   6498  1614992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1615069p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6421
-------------------------------------   ---- 
End-of-path arrival time (ps)           6421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell28   1250   1250  1601346  RISE       1
\UART:BUART:txn\/main_4    macrocell31   5171   6421  1615069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1615139p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6351
-------------------------------------   ---- 
End-of-path arrival time (ps)           6351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell27   1250   1250  1600852  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell26   5101   6351  1615139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_count7_bit8_wire\/main_1
Capture Clock  : \UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1615262p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6228
-------------------------------------   ---- 
End-of-path arrival time (ps)           6228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell15   1250   1250  1608263  RISE       1
\UART:BUART:rx_count7_bit8_wire\/main_1  macrocell8    4978   6228  1615262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1615285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6205
-------------------------------------   ---- 
End-of-path arrival time (ps)           6205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell6    1250   1250  1609419  RISE       1
\UART:BUART:rx_state_0\/main_0      macrocell15   4955   6205  1615285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1615285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6205
-------------------------------------   ---- 
End-of-path arrival time (ps)           6205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell6    1250   1250  1609419  RISE       1
\UART:BUART:rx_state_3\/main_0      macrocell17   4955   6205  1615285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1615285p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6205
-------------------------------------   ---- 
End-of-path arrival time (ps)           6205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell6    1250   1250  1609419  RISE       1
\UART:BUART:rx_status_3\/main_0     macrocell20   4955   6205  1615285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:pollcount_0\/main_3
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1615354p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1609697  RISE       1
\UART:BUART:pollcount_0\/main_3        macrocell3    4026   6136  1615354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell3          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_0\/main_1
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1615361p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1609701  RISE       1
\UART:BUART:pollcount_0\/main_1        macrocell3    4019   6129  1615361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell3          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:pollcount_1\/main_1
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1615361p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6129
-------------------------------------   ---- 
End-of-path arrival time (ps)           6129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1609701  RISE       1
\UART:BUART:pollcount_1\/main_1        macrocell4    4019   6129  1615361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell4          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1615633p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5857
-------------------------------------   ---- 
End-of-path arrival time (ps)           5857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell28   1250   1250  1601346  RISE       1
\UART:BUART:tx_state_0\/main_3  macrocell26   4607   5857  1615633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1615860p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell6    1250   1250  1609419  RISE       1
\UART:BUART:rx_load_fifo\/main_0    macrocell11   4380   5630  1615860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1615860p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell6    1250   1250  1609419  RISE       1
\UART:BUART:rx_state_2\/main_0      macrocell16   4380   5630  1615860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1615860p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5630
-------------------------------------   ---- 
End-of-path arrival time (ps)           5630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q      macrocell6    1250   1250  1609419  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell18   4380   5630  1615860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/tc
Path End       : \UART:BUART:rx_count7_bit8_wire\/main_4
Capture Clock  : \UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1615981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5509
-------------------------------------   ---- 
End-of-path arrival time (ps)           5509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/tc         count7cell    2580   2580  1615981  RISE       1
\UART:BUART:rx_count7_bit8_wire\/main_4  macrocell8    2929   5509  1615981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1616050p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5440
-------------------------------------   ---- 
End-of-path arrival time (ps)           5440
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell26   1250   1250  1602351  RISE       1
\UART:BUART:txn\/main_2    macrocell31   4190   5440  1616050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1616061p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell23   1250   1250  1602335  RISE       1
\UART:BUART:txn\/main_5   macrocell31   4179   5429  1616061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_count7_bit8_wire\/q
Path End       : \UART:BUART:rx_bitclk_enable\/main_4
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1616156p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_count7_bit8_wire\/q    macrocell8    1250   1250  1608624  RISE       1
\UART:BUART:rx_bitclk_enable\/main_4  macrocell7    4084   5334  1616156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_count7_bit8_wire\/q
Path End       : \UART:BUART:rx_count7_bit8_wire\/main_5
Capture Clock  : \UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1616156p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5334
-------------------------------------   ---- 
End-of-path arrival time (ps)           5334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell8          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_count7_bit8_wire\/q       macrocell8    1250   1250  1608624  RISE       1
\UART:BUART:rx_count7_bit8_wire\/main_5  macrocell8    4084   5334  1616156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1616415p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell16   1250   1250  1610314  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell15   3825   5075  1616415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1616415p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell16   1250   1250  1610314  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell17   3825   5075  1616415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1616415p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell16   1250   1250  1610314  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell20   3825   5075  1616415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_count7_bit8_wire\/main_0
Capture Clock  : \UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1616417p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5073
-------------------------------------   ---- 
End-of-path arrival time (ps)           5073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_address_detected\/q       macrocell6    1250   1250  1609419  RISE       1
\UART:BUART:rx_count7_bit8_wire\/main_0  macrocell8    3823   5073  1616417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1616435p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  1608891  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell7    2945   5055  1616435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_3
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1616441p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  1609697  RISE       1
\UART:BUART:rx_bitclk_enable\/main_3   macrocell7    2939   5049  1616441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1616446p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  1609701  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell7    2934   5044  1616446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1616446p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5044
-------------------------------------   ---- 
End-of-path arrival time (ps)           5044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  1608923  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell7    2934   5044  1616446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1616459p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell17   1250   1250  1606118  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell15   3781   5031  1616459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1616459p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell17   1250   1250  1606118  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell17   3781   5031  1616459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1616459p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell17   1250   1250  1606118  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell20   3781   5031  1616459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1616621p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell23   1250   1250  1602335  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell26   3619   4869  1616621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 1616638p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4852
-------------------------------------   ---- 
End-of-path arrival time (ps)           4852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell26   1250   1250  1602351  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell26   3602   4852  1616638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell26         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_parity_bit\/main_5
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1616677p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q          macrocell16   1250   1250  1610314  RISE       1
\UART:BUART:rx_parity_bit\/main_5  macrocell12   3563   4813  1616677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_5
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1616677p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q                macrocell16   1250   1250  1610314  RISE       1
\UART:BUART:rx_parity_error_pre\/main_5  macrocell13   3563   4813  1616677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_2\/main_4
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 1616677p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell16   1250   1250  1610314  RISE       1
\UART:BUART:rx_status_2\/main_4  macrocell19   3563   4813  1616677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_parity_bit\/q
Path End       : \UART:BUART:txn\/main_7
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1616855p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_parity_bit\/q  macrocell25   1250   1250  1616855  RISE       1
\UART:BUART:txn\/main_7       macrocell31   3385   4635  1616855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_parity_bit\/main_1
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 1616944p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4546
-------------------------------------   ---- 
End-of-path arrival time (ps)           4546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q          macrocell27   1250   1250  1600852  RISE       1
\UART:BUART:tx_parity_bit\/main_1  macrocell25   3296   4546  1616944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1616993p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell27   1250   1250  1600852  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell27   3247   4497  1616993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1616993p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell27   1250   1250  1600852  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell28   3247   4497  1616993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:tx_parity_bit\/main_0
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 1617029p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q                 macrocell31   1250   1250  1617029  RISE       1
\UART:BUART:tx_parity_bit\/main_0  macrocell25   3211   4461  1617029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1617036p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1617036  RISE       1
\UART:BUART:rx_state_0\/main_6         macrocell15   2344   4454  1617036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1617036p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  1617036  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell17   2344   4454  1617036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1617038p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1617038  RISE       1
\UART:BUART:rx_state_0\/main_7         macrocell15   2342   4452  1617038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1617038p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  1617038  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell17   2342   4452  1617038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 1617152p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell15   1250   1250  1608263  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell15   3088   4338  1617152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 1617152p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell15   1250   1250  1608263  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell17   3088   4338  1617152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell17         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 1617152p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell15   1250   1250  1608263  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell20   3088   4338  1617152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell20         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_parity_bit\/main_1
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1617292p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q          macrocell15   1250   1250  1608263  RISE       1
\UART:BUART:rx_parity_bit\/main_1  macrocell12   2948   4198  1617292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_1
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1617292p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell15   1250   1250  1608263  RISE       1
\UART:BUART:rx_parity_error_pre\/main_1  macrocell13   2948   4198  1617292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_2\/main_1
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 1617292p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4198
-------------------------------------   ---- 
End-of-path arrival time (ps)           4198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell15   1250   1250  1608263  RISE       1
\UART:BUART:rx_status_2\/main_1  macrocell19   2948   4198  1617292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1617310p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell16   1250   1250  1610314  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell11   2930   4180  1617310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1617310p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell16   1250   1250  1610314  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell16   2930   4180  1617310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1617310p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell16   1250   1250  1610314  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell18   2930   4180  1617310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell18         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_count7_bit8_wire\/main_3
Capture Clock  : \UART:BUART:rx_count7_bit8_wire\/clock_0
Path slack     : 1617312p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell16         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_state_2\/q                macrocell16   1250   1250  1610314  RISE       1
\UART:BUART:rx_count7_bit8_wire\/main_3  macrocell8    2928   4178  1617312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_count7_bit8_wire\/clock_0                   macrocell8          0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1617437p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -1930
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1623070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5633
-------------------------------------   ---- 
End-of-path arrival time (ps)           5633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell11         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell11     1250   1250  1612119  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   4383   5633  1617437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_parity_bit\/main_3
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 1617440p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q          macrocell28   1250   1250  1601346  RISE       1
\UART:BUART:tx_parity_bit\/main_3  macrocell25   2800   4050  1617440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_0\/q
Path End       : \UART:BUART:pollcount_0\/main_6
Capture Clock  : \UART:BUART:pollcount_0\/clock_0
Path slack     : 1617462p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell3          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_0\/q       macrocell3    1250   1250  1607541  RISE       1
\UART:BUART:pollcount_0\/main_6  macrocell3    2778   4028  1617462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_0\/clock_0                           macrocell3          0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 1617467p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell28   1250   1250  1601346  RISE       1
\UART:BUART:tx_state_1\/main_2  macrocell27   2773   4023  1617467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell27         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 1617467p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell28   1250   1250  1601346  RISE       1
\UART:BUART:tx_state_2\/main_2  macrocell28   2773   4023  1617467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 1617618p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell7    1250   1250  1611889  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell11   2622   3872  1617618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell11         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1617618p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  1611889  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell16   2622   3872  1617618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_parity_bit\/q
Path End       : \UART:BUART:tx_parity_bit\/main_5
Capture Clock  : \UART:BUART:tx_parity_bit\/clock_0
Path slack     : 1617621p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:tx_parity_bit\/q       macrocell25   1250   1250  1616855  RISE       1
\UART:BUART:tx_parity_bit\/main_5  macrocell25   2619   3869  1617621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_parity_bit\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:pollcount_1\/q
Path End       : \UART:BUART:pollcount_1\/main_4
Capture Clock  : \UART:BUART:pollcount_1\/clock_0
Path slack     : 1617639p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell4          0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:pollcount_1\/q       macrocell4    1250   1250  1607702  RISE       1
\UART:BUART:pollcount_1\/main_4  macrocell4    2601   3851  1617639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:pollcount_1\/clock_0                           macrocell4          0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 1617923p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3567
-------------------------------------   ---- 
End-of-path arrival time (ps)           3567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_last\/q          macrocell10   1250   1250  1617923  RISE       1
\UART:BUART:rx_state_2\/main_6  macrocell16   2317   3567  1617923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell16         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_parity_bit\/q
Path End       : \UART:BUART:rx_parity_bit\/main_6
Capture Clock  : \UART:BUART:rx_parity_bit\/clock_0
Path slack     : 1617929p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_parity_bit\/q       macrocell12   1250   1250  1617929  RISE       1
\UART:BUART:rx_parity_bit\/main_6  macrocell12   2311   3561  1617929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell12         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_parity_bit\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_7
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1617929p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_bit\/clock_0                         macrocell12         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_parity_bit\/q             macrocell12   1250   1250  1617929  RISE       1
\UART:BUART:rx_parity_error_pre\/main_7  macrocell13   2311   3561  1617929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_parity_error_pre\/q
Path End       : \UART:BUART:rx_parity_error_pre\/main_6
Capture Clock  : \UART:BUART:rx_parity_error_pre\/clock_0
Path slack     : 1617943p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_parity_error_pre\/q       macrocell13   1250   1250  1617943  RISE       1
\UART:BUART:rx_parity_error_pre\/main_6  macrocell13   2297   3547  1617943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell13         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_parity_error_pre\/q
Path End       : \UART:BUART:rx_status_2\/main_5
Capture Clock  : \UART:BUART:rx_status_2\/clock_0
Path slack     : 1617943p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_parity_error_pre\/clock_0                   macrocell13         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:rx_parity_error_pre\/q  macrocell13   1250   1250  1617943  RISE       1
\UART:BUART:rx_status_2\/main_5     macrocell19   2297   3547  1617943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 1617956p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1621490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\UART:BUART:txn\/q       macrocell31   1250   1250  1617029  RISE       1
\UART:BUART:txn\/main_0  macrocell31   2284   3534  1617956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell31         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_2\/q
Path End       : \UART:BUART:sRX:RxSts\/status_2
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1619275p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1623430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_2\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_2\/q       macrocell19    1250   1250  1619275  RISE       1
\UART:BUART:sRX:RxSts\/status_2  statusicell1   2905   4155  1619275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 1619286p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   1625000
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             1623430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell20         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell20    1250   1250  1619286  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell1   2894   4144  1619286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

