/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [22:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [35:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  reg [5:0] celloutsig_0_4z;
  wire [19:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_8z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  reg [7:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [24:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [22:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = { celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z } + celloutsig_1_1z[11:8];
  assign celloutsig_0_6z = celloutsig_0_2z[25:6] + celloutsig_0_2z[33:14];
  assign celloutsig_0_10z[18:17] = celloutsig_0_4z[5:4] + celloutsig_0_0z[1:0];
  assign celloutsig_0_8z = { in_data[49], celloutsig_0_10z[18:17], celloutsig_0_4z[3] } + celloutsig_0_4z[4:1];
  assign celloutsig_0_11z = { celloutsig_0_6z[13:11], celloutsig_0_3z } + celloutsig_0_2z[8:2];
  assign celloutsig_0_12z = { celloutsig_0_2z[30:28], celloutsig_0_10z[18:17], celloutsig_0_4z[3] } + { celloutsig_0_8z[2:0], celloutsig_0_10z[18:17], celloutsig_0_4z[3] };
  assign celloutsig_1_2z = celloutsig_1_0z[7:3] + in_data[155:151];
  assign celloutsig_1_14z = { celloutsig_1_3z[5], celloutsig_1_6z, celloutsig_1_13z } + { celloutsig_1_0z[7:0], celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[14] ? in_data[83:80] : in_data[9:6];
  assign celloutsig_0_3z = celloutsig_0_0z[2] ? in_data[78:75] : { celloutsig_0_0z[3], 1'h0, celloutsig_0_0z[1], 1'h0 };
  assign celloutsig_1_0z = in_data[175] ? in_data[120:112] : in_data[140:132];
  assign celloutsig_1_1z = celloutsig_1_0z[0] ? in_data[186:162] : in_data[152:128];
  assign celloutsig_1_3z = celloutsig_1_2z[0] ? celloutsig_1_1z[23:18] : celloutsig_1_0z[8:3];
  assign celloutsig_1_4z = celloutsig_1_2z[2] ? in_data[180:172] : celloutsig_1_0z;
  assign celloutsig_1_5z = celloutsig_1_4z[0] ? in_data[152:145] : { celloutsig_1_3z[5:3], celloutsig_1_2z };
  assign celloutsig_1_9z = in_data[153] ? { celloutsig_1_1z[13:8], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z, 1'h1, celloutsig_1_3z[4:0] } : { in_data[133:119], celloutsig_1_5z };
  assign celloutsig_0_2z = celloutsig_0_0z[1] ? in_data[79:44] : { in_data[39:5], 1'h0 };
  assign celloutsig_1_11z = celloutsig_1_3z[4] ? { celloutsig_1_10z, celloutsig_1_3z[5], 1'h1, celloutsig_1_3z[3:0] } : { in_data[187:184], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_8z };
  assign celloutsig_1_13z = celloutsig_1_3z[5] ? celloutsig_1_9z[9:3] : celloutsig_1_5z[7:1];
  assign celloutsig_1_15z = in_data[169] ? celloutsig_1_5z[4:2] : celloutsig_1_1z[14:12];
  assign celloutsig_1_19z = { celloutsig_1_11z[6:5], celloutsig_1_3z, celloutsig_1_0z } != { celloutsig_1_17z[7:1], celloutsig_1_14z, celloutsig_1_7z };
  assign celloutsig_1_6z = { celloutsig_1_0z[5:0], celloutsig_1_2z } != celloutsig_1_1z[23:13];
  assign celloutsig_1_7z = celloutsig_1_1z[23:0] != { celloutsig_1_0z[6:0], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_4z[5:0], celloutsig_1_0z } != { in_data[165], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_8z = ~^ in_data[190:166];
  always_latch
    if (!clkin_data[64]) celloutsig_1_17z = 8'h00;
    else if (!clkin_data[32]) celloutsig_1_17z = { celloutsig_1_15z[2:1], celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_6z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_4z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_4z = { celloutsig_0_0z[1:0], celloutsig_0_0z };
  assign { celloutsig_0_10z[22:19], celloutsig_0_10z[16:10], celloutsig_0_10z[7:0] } = { celloutsig_0_6z[13:10], celloutsig_0_4z[3], 2'h0, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_8z };
  assign { out_data[131:128], out_data[96], out_data[38:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
