diff --git a/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp b/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp
--- a/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp
+++ b/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp
@@ -305,7 +305,17 @@ static void ComputePTXValueVTs(const TargetLowering &TLI, const DataLayout &DL,
                                Type *Ty, SmallVectorImpl<EVT> &ValueVTs,
                                SmallVectorImpl<uint64_t> &Offsets,
                                uint64_t StartingOffset = 0) {
+  // Special case for i256 - decompose to (i64, i64, i64, i64)
+  // NVPTX doesn't have native 256-bit registers, so we need to decompose
+  // into 64-bit parts for parameter passing.
+  if (Ty->isIntegerTy(256)) {
+    ValueVTs.append({MVT::i64, MVT::i64, MVT::i64, MVT::i64});
+    Offsets.append({StartingOffset + 0, StartingOffset + 8,
+                    StartingOffset + 16, StartingOffset + 24});
+    return;
+  }
+
   SmallVector<EVT, 16> TempVTs;
   SmallVector<uint64_t, 16> TempOffsets;
   ComputeValueVTs(TLI, DL, Ty, TempVTs, /*MemVTs=*/nullptr, &TempOffsets,
                   StartingOffset);
