
---------- Begin Simulation Statistics ----------
final_tick                               1170511639000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 497914                       # Simulator instruction rate (inst/s)
host_mem_usage                                4558716                       # Number of bytes of host memory used
host_op_rate                                   757382                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2610.89                       # Real time elapsed on the host
host_tick_rate                               39967868                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000004                       # Number of instructions simulated
sim_ops                                    1977442458                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.104352                       # Number of seconds simulated
sim_ticks                                104351830000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       373798                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        743938                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        68828                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12491482                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      8191917                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      8221709                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        29792                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12650670                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS         82803                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         6662                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       402610337                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      200086118                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        68837                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         12093471                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     27119130                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3607903                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    378875935                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    208188448                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.819870                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.796148                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    108726750     52.23%     52.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     42313296     20.32%     72.55% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      2484601      1.19%     73.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     11803679      5.67%     79.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8534151      4.10%     83.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1520198      0.73%     84.24% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2314735      1.11%     85.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3371908      1.62%     86.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     27119130     13.03%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    208188448                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           936085                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        63846                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       378159237                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107274544                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        75958      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    232487734     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       101440      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        38646      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        50612      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        58968      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       173446      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       129236      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp           37      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       193257      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv        25397      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        13100      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    107077159     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     38252946     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       197385      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          614      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    378875935                       # Class of committed instruction
system.switch_cpus_1.commit.refs            145528104                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           378875935                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.834815                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.834815                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    148382751                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    383503463                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10337835                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        32568693                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        72122                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     17339853                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107798617                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                1321                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          38317143                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               11461                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          12650670                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        19544428                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           189051326                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         9127                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            253550504                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        144244                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.060615                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     19577751                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8274720                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.214883                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    208701264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.845448                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.118674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      146384474     70.14%     70.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        4233286      2.03%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2374402      1.14%     73.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4913955      2.35%     75.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        7920943      3.80%     79.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1213521      0.58%     80.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1756394      0.84%     80.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6100618      2.92%     83.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33803671     16.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    208701264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         1890639                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         947468                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  2396                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        88336                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       12196658                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.826003                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          146156802                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         38317122                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        813207                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107923988                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          410                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          495                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     38394677                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    382483542                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    107839680                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       136734                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    381093590                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        20574                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     29003104                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        72122                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     29042145                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        10336                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7022702                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1607                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3594                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           31                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       649420                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       141108                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3594                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        57026                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        31310                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       640212338                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           380908702                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497804                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       318700416                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.825117                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            380955875                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      773990973                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     329383747                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.197871                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.197871                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        90055      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    233974541     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       103550      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        49889      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          274      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        66440      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        61661      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       183197      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       198880      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp           47      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       227591      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv        32895      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        15632      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    107602731     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38319716     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       302242      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          986      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    381230327                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1206970                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      2404478                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1170007                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1781795                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           1954578                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005127                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        206627     10.57%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            6      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            1      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         2869      0.15%     10.72% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.72% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.72% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt         6705      0.34%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1736410     88.84%     99.90% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         1862      0.10%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           82      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           16      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    381887880                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    970784899                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    379738695                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    384312773                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        382482323                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       381230327                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1219                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3607524                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        72884                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1219                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5925942                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    208701264                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.826680                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.143799                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     96917543     46.44%     46.44% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15281002      7.32%     53.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     26196588     12.55%     66.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22313328     10.69%     77.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     19125232      9.16%     86.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12465821      5.97%     92.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      9360048      4.48%     96.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4707772      2.26%     98.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2333930      1.12%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    208701264                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.826659                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          19544438                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  26                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5208829                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      6906034                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107923988                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     38394677                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     170750335                       # number of misc regfile reads
system.switch_cpus_1.numCycles              208703660                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      31587715                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    527844134                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2072720                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       17743154                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     32016106                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1631812                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1356253756                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    383045910                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    533358264                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        42451774                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     76745184                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        72122                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    116846490                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5514002                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2314499                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    777240733                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       101614070                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          563553156                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         765484834                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1494364                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        82407                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2984856                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          82407                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1325180                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       255855                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2649024                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         255855                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3514                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       370462                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3327                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            366634                       # Transaction distribution
system.membus.trans_dist::ReadExResp           366634                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3514                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1114086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1114086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1114086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     47399040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     47399040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                47399040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            370149                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  370149    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              370149                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2349489000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1993045250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1170511639000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1170511639000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            767996                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1448537                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           65                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1019951                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3873                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3873                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722496                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722495                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        767996                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4479025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4479220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         8320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    141876352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              141884672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          978062                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46217280                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2472427                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.033334                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.179507                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2390011     96.67%     96.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  82416      3.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2472427                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2218885000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2237575500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             97500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       166638                       # number of demand (read+write) hits
system.l2.demand_hits::total                   166638                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       166638                       # number of overall hits
system.l2.overall_hits::total                  166638                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           65                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1323789                       # number of demand (read+write) misses
system.l2.demand_misses::total                1323854                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           65                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1323789                       # number of overall misses
system.l2.overall_misses::total               1323854                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      7633000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  64285564000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      64293197000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      7633000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  64285564000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     64293197000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           65                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1490427                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1490492                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           65                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1490427                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1490492                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.888194                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.888199                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.888194                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.888199                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 117430.769231                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 48561.790436                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 48565.171839                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 117430.769231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 48561.790436                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 48565.171839                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              722143                       # number of writebacks
system.l2.writebacks::total                    722143                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           65                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1323789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1323854                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           65                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1323789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1323854                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      6983000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  51047684000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  51054667000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      6983000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  51047684000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  51054667000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.888194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.888199                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.888194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.888199                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 107430.769231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 38561.797990                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 38565.179393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 107430.769231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 38561.797990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 38565.179393                       # average overall mshr miss latency
system.l2.replacements                         722208                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726392                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726392                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726392                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726392                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           65                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               65                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           65                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           65                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       601650                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        601650                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2560                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2560                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         1313                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1313                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3873                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3873                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.339014                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.339014                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         1313                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1313                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     21797500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     21797500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.339014                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.339014                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16601.294745                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16601.294745                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1690                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1690                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       720806                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              720806                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  46806632000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   46806632000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       722496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.997661                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997661                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 64936.518286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 64936.518286                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       720806                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         720806                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  39598582000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39598582000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.997661                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997661                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 54936.532160                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 54936.532160                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       164948                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             164948                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           65                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       602983                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           603048                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      7633000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  17478932000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17486565000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           65                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       767931                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         767996                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.785205                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.785223                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 117430.769231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28987.437457                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28996.970390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           65                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       602983                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       603048                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      6983000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  11449102000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11456085000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.785205                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.785223                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 107430.769231                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18987.437457                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18996.970390                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.399953                       # Cycle average of tags in use
system.l2.tags.total_refs                     1721105                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730553                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.355893                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4095.399953                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999854                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999854                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          526                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3475                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24605233                       # Number of tag accesses
system.l2.tags.data_accesses                 24605233                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data       953705                       # number of demand (read+write) hits
system.l3.demand_hits::total                   953705                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data       953705                       # number of overall hits
system.l3.overall_hits::total                  953705                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           65                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       370083                       # number of demand (read+write) misses
system.l3.demand_misses::total                 370148                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           65                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       370083                       # number of overall misses
system.l3.overall_misses::total                370148                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      6588500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  31045610500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      31052199000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      6588500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  31045610500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     31052199000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           65                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1323788                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1323853                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           65                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1323788                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1323853                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.279564                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.279599                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.279564                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.279599                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 101361.538462                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 83888.237233                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 83891.305640                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 101361.538462                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 83888.237233                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 83891.305640                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              370462                       # number of writebacks
system.l3.writebacks::total                    370462                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           65                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       370083                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            370148                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           65                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       370083                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           370148                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      5938500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  27344780500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  27350719000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      5938500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  27344780500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  27350719000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.279564                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.279599                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.279564                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.279599                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 91361.538462                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 73888.237233                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 73891.305640                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 91361.538462                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 73888.237233                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 73891.305640                       # average overall mshr miss latency
system.l3.replacements                         629232                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       722143                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           722143                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       722143                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       722143                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          410                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           410                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         1312                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 1312                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data            1                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         1313                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             1313                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000762                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000762                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data            1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total        19500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000762                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000762                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data        19500                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data       354171                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                354171                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       366634                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              366634                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  30721507000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   30721507000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       720805                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            720805                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.508645                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.508645                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83793.393411                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 83793.393411                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       366634                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         366634                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  27055167000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  27055167000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.508645                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.508645                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73793.393411                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 73793.393411                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       599534                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             599534                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           65                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data         3449                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total             3514                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      6588500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data    324103500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total    330692000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           65                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       602983                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         603048                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.005720                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.005827                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 101361.538462                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 93970.281241                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 94107.000569                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           65                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data         3449                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total         3514                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5938500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data    289613500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total    295552000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.005720                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.005827                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 91361.538462                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 83970.281241                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 84107.000569                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l3.tags.total_refs                     6786330                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    645616                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     10.511403                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    3058.880899                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      1878.480579                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1405.431826                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     1.654335                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 10039.552360                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.186699                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.114653                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.085781                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000101                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.612766                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          748                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         4623                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         7101                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         3821                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  43013616                       # Number of tag accesses
system.l3.tags.data_accesses                 43013616                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            603048                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1092605                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          860485                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            1313                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           1313                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           720805                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          720805                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        603048                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3974190                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    130943744                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          629232                       # Total snoops (count)
system.tol3bus.snoopTraffic                  23709568                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1954398                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.130912                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.337305                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1698543     86.91%     86.91% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 255855     13.09%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1954398                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2046655000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1986436000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             1.9                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     23685312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           23689472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23709568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23709568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           65                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       370083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              370148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       370462                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             370462                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        39865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    226975531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             227015396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        39865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            39865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      227207975                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            227207975                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      227207975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        39865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    226975531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            454223371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    370462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        65.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    369871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004881864500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21283                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21283                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1118388                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             349604                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      370148                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     370462                       # Number of write requests accepted
system.mem_ctrls.readBursts                    370148                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   370462                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    212                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             23187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             29034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             21735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            30414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            23175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             20485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             26021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             21320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            30071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22108                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5187410750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1849680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12123710750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14022.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32772.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   243792                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  261333                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                370148                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               370462                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  368578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  20438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       235244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    201.423271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.167578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.832911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       133239     56.64%     56.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        40477     17.21%     73.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        20636      8.77%     82.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12519      5.32%     87.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7802      3.32%     91.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6029      2.56%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4711      2.00%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4094      1.74%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5737      2.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       235244                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.381478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     21.188238                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          20916     98.28%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          252      1.18%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           72      0.34%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           22      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           11      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21283                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.405253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.356344                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.319572                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8697     40.86%     40.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              300      1.41%     42.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8574     40.29%     82.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2878     13.52%     96.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              555      2.61%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              164      0.77%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               68      0.32%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               26      0.12%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21283                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               23675904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23707904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                23689472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23709568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       226.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       227.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    227.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    227.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  104361918000                       # Total gap between requests
system.mem_ctrls.avgGap                     140913.46                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     23671744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23707904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 39865.137008138714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 226845509.082111924887                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 227192029.119182646275                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           65                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       370083                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       370462                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      3253000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  12120457750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2506325749750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     50046.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     32750.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6765405.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            891693180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            473938575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1326476340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          972496440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8237405280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33423012480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11925408000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57250430295                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        548.628906                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  30436919250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3484520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  70430390750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            787970400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            418812405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1314866700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          961179480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8237405280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33598012740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11778039360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        57096286365                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        547.151750                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  30113550500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3484520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70753759500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382794027                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165825                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     19544340                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1471504192                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382794027                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165825                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     19544340                       # number of overall hits
system.cpu.icache.overall_hits::total      1471504192                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1875                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           88                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1963                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1875                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           88                       # number of overall misses
system.cpu.icache.overall_misses::total          1963                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      9735500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      9735500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      9735500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      9735500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165825                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     19544428                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1471506155                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165825                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     19544428                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1471506155                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 110630.681818                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  4959.500764                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 110630.681818                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  4959.500764                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1428                       # number of writebacks
system.cpu.icache.writebacks::total              1428                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           23                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           23                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           65                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           65                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           65                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           65                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      7731000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7731000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      7731000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7731000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 118938.461538                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 118938.461538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 118938.461538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 118938.461538                       # average overall mshr miss latency
system.cpu.icache.replacements                   1428                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382794027                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165825                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     19544340                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1471504192                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1875                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           88                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1963                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      9735500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      9735500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     19544428                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1471506155                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 110630.681818                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  4959.500764                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           23                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           65                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      7731000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7731000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 118938.461538                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 118938.461538                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.991285                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1471506132                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1940                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          758508.315464                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.961894                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     5.029391                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990160                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.009823                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       11772051180                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      11772051180                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572869926                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28812711                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    136599650                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        738282287                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572869926                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28812711                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    136599650                       # number of overall hits
system.cpu.dcache.overall_hits::total       738282287                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6119819                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       312322                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2428719                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8860860                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6119819                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       312322                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2428719                       # number of overall misses
system.cpu.dcache.overall_misses::total       8860860                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  15358283000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  84928423353                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 100286706353                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  15358283000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  84928423353                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 100286706353                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989745                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125033                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    139028369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    747143147                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989745                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125033                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    139028369                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    747143147                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010570                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010723                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017469                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011860                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010570                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010723                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017469                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011860                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 49174.515404                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 34968.402418                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11317.942768                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 49174.515404                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 34968.402418                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11317.942768                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       233979                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          301                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             11768                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.882648                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    75.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3768491                       # number of writebacks
system.cpu.dcache.writebacks::total           3768491                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       935346                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       935346                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       935346                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       935346                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       312322                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1493373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1805695                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       312322                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1493373                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1805695                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  15045961000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  68369839353                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  83415800353                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  15045961000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  68369839353                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  83415800353                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010723                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010741                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002417                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010723                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010741                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002417                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 48174.515404                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 45782.158478                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46195.952447                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 48174.515404                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 45782.158478                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46195.952447                       # average overall mshr miss latency
system.cpu.dcache.replacements                7902608                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423196343                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21304849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     99072477                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       543573669                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3224303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       165550                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1702350                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5092203                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4447797000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  36210867500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40658664500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    100774827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    548665872                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007561                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.016893                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009281                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26866.789490                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21271.106118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7984.494039                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       934419                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       934419                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       165550                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       767931                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       933481                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4282247000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  20378651500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24660898500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007711                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007620                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25866.789490                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26537.086665                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26418.211512                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149673583                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507862                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37527173                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      194708618                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2895516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146772                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       726369                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3768657                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  10910486000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  48717555853                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  59628041853                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569099                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654634                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     38253542                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    198477275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019174                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74336.290301                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 67069.982134                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15822.093083                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          927                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          927                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146772                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       725442                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       872214                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10763714000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  47991187853                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  58754901853                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019174                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018964                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73336.290301                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 66154.410488                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67362.942871                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993758                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           746209138                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7903120                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.419563                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   417.425267                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    48.954853                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    45.613638                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.815284                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.095615                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.089089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2996475708                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2996475708                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1170511639000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815094000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 217696545000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
