# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../counter_single_7segment.srcs/sources_1/new/counter_single_7segment.v" \
"../../../../counter_single_7segment.srcs/sources_1/new/oneshot.v" \
"../../../../counter_single_7segment.srcs/sim_1/new/seg_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
