[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of AT90CAN128-16AU production of MICROCOMMERCIALCOMPONENTS from the text:Features\n•High-performance, Low-power AVR® 8-bit Microcontroller\n•Advanced RISC Architecture\n– 133 Powerful Instructions – Mo st Single Clock Cycle Execution\n– 32 x 8 General Purpose Working Regist ers + Peripheral Control Registers\n– Fully Static Operation\n– Up to 16 MIPS Throughput at 16 MHz\n– On-chip 2-cycle Multiplier\n•Non volatile Program and Data Memories\n– 32K/64K/128K Bytes of In-System Re programmable Flash (AT90CAN32/64/128)\n• Endurance: 10,000 Write/Erase Cycles\n– Optional Boot Code Section with Independent Lock Bits\n• Selectable Boot Size: 1K Bytes, 2K Bytes, 4K Bytes or 8K Bytes\n• In-System Programming by On-C hip Boot Program (CAN, UART, ...)\n• True Read-While-Write Operation\n– 1K/2K/4K Bytes EEPROM (Endurance: 100,000 Write/Er ase Cycles) (A T90CAN32/ 64/128)\n– 2K/4K/4K Bytes Internal  SRAM (AT90CAN32/64/128)\n– Up to 64K Bytes Optional External Memory Space\n– Programming Lock fo r Software Security\n•JTAG (IEEE std. 1149.1 Compliant) Interface\n– Boundary-scan Capabilities According to the JTAG Standard\n– Programming Flash (Hardware ISP), EEPR OM, Lock & Fuse Bits\n– Extensive On-chip Debug Support\n•CAN Controller 2.0A & 2.0B  - ISO 16845 Certified (1)\n– 15 Full Message Objects with Separate Identifier Tags and Masks\n– Transmit, Receive, Automatic Reply and Frame Buffer Receive Modes– 1Mbits/s Maximum Transfer Rate at 8 MHz\n– Time stamping, TTC & Listening Mode (Spying or Autobaud)\n•Peripheral Features\n– Programmable Watchdog Timer with On-chip Oscillator\n– 8-bit Synchronous Timer/Counter-0 \n• 10-bit Prescaler\n• External Event Counter• Output Compare or 8-bit PWM Output\n– 8-bit Asynchronous Timer/Counter-2\n• 10-bit Prescaler\n• External Event Counter• Output Compare or 8-Bit PWM Output• 32Khz Oscillator for RTC Operation\n– Dual 16-bit Synchronous Timer/Counters-1 & 3 \n• 10-bit Prescaler\n• Input Capture with Noise Canceler• External Event Counter• 3-Output Compare or 16-Bit PWM Output• Output Compare Modulation \n– 8-channel, 10-bit SAR ADC\n• 8 Single-ended Channels\n• 7 Differential Channels• 2 Differential Channels With Programmable Gain at 1x, 10x, or 200x\n– On-chip Analog Comparator\n– Byte-oriented Two-wire Serial Interface\n– Dual Programmable Serial USART\n– Master/Slave SPI Serial Interface\n• Programming Flash (Hardware ISP)\n•Special Microcontroller Features\n– Power-on Reset and Programmable Brown-out Detection\n– Internal Calibrated RC Oscillator– 8 External Interrupt Sources\n– 5 Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down & Standby\n– Software Selectable Clock Frequency– Global Pull-up Disable\n•I/O and Packages\n– 53 Programmable I/O Lines\n– 64-lead TQFP and 64-lead QFN\n•Operating Voltages: 2.7 - 5.5V\n•Operating temperature: Industrial (-40°C to +85°C)\n•Maximum Frequency: 8 MHz at 2.7V, 16 MHz at 4.5V\nNote: 1. Details on section 19.4.3 on page 242 . Rev. 7679HS–CAN–08/088-bit  \nMicrocontroller with32K/64K/128K Bytes ofISP Flashand\nCAN Controller\nAT90CAN32AT90CAN64AT90CAN128\nSummary\n\n2\n7679HS–CAN–08/08AT90CAN32/64/1281. Description\n1.1 Comparison Between AT90 CAN32, AT90CAN64 and AT90CAN128\nAT90CAN32, AT90CAN64 and AT90CAN128 are hardware and software compatible. They dif-\nfer only in memory sizes as shown in Table 1-1 .\n1.2 Part Description\nThe AT90CAN32/64/128 is a low-power CMOS 8-bit microcontroller based on the AVR\nenhanced RISC architecture. By executing powerful instructions in a single clock cycle, theAT90CAN32/64/128 achieves throughputs approaching 1 MIPS per MHz allowing the system\ndesigner to optimize power consum ption versus processing speed.\nThe AVR core combines a rich instruction set with 32 general purpose working registers. All 32\nregisters are directly connected to the Arit hmetic Logic Unit (ALU), allowing two independent\nregisters to be accessed in one single instruction executed  in one clock cycle. The resulting\narchitecture is more code efficient while achiev ing throughputs up to ten times faster than con-\nventional CISC microcontrollers.\nThe AT90CAN32/64/128 provides the following fe atures: 32K/64K/128K bytes of In-System Pro-\ngrammable Flash with Read-Wh ile-Write capabilities, 1K/2K/ 4K bytes EEPROM, 2K/4K/4K\nbytes SRAM, 53 general purpose I/O lines, 32 general purpose working registers, a CAN con-\ntroller, Real Time Coun ter (RTC), four flexible Timer/Coun ters with compare modes and PWM, 2\nUSARTs, a byte oriented Two-wire Serial Interface,  an 8-channel 10-bit ADC with optional differ-\nential input stage with programmable gain, a programmable Watchdog Timer with Internal\nOscillator, an SPI serial port, IE EE std. 1149.1 compliant JTAG test interface, also used for\naccessing the On-chip Debug system and programmi ng and five software  selectable power sav-\ning modes. \nThe Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI/CAN ports and\ninterrupt system to continue f unctioning. The Power-down mode saves the register contents but\nfreezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware\nReset. In Power-save mode, the asynchronous timer continues to run, allowing the user to main-\ntain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops\nthe CPU and all I/O modules except Asynchronous  Timer and ADC, to minimize switching noise\nduring ADC conversions. In Stan dby mode, the Crystal/ Resonator Oscillator is  running while the\nrest of the device is sleeping.  This allows very fast star t-up combined with low power\nconsumption. \nThe device is manufactured using Atmel’s high- density nonvolatile memo ry technology. The On-\nchip ISP Flash allows the prog ram memory to be reprogrammed in -system through an SPI serial\ninterface, by a conventional nonvolatile memory programmer, or by an On-chip Boot programrunning on the AVR core. The boot program can use any interface to download the application\nprogram in the applicatio n Flash memory. Software in the Boot  Flash section will continue to run\nwhile the Application Flash section is updated, providing true Read-While-Write operation. ByTable 1-1. Memory Size Summary\nDevice Flash EEPROM RAM\nAT90CAN32 32K Bytes 1K Byte 2K BytesAT90CAN64 64K Bytes 2K Bytes 4K Bytes\nAT90CAN128 128K Bytes 4K Byte 4K Bytes\n3\n7679HS–CAN–08/08AT90CAN32/64/128\ncombining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip,\nthe Atmel AT90CAN32/64/128 is a powerful microcont roller that provides a highly flexible and\ncost effective solution to many  embedded control applications.\nThe AT90CAN32/64/128 AVR is supported with a fu ll suite of program and system development\ntools including: C compilers, ma cro assemblers, program debugger/simulators, in-circuit emula-\ntors, and evaluation kits.\n1.3 Disclaimer \nTypical values contained in th is datasheet are based on simula tions and characterization of\nother AVR microcontrollers manufactured on th e same process technology. Min and Max values\nwill be available after the device is characterized.\n4\n7679HS–CAN–08/08AT90CAN32/64/1281.4 Block Diagram\nFigure 1-1. Block Diagram\nPROGRAM\nCOUNTERSTACK\nPOINTER\nPROGRAM\nFLASHMCU CONTROL\nREGISTERSRAM\nGENERAL\nPURPOSE\nREGISTERSINSTRUCTION\nREGISTERTIMER/\nCOUNTERS\nINSTRUCTION\nDECODER\nDATA DIR.\nREG. PORTBDATA DIR.\nREG. PORTEDATA DIR.\nREG. PORTA\nDATA DIR.\nREG. PORTDDATA REGISTER\nPORTBDATA REGISTER\nPORTEDATA REGISTER\nPORTA\nDATA REGISTER\nPORTDINTERRUPT\nUNIT\nEEPROM\nSPI USART0STATUS\nREGISTERZYX\nALU\nPORTB DRIVERS PORTE DRIVERSPORTA DRIVERS PORTF DRIVERS\nPORTD DRIVERSPORTC DRIVERS\nPB7 - PB0 PE7 - PE0PA7 - PA0 PF7 - PF0\nRESET\nVCC\nAGNDGND\nAREF\nXTAL1\nXTAL2\nCONTROL\nLINES\n+-\nANALOG\nCOMPARATORPC7 - PC0\nINTERNAL\nOSCILLATOR\nWATCHDOG\nTIMER8-BIT DATA BUS\nAVCC\nUSART1TIMING AND\nCONTROLOSCILLATOR\nOSCILLATORCALIB. OSCDATA DIR.\nREG. PORTCDATA REGISTER\nPORTC\nON-CHIP DEBUGJTAG TAP\nPROGRAMMING\nLOGICBOUNDARY- \nSCANDATA DIR.\nREG. PORTFDATA REGISTER\nPORTF\nADCPOR - BOD\nRESET\nPD7 - PD0DATA DIR.\nREG. PORTGDATA REG.\nPORTG\nPORTG DRIVERS\nPG4 - PG0TWO-WIRE SERIAL\nINTERFACECAN\x1f\n CONTROLLER\n5\n7679HS–CAN–08/08AT90CAN32/64/128\n1.5 Pin Configurations\nFigure 1-2. Pinout AT90CAN32/64/128 - TQFP \nPC0 (A8)  VCCGNDPF0 (ADC0)\nPF7 (ADC7 / TDI) PF1 (ADC1)\nPF2 (ADC2)\nPF3 (ADC3)\nPF4 (ADC4 / TCK)\nPF5 (ADC5 / TMS) \nPF6 (ADC6 / TDO)AREFGNDAVCC 17\n61\n6018\n5920\n5819\n21\n5722\n5623\n5524\n5425\n5326\n5227\n512928\n50\n49 323130(RXD0 / PDI) PE0\n(TXD0 / PDO) PE1\n(XCK0 / AIN0) PE2\n (OC3A / AIN1) PE3\n(OC3B / INT4) PE4\n (OC3C / INT5) PE5\n(T3 / INT6) PE6\n(ICP3 / INT7) PE7\n(SS) PB0\n(SCK) PB1\n (MOSI) PB2\n(MISO) PB3\n(OC2A) PB4\n (OC0A / OC1C) PB7\n(TOSC2  ) PG3(OC1B) PB6\n(TOSC1  ) PG4(OC1A) PB5PC1 (A9) (T0) PD7PC2 (A10)PC3 (A11)PC4 (A12)PC5 (A13)PC6 (A14)PC7 (A15 / CLKO)PA7 (AD7)\nPG2 (ALE)PA6 (AD6)PA5 (AD5)PA4 (AD4)PA3 (AD3)PA0 (AD0) \nPA1 (AD1)\nPA2 (AD2) (RXCAN / T1) PD6(TXCAN / XCK1) PD5 (ICP1) PD4 (TXD1 / INT3) PD3 (RXD1 / INT2) PD2 (SDA / INT1) PD1 (SCL / INT0) PD0XTAL1XTAL2RESET\nGNDVCCPG1 (RD)\nPG0 (WR)2\n3 1\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n1615\n64\n63\n62\n47\n46 48\n45\n44\n43\n42\n41\n40\n39\n38\n37\n36\n35\n3334(2)\n(2)\nNC = Do not connect (May be used in future devices)(1) \nTimer2 Oscillator(2) NC(1) \n(64-lead TQFP top view)INDEX CORNER\n6\n7679HS–CAN–08/08AT90CAN32/64/128Figure 1-3. Pinout AT90CAN32/64/128 - QFN \nNote: The large center pad underneath the QFN package is made of metal and internally connected to \nGND. It should be soldered or glued to the boar d to ensure good mechanical stability. If the center \npad is left unconnected, the package might loosen from the board.\n1.6 Pin Descriptions\n1.6.1 VCC\nDigital supply voltage.\n1.6.2 GND\nGround.NC = Do not connect (May be used in future devices)(1) \nTimer2 Oscillator(2) PC0 (A8)  VCCGNDPF0 (ADC0)\nPF7 (ADC7 / TDI) PF1 (ADC1)\nPF2 (ADC2)PF3 (ADC3)PF4 (ADC4 / TCK)PF5 (ADC5 / TMS) PF6 (ADC6 / TDO)AREFGNDAVCC\n(RXD0 / PDI) PE0\n(TXD0 / PDO) PE1\n(XCK0 / AIN0) PE2\n (OC3A / AIN1) PE3\n(OC3B / INT4) PE4\n (OC3C / INT5) PE5\n(T3 / INT6) PE6\n(ICP3 / INT7) PE7\n(SS) PB0\n(SCK) PB1\n (MOSI) PB2\n(MISO) PB3\n(OC2A) PB4\n (OC0A / OC1C) PB7\n(TOSC2  ) PG3(OC1B) PB6\n(TOSC1  ) PG4(OC1A) PB5PC1 (A9) (T0) PD7PC2 (A10)PC3 (A11)PC4 (A12)PC5 (A13)PC6 (A14)PC7 (A15 / CLKO)PA7 (AD7)\nPG2 (ALE)PA6 (AD6)PA5 (AD5)PA4 (AD4)PA3 (AD3)PA0 (AD0) \nPA1 (AD1)\nPA2 (AD2) (RXCAN / T1) PD6(TXCAN / XCK1) PD5 (ICP1) PD4 (TXD1 / INT3) PD3 (RXD1 / INT2) PD2 (SDA / INT1) PD1 (SCL / INT0) PD0XTAL1XTAL2RESET\nGNDVCCPG1 (RD)\nPG0 (WR)2\n3 1\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n16 331547\n46 48\n45\n4443\n42\n41\n40\n3938\n37\n36\n35\n34(2)\n(2)NC(1) \n17\n18\n2019\n21\n22\n23\n24\n25\n26\n27\n2928\n32313052\n51\n50\n4964\n63\n62\n5361\n60\n59\n58\n57\n56\n55\n54\n(64-lead QFN top view)INDEX CORNER\n7\n7679HS–CAN–08/08AT90CAN32/64/128\n1.6.3 Port A (PA7..PA0)\nPort A is an 8-bit bi-directional I/O port with inte rnal pull-up resistors (selected for each bit). The\nPort A output buffers have symmetrical drive characteristics with both high sink and source\ncapability. As inputs, Port A pins  that are externally pulled low will source current if the pull-up\nresistors are activated. The Port A pins are tri-stated when a reset condition becomes active,\neven if the clock is not running.\nPort A also serves the functions  of various special features of  the AT90CAN32/64/128 as listed\non page 74 .\n1.6.4 Port B (PB7..PB0)\nPort B is an 8-bit bi-directional I/O port with inte rnal pull-up resistors (selected for each bit). The\nPort B output buffers have symmetrical drive characteristics with both high sink and source\ncapability. As inputs, Port B pins  that are externally pulled low will source current if the pull-up\nresistors are activated. The Port B pins are tri-stated when a reset condition becomes active,\neven if the clock is not running.\nPort B also serves the functions  of various special features of  the AT90CAN32/64/128 as listed\non page 76 .\n1.6.5 Port C (PC7..PC0)\nPort C is an 8-bit bi-directional I/O port with inte rnal pull-up resistors (selected for each bit). The\nPort C output buffers have symmetrical drive c haracteristics with bot h high sink and source\ncapability. As inputs, Port C pins that are exte rnally pulled low will source current if the pull-up\nresistors are activated. The Port C pins are tri-stated when a reset condition becomes active,\neven if the clock is not running.\nPort C also serves the functions of special features of the AT90CAN32/64/128 as listed on page\n78.\n1.6.6 Port D (PD7..PD0)\nPort D is an 8-bit bi-directional I/O port with inte rnal pull-up resistors (selected for each bit). The\nPort D output buffers have symmetrical drive c haracteristics with bot h high sink and source\ncapability. As inputs, Port D pins that are exte rnally pulled low will source current if the pull-up\nresistors are activated. The Port D pins are tri-stated when a reset condition becomes active,\neven if the clock is not running.\nPort D also serves the functions of various spec ial features of the AT90CAN32/64/128 as listed\non page 80 . \n1.6.7 Port E (PE7..PE0)\nPort E is an 8-bit bi-directional I/O port with inte rnal pull-up resistors (selected for each bit). The\nPort E output buffers have symmetrical drive characteristics with both high sink and source\ncapability. As inputs, Port E pins  that are externally pulled low will source current if the pull-up\nresistors are activated. The Port E pins are tri-stated when a reset condition becomes active,\neven if the clock is not running.\nPort E also serves the functions  of various special features of  the AT90CAN32/64/128 as listed\non page 83 . \n1.6.8 Port F (PF7..PF0)\nPort F serves as the analog inputs to the A/D Converter.\n8\n7679HS–CAN–08/08AT90CAN32/64/128Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins\ncan provide internal pull-up resistors (selected for each bit). The Port F output buffers have sym-\nmetrical drive characteristics with both high sink  and source capa bility. As inputs, Port F pins\nthat are externally pulled low will source current if the pull-up resistors are ac tivated. The Port F\npins are tri-stated when a reset condition beco mes active, even if the clock is not running.\nPort F also serves the functions of the JTAG in terface. If the JTAG interface is enabled, the pull-\nup resistors on pins PF7(TDI), PF5(TMS), and PF 4(TCK) will be activated even if a reset occurs.\n1.6.9 Port G (PG4..PG0)\nPort G is a 5-bit I/O port with internal pull-up resistors (selected for eac h bit). The Port G output\nbuffers have symmetrical driv e characteristics with both hi gh sink and source capability. As\ninputs, Port G pins that are externally pulled lo w will source current if the pull-up resistors are\nactivated. The Port G pins are tr i-stated when a reset condition be comes active, even if the clock\nis not running.\nPort G also serves the functions of various sp ecial features of the AT90CAN32/64/128 as listed\non page 88 .\n1.6.10 RESET  \nReset input. A low level on this pin for longer than the minimum pulse length will generate a\nreset. The minimum pulse length is given in char acteristics. Shorter pulses are not guaranteed\nto generate a reset. Th e I/O ports of the AVR are immediately reset to their initial state even if\nthe clock is not running. The clock is need ed to reset the rest of the AT90CAN32/64/128.\n1.6.11 XTAL1\nInput to the inverting Oscillato r amplifier and input to the in ternal clock operating circuit.\n1.6.12 XTAL2\nOutput from the invert ing Oscillator amplifier.\n1.6.13 AVCC\nAVCC is the supply voltage pin for the A/D Converter on Port F. It should be externally con-\nnected to VCC, even if the ADC is not used. If the AD C is used, it should be connected to VCC\nthrough a low-pass filter. \n1.6.14 AREF\nThis is the analog reference pin for the A/D Converter.\n2. About Code Examples \nThis documentation contains simple code examples  that briefly show how to use various parts of\nthe device. These code examples assume that the part specific header file is included before\ncompilation. Be aware that not all C compiler vendors include bit definitions in the header files\nand interrupt handling in C is compiler dependent. Please confirm with the C compiler documen-tation for more details.\n9\n7679HS–CAN–08/08AT90CAN32/64/128\n3. Register Summary\nAddress Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Page\n(0xFF) Reserved\n(0xFE) Reserved\n(0xFD) Reserved\n(0xFC) Reserved\n(0xFB) Reserved\n(0xFA) CANMSG MSG 7 MSG 6 MSG 5 MSG 4 MSG 3 MSG 2 MSG 1 MSG 0 page 266\n(0xF9) CANSTMH TIMSTM15 TIMSTM14 TIMSTM13 TIMSTM12 TIMSTM11 TIMSTM10 TIMSTM9 TIMSTM8 page 266\n(0xF8) CANSTML TIMSTM7 TIMSTM6 TIMSTM5 TIMSTM4 TIMSTM3 TIMSTM2 TIMSTM1 TIMSTM0 page 266\n(0xF7) CANIDM1 IDMSK 28 IDMSK 27 IDMSK 26 IDMSK 25 IDMSK 24 IDMSK 23 IDMSK 22 IDMSK 21 page 265\n(0xF6) CANIDM2 IDMSK 20 IDMSK 19 IDMSK 18 IDMSK 17 IDMSK 16 IDMSK 15 IDMSK 14 IDMSK 13 page 265\n(0xF5) CANIDM3 IDMSK 12 IDMSK 11 IDMSK 10 IDMSK 9 IDMSK 8 IDMSK 7 IDMSK 6 IDMSK 5 page 265\n(0xF4) CANIDM4 IDMSK 4 IDMSK 3 IDMSK 2 IDMSK 1 IDMSK 0R T R M S K –I D E M S K page 265\n(0xF3) CANIDT1 IDT28 IDT27 IDT26 IDT25 IDT24 IDT23 IDT22 IDT21 page 263\n(0xF2) CANIDT2 IDT20 IDT19 IDT18 IDT17 IDT16 IDT15 IDT14 IDT13 page 263\n(0xF1) CANIDT3 IDT12 IDT11 IDT10 IDT9 IDT8 IDT7 IDT6 IDT5 page 263\n(0xF0) CANIDT4 IDT4 IDT3 IDT2 IDT1 IDT0 RTRTAG RB1TAG RB0TAG page 263\n(0xEF) CANCDMOB CONMOB1 CONMOB0 RPLV IDE DLC3 DLC2 DLC1 DLC0 page 262\n(0xEE) CANSTMOB DLCW TXOK RXOK BERR SERR CERR FERR AERR page 261\n(0xED) CANPAGE MOBNB3 MOBNB2 MOBNB1 MOBNB0 AINC INDX2 INDX1 INDX0 page 260\n(0xEC) CANHPMOB HPMOB3 HPMOB2 HPMOB1 HP MOB0 CGP3 CGP2 CGP1 CGP0 page 260\n(0xEB) CANREC REC7 REC6 REC5 REC4 REC3 REC2 REC1 REC0 page 260\n(0xEA) CANTEC TEC7 TEC6 TEC5 TEC4 TEC3 TEC2 TEC1 TEC0 page 260\n(0xE9) CANTTCH TIMTTC15 TIMTTC14 TIMTTC13 TIMTTC12 TIMTTC11 TIMTTC10 TIMTTC9 TIMTTC8 page 260\n(0xE8) CANTTCL TIMTTC7 TIMTTC6 TIMTTC5 TIMTTC4 TIMTTC3 TIMTTC2 TIMTTC1 TIMTTC0 page 260\n(0xE7) CANTIMH CANTIM15 CANTIM14 CANTIM13 CANTIM12 CANTIM11 CANTIM10 CANTIM9 CANTIM8 page 259\n(0xE6) CANTIML CANTIM7 CANTIM6 CANTIM5 CANTIM4 CANTIM3 CANTIM2 CANTIM1 CANTIM0 page 259\n(0xE5) CANTCON TPRSC7 TPRSC6 TPRSC5 TPRSC4 TPRSC3 TPRSC2 TRPSC1 TPRSC0 page 259\n(0xE4) CANBT3 – PHS22 PHS21 PHS20 PHS12 PHS11 PHS10 SMP page 258\n(0xE3) CANBT2 – SJW1 SJW0 – PRS2 PRS1 PRS0 – page 258\n(0xE2) CANBT1 – BRP5 BRP4 BRP3 BRP2 BRP1 BRP0 – page 257\n(0xE1) CANSIT1 – SIT14 SIT13 SIT12 SIT11 SIT10 SIT9 SIT8 page 257\n(0xE0) CANSIT2 SIT7 SIT6 SIT5 SIT4 SIT3 SIT2 SIT1 SIT0 page 257\n(0xDF) CANIE1 – IEMOB14 IEMOB13 IEMOB12 IEMOB11 IEMOB10 IEMOB9 IEMOB8 page 257\n(0xDE) CANIE2 IEMOB7 IEMOB6 IEMOB5 IEMOB4 IEMOB3 IEMOB2 IEMOB1 IEMOB0 page 257\n(0xDD) CANEN1 – ENMOB14 ENMOB13 ENMOB12 ENMOB11 ENMOB10 ENMOB9 ENMOB8 page 256\n(0xDC) CANEN2 ENMOB7 ENMOB6 ENMOB5 ENMOB4 ENMOB3 ENMOB2 ENMOB1 ENMOB0 page 256\n(0xDB) CANGIE ENIT ENBOFF ENRX ENTX ENERR ENBX ENERG ENOVRT page 255\n(0xDA) CANGIT CANIT BOFFIT OVRTIM BXOK SERG CERG FERG AERG page 254\n(0xD9) CANGSTA –O V R G – TXBSY RXBSY ENFG BOFF ERRP page 253\n(0xD8) CANGCON ABRQ OVRQ TTC SYNTTC LISTEN TEST ENA/STB SWRES page 252\n(0xD7) Reserved\n(0xD6) Reserved\n(0xD5) Reserved\n(0xD4) Reserved\n(0xD3) Reserved\n(0xD2) Reserved\n(0xD1) Reserved\n(0xD0) Reserved\n(0xCF) Reserved\n(0xCE) UDR1 UDR17 UDR16 UDR15 UDR14 UDR13 UDR12 UDR11 UDR10 page 195\n(0xCD) UBRR1H – – – – UBRR111 UBRR110 UBRR19 UBRR18 page 199\n(0xCC) UBRR1L UBRR17 UBRR16 UBRR15 UBRR14 UBRR13 UBRR12 UBRR11 UBRR10 page 199\n(0xCB) Reserved\n(0xCA) UCSR1C – UMSEL1 UPM11 UPM10 USBS1 UCSZ11 UCSZ10 UCPOL1 page 198\n(0xC9) UCSR1B RXCIE1 TXCIE1 UDRIE1 RXEN1 TXEN1 UCSZ12 RXB81 TXB81 page 197\n(0xC8) UCSR1A RXC1 TXC1 UDRE1 FE1 DOR1 UPE1 U2X1 MPCM1 page 195\n(0xC7) Reserved\n(0xC6) UDR0 UDR07 UDR06 UDR05 UDR04 UDR03 UDR02 UDR01 UDR00 page 195\n(0xC5) UBRR0H – – – – UBRR011 UBRR010 UBRR09 UBRR08 page 199\n(0xC4) UBRR0L UBRR07 UBRR06 UBRR05 UBRR04 UBRR03 UBRR02 UBRR01 UBRR00 page 199\n(0xC3) Reserved\n(0xC2) UCSR0C – UMSEL0 UPM01 UPM00 USBS0 UCSZ01 UCSZ00 UCPOL0 page 197\n(0xC1) UCSR0B RXCIE0 TXCIE0 UDRIE0 RXEN0 TXEN0 UCSZ02 RXB80 TXB80 page 196\n(0xC0) UCSR0A RXC0 TXC0 UDRE0 FE0 DOR0 UPE0 U2X0 MPCM0 page 195\n(0xBF) Reserved\n10\n7679HS–CAN–08/08AT90CAN32/64/128(0xBE) Reserved\n(0xBD) Reserved\n(0xBC) TWCR TWINT TWEA TWSTA TWSTO TWWC TWEN –T W I E page 212\n(0xBB) TWDR TWDR7 TWDR6 TWDR5 TWDR4 TWDR3 TWDR2 TWDR1 TWDR0 page 214\n(0xBA) TWAR TWAR6 TWAR5 TWAR4 TWAR3 TWAR2 TWAR1 TWAR0 TWGCE page 214\n(0xB9) TWSR TWS7 TWS6 TWS5 TWS4 TWS3 –T W P S 1 T W P S 0 page 213\n(0xB8) TWBR TWBR7 TWBR6 TWBR5 TWBR4 TWBR3 TWBR2 TWBR1 TWBR0 page 212\n(0xB7) Reserved\n(0xB6) ASSR – – – EXCLK AS2 TCN2UB OCR2UB TCR2UB page 160\n(0xB5) Reserved\n(0xB4) Reserved\n(0xB3) OCR2A OCR2A7 OCR2A6 OCR2A5 OCR2A4 OCR2A3 OCR2A2 OCR2A1 OCR2A0 page 159\n(0xB2) TCNT2 TCNT27 TCNT26 TCNT25 TCNT24 TCNT23 TCNT22 TCNT21 TCNT20 page 159\n(0xB1) Reserved\n(0xB0) TCCR2A FOC2A WGM20 COM2A1 COM2 A0 WGM21 CS22 CS21 CS20 page 164\n(0xAF) Reserved\n(0xAE) Reserved\n(0xAD) Reserved\n(0xAC) Reserved\n(0xAB) Reserved\n(0xAA) Reserved\n(0xA9) Reserved\n(0xA8) Reserved\n(0xA7) Reserved\n(0xA6) Reserved\n(0xA5) Reserved\n(0xA4) Reserved\n(0xA3) Reserved\n(0xA2) Reserved\n(0xA1) Reserved\n(0xA0) Reserved\n(0x9F) Reserved\n(0x9E) Reserved\n(0x9D) OCR3CH OCR3C15 OCR3C14 OCR3C13 OCR3C12 OCR3C11 OCR3C10 OCR3C9 OCR3C8 page 141\n(0x9C) OCR3CL OCR3C7 OCR3C6 OCR3C5 OCR3C4 OCR3C3 OCR3C2 OCR3C1 OCR3C0 page 141\n(0x9B) OCR3BH OCR3B15 OCR3B14 OCR3B13 OCR3B12 OCR3B11 OCR3B10 OCR3B9 OCR3B8 page 141\n(0x9A) OCR3BL OCR3B7 OCR3B6 OCR3B5 OCR3B4 OCR3B3 OCR3B2 OCR3B1 OCR3B0 page 141\n(0x99) OCR3AH OCR3A15 OCR3A14 OCR3A13 OCR3A12 OCR3A11 OCR3A10 OCR3A9 OCR3A8 page 141\n(0x98) OCR3AL OCR3A7 OCR3A6 OCR3A5 OCR3A4 OCR3A3 OCR3A2 OCR3A1 OCR3A0 page 141\n(0x97) ICR3H ICR315 ICR314 ICR313 ICR312 ICR311 ICR310 ICR39 ICR38 page 142\n(0x96) ICR3L ICR37 ICR36 ICR35 ICR34 ICR33 ICR32 ICR31 ICR30 page 142\n(0x95) TCNT3H TCNT315 TCNT314 TCNT313 TCNT312 TCNT311 TCNT310 TCNT39 TCNT38 page 140\n(0x94) TCNT3L TCNT37 TCNT36 TCNT35 TCNT34 TCNT33 TCNT32 TCNT31 TCNT30 page 140\n(0x93) Reserved\n(0x92) TCCR3C FOC3A FOC3B FOC3C – – – – page 140\n(0x91) TCCR3B ICNC3 ICES3 – WGM33 WGM32 CS32 CS31 CS30 page 138\n(0x90) TCCR3A COM3A1 COM3A0 COM3B1 COM3B0 COM3C1 COM3C0 WGM31 WGM30 page 135\n(0x8F) Reserved\n(0x8E) Reserved\n(0x8D) OCR1CH OCR1C15 OCR1C14 OCR1C13 OCR1C12 OCR1C11 OCR1C10 OCR1C9 OCR1C8 page 141\n(0x8C) OCR1CL OCR1C7 OCR1C6 OCR1C5 OCR1C4 OCR1C3 OCR1C2 OCR1C1 OCR1C0 page 141\n(0x8B) OCR1BH OCR1B15 OCR1B14 OCR1B13 OCR1B12 OCR1B11 OCR1B10 OCR1B9 OCR1B8 page 141\n (0x8A) OCR1BL OCR1B7 OCR1B6 OCR1B5 OCR1B4 OCR1B3 OCR1B2 OCR1B1 OCR1B0 page 141\n(0x89) OCR1AH OCR1A15 OCR1A14 OCR1A13 OCR1A12 OCR1A11 OCR1A10 OCR1A9 OCR1A8 page 141\n(0x88) OCR1AL OCR1A7 OCR1A6 OCR1A5 OCR1A4 OCR1A3 OCR1A2 OCR1A1 OCR1A0 page 141\n(0x87) ICR1H ICR115 ICR114 ICR113 ICR112 ICR111 ICR110 ICR19 ICR18 page 142\n(0x86) ICR1L ICR17 ICR16 ICR15 ICR14 ICR13 ICR12 ICR11 ICR10 page 142\n(0x85) TCNT1H TCNT115 TCNT114 TCNT113 TCNT112 TCNT111 TCNT110 TCNT19 TCNT18 page 140\n(0x84) TCNT1L TCNT17 TCNT16 TCNT15 TCNT14 TCNT13 TCNT12 TCNT11 TCNT10 page 140\n(0x83) Reserved\n(0x82) TCCR1C FOC1A FOC1B FOC1C – – – – – page 139\n(0x81) TCCR1B ICNC1 ICES1 – WGM13 WGM12 CS12 CS11 CS10 page 138\n(0x80) TCCR1A COM1A1 COM1A0 COM1B1 COM1B0 COM1C1 COM1C0 WGM11 WGM10 page 135\n(0x7F) DIDR1 – – – – – –A I N 1 D A I N 0 D page 272\n(0x7E) DIDR0 ADC7D ADC6D ADC5D ADC4D ADC3D ADC2D ADC1D ADC0D page 292\n(0x7D) ReservedAddress Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Page\n11\n7679HS–CAN–08/08AT90CAN32/64/128\n(0x7C) ADMUX REFS1 REFS0 ADLAR MUX4 MUX3 MUX2 MUX1 MUX0 page 287\n(0x7B) ADCSRB –A C M E – – – ADTS2 ADTS1 ADTS0 page 291 , 269\n(0x7A) ADCSRA ADEN ADSC ADATE ADIF ADIE ADPS2 ADPS1 ADPS0 page 289\n(0x79) ADCH - / ADC9 - / ADC8 - / ADC7 - / ADC6 - / ADC5 - / ADC4 ADC9 / ADC3 ADC8 / ADC2 page 290\n(0x78) ADCL ADC7 / ADC1 ADC6 / ADC0 ADC5 / - ADC4 / - ADC3 / - ADC2 / - ADC1 / - ADC0 / page 290\n(0x77) Reserved\n(0x76) Reserved\n(0x75) XMCRB XMBK – – – – XMM2 XMM1 XMM0 page 33\n(0x74) XMCRA SRE SRL2 SRL1 SRL0 SRW11 SRW10 SRW01 SRW00 page 32\n(0x73) Reserved\n(0x72) Reserved\n(0x71) TIMSK3 – –I C I E 3 – OCIE3C OCIE3B OCIE3A TOIE3 page 142\n(0x70) TIMSK2 – – – – – – OCIE2A TOIE2 page 162\n(0x6F) TIMSK1 – –I C I E 1 – OCIE1C OCIE1B OCIE1A TOIE1 page 142\n(0x6E) TIMSK0 – – – – – – OCIE0A TOIE0 page 112\n(0x6D) Reserved\n(0x6C) Reserved\n(0x6B) Reserved\n(0x6A) EICRB ISC71 ISC70 ISC61 ISC60 ISC51 ISC50 ISC41 ISC40 page 94\n(0x69) EICRA ISC31 ISC30 ISC21 ISC20 ISC11 ISC10 ISC01 ISC00 page 93\n(0x68) Reserved\n(0x67) Reserved\n(0x66) OSCCAL – CAL6 CAL5 CAL4 CAL3 CAL2 CAL1 CAL0 page 42\n(0x65) Reserved\n(0x64) Reserved\n(0x63) Reserved\n(0x62) Reserved\n(0x61) CLKPR CLKPCE – – – CLKPS3 CLKPS2 CLKPS1 CLKPS0 page 44\n(0x60) WDTCR – – – WDCE WDE WDP2 WDP1 WDP0 page 58\n0x3F (0x5F) SREG ITHSV NZ C page 11\n0x3E (0x5E) SPH SP15 SP14 SP13 SP12 SP11 SP10 SP9 SP8 page 14\n0x3D (0x5D) SPL SP7 SP6 SP5 SP4 SP3 SP2 SP1 SP0 page 14\n0x3C (0x5C) Reserved\n0x3B (0x5B) RAMPZ(1)– – – – – – – RAMPZ0 page 13\n0x3A (0x5A) Reserved\n0x39 (0x59) Reserved\n0x38 (0x58) Reserved\n0x37 (0x57) SPMCSR SPMIE RWWSB – RWWSRE BLBSET PGWRT PGERS SPMEN page 326\n0x36 (0x56) Reserved – – – – – – – –\n0x35 (0x55) MCUCR JTD – –P U D – – IVSEL IVCE page 64 , 73, 304\n0x34 (0x54) MCUSR – – – JTRF WDRF BORF EXTRF PORF page 56 , 304\n0x33 (0x53) SMCR – – – –S M 2 S M 1 S M 0S E page 46\n0x32 (0x52) Reserved\n0x31 (0x51) OCDR IDRD/OCDR7 OCDR6 OCDR5 OCDR4 OCDR3 OCDR2 OCDR1 OCDR0 page 299\n0x30 (0x50) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 page 270\n0x2F (0x4F) Reserved\n0x2E (0x4E) SPDR SPD7 SPD6 SPD5 SPD4 SPD3 SPD2 SPD1 SPD0 page 175\n0x2D (0x4D) SPSR SPIF WCOL – – – – –S P I 2 X page 175\n0x2C (0x4C) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 page 173\n0x2B (0x4B) GPIOR2 GPIOR27 GPIOR26 GPIOR25 GPIOR24 GPIOR23 GPIOR22 GPIOR21 GPIOR20 page 36\n0x2A (0x4A) GPIOR1 GPIOR17 GPIOR16 GPIOR15 GPIOR14 GPIOR13 GPIOR12 GPIOR11 GPIOR10 page 36\n0x29 (0x49) Reserved\n0x28 (0x48) Reserved\n0x27 (0x47) OCR0A OCR0A7 OCR0A6 OCR0A5 OCR0A4 OCR0A3 OCR0A2 OCR0A1 OCR0A0 page 112\n0x26 (0x46) TCNT0 TCNT07 TCNT06 TCNT05 TCNT04 TCNT03 TCNT02 TCNT01 TCNT00 page 111\n0x25 (0x45) Reserved\n0x24 (0x44) TCCR0A FOC0A WGM00 COM0A1 COM0 A0 WGM01 CS02 CS01 CS00 page 109\n0x23 (0x43) GTCCR TSM – – – – – PSR2 PSR310 page 98 , 164\n0x22 (0x42) EEARH(2)– – – – EEAR11 EEAR10 EEAR9 EEAR8 page 22\n0x21 (0x41) EEARL EEAR7 EEAR6 EEAR5 EEAR4 EEAR3 EEAR2 EEAR1 EEAR0 page 22\n0x20 (0x40) EEDR EEDR7 EEDR6 EEDR5 EEDR4 EEDR3 EEDR2 EEDR1 EEDR0 page 23\n0x1F (0x3F) EECR – – – – EERIE EEMWE EEWE EERE page 23\n0x1E (0x3E) GPIOR0 GPIOR07 GPIOR06 GPIOR05 GPIOR04 GPIOR03 GPIOR02 GPIOR01 GPIOR00 page 36\n0x1D (0x3D) EIMSK INT7 INT6 INT5 INT4 INT3 INT2 INT1 INT0 page 95\n0x1C (0x3C) EIFR INTF7 INTF6 INTF5 INTF4 INTF3 INTF2 INTF1 INTF0 page 95\n0x1B (0x3B) ReservedAddress Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Page\n12\n7679HS–CAN–08/08AT90CAN32/64/128Notes: 1. Address bits  exceeding PCMSB ( Table 25-11 on page 341 ) are don’t care.\n2. Address bits exceeding EEAMSB ( Table 25-12 on page 341 ) are don’t care.\n3. For compatibility with future devices, reserved bits should be written to zero if accessed.  Reserved I/O memory addresses \nshould never be written.\n4. I/O Registers within the address range 0x00 - 0x1F are directly  bit-accessible using the SBI and CBI instructions. In these \nregisters, the value of single bits can be ch ecked by using the SBIS and SBIC instructions.\n5. Some of the status flags are cleared by  writing a logical one to them. Note that , unlike most other AVRs, the CBI and SBI \ninstructions will only operate on the specified bit, and can th erefore be used on registers containing such status flags. The \nCBI and SBI instructions work wit h registers 0x00 to 0x1F only.\n6. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 - 0x3F must be used. When addressing I/O \nRegisters as data space using LD and ST instructions, 0x20 must be added to these addresses. The AT90CAN32/64/128 is \na complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for \nthe IN and OUT instructions. For the Extended I/O space from 0x60 - 0xFF in SRAM, only the ST/STS/STD and \nLD/LDS/LDD instructions can be used.0x1A (0x3A) Reserved\n0x19 (0x39) Reserved\n0x18 (0x38) TIFR3 – –I C F 3 – OCF3C OCF3B OCF3A TOV3 page 143\n0x17 (0x37) TIFR2 – – – – – –O C F 2 A T O V 2 page 162\n0x16 (0x36) TIFR1 – –I C F 1 – OCF1C OCF1B OCF1A TOV1 page 143\n0x15 (0x35) TIFR0 – – – – – –O C F 0 A T O V 0 page 112\n0x14 (0x34) PORTG – – – PORTG4 PORTG3 PORTG2 PORTG1 PORTG0 page 92\n0x13 (0x33) DDRG – – – DDG4 DDG3 DDG2 DDG1 DDG0 page 92\n0x12 (0x32) PING – – – PING4 PING3 PING2 PING1 PING0 page 92\n0x11 (0x31) PORTF PORTF7 PORTF6 PORTF5 PORTF4 PORTF3 PORTF2 PORTF1 PORTF0 page 91\n0x10 (0x30) DDRF DDF7 DDF6 DDF5 DDF4 DDF3 DDF2 DDF1 DDF0 page 91\n0x0F (0x2F) PINF PINF7 PINF6 PINF5 PINF4 PINF3 PINF2 PINF1 PINF0 page 92\n0x0E (0x2E) PORTE PORTE7 PORTE6 PORTE5 PORTE4 PORTE3 PORTE2 PORTE1 PORTE0 page 91\n0x0D (0x2D) DDRE DDE7 DDE6 DDE5 DDE4 DDE3 DDE2 DDE1 DDE0 page 91\n0x0C (0x2C) PINE PINE7 PINE6 PINE5 PINE4 PINE3 PINE2 PINE1 PINE0 page 91\n0x0B (0x2B) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 page 91\n0x0A (0x2A) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 page 91\n0x09 (0x29) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 page 91\n0x08 (0x28) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 page 90\n0x07 (0x27) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 page 90\n0x06 (0x26) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 page 90\n0x05 (0x25) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 page 90\n0x04 (0x24) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 page 90\n0x03 (0x23) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 page 90\n0x02 (0x22) PORTA PORTA7 PORTA6 PORTA5 PORTA4 PORTA3 PORTA2 PORTA1 PORTA0 page 89\n0x01 (0x21) DDRA DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 page 90\n0x00 (0x20) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 page 90Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Page\n13\n7679HS–CAN–08/08AT90CAN32/64/128\n4. Ordering Information\nNotes: 1. These devices can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering in forma-\ntion and minimum quantities.\n5. Packaging InformationOrdering Code  (1)Speed (MHz) Power Supply (V) Package Operation Range Product Marking\nAT90CAN32-16AI 16 2.7 - 5.5 A2 64 Industrial (-40° to +85°C) AT90CAN32-16AI\nAT90CAN32-16MI 16 2.7 - 5.5 Z64-1 Industrial (-40° to +85°C) AT90CAN32-16MI\nAT90CAN32-16AU 16 2.7 - 5.5 A2 64Industrial (-40° to +85°C)\nGreenAT90CAN32-16AU\nAT90CAN32-16MU 16 2.7 - 5.5 Z64-1Industrial (-40° to +85°C)\nGreenAT90CAN32-16MU\nAT90CAN64-16AI 16 2.7 - 5.5 A2 64 Industrial (-40° to +85°C) AT90CAN64-16AI\nAT90CAN64-16MI 16 2.7 - 5.5 Z64-2 Industrial (-40° to +85°C) AT90CAN64-16MI\nAT90CAN64-16AU 16 2.7 - 5.5 A2 64Industrial (-40° to +85°C)\nGreenAT90CAN64-16AU\nAT90CAN64-16MU 16 2.7 - 5.5 Z64-2Industrial (-40° to +85°C)\nGreenAT90CAN64-16MU\nAT90CAN128-16AI 16 2.7 - 5.5 A2 64 Industrial (-40° to +85°C) AT90CAN128-16AI\nAT90CAN128-16MI 16 2.7 - 5.5 Z64-2 Industrial (-40° to +85°C) AT90CAN128-16MI\nAT90CAN128-16AU 16 2.7 - 5.5 A2 64Industrial (-40° to +85°C)\nGreenAT90CAN128-16AU\nAT90CAN128-16MU 16 2.7 - 5.5 Z64-2Industrial (-40° to +85°C)\nGreenAT90CAN128-16MU\nPackage Type\nA2 64 64-Lead, Thin (1.0 mm / 0.03937 in) Plastic Gull Wing Quad Flat Package.\nZ64-1 64-Lead, QFN, Exposed Die Attach Pad D2 /E2: 5.4 ± 0.1mm / 0.212 ± 0.004 in.\nZ64-2 64-Lead, QFN, Exposed Die Attach Pad D2 /E2: 6.0 ± 0.1mm / 0.236 ± 0.004 in.\n14\n7679HS–CAN–08/08AT90CAN32/64/1285.1 TQFP64\n64 PINS THIN QUAD FLAT PACK\nSIDE VIEWA\nCJL0O to 7O\nTOP VIEW164\nE1ED\ne\nf\n11O / 13O\n0.100 mm\nLEAD COPLANARITYA2\nA - - - - 1.20 - - - - 0.047\nA2 0.95 1.05 0.037 0.041\nC\nD0.09 0.20 0.004 0.008MinMM\nMaxINCH\n16.00  BSC 0.630  BSC\nJ 0.05 0.15 0.002 0.006\nf 0.30 0.45 0.012 0.018L\ne0.45 0.75 0.018 0.030\n0.80  BSC 0.0315  BSCD1 14.00  BSC 0.551  BSC\nE 16.00  BSC 0.630  BSC\nE1 14.00  BSC 0.551  BSCMin MaxDRAWINGS\nNOT SCALED\n15\n7679HS–CAN–08/08AT90CAN32/64/128\n5.2 QFN64\n16\n7679HS–CAN–08/08AT90CAN32/64/128\n7679HS–CAN–08/08Headquarters International\nAtmel Corporation\n2325 Orchard Parkway\nSan Jose, CA 95131\nUSATel: 1(408) 441-0311\nFax: 1(408) 487-2600Atmel Asia\nRoom 1219\nChinachem Golden Plaza\n77 Mody Road TsimshatsuiEast Kowloon\nHong Kong\nTel: (852) 2721-9778Fax: (852) 2722-1369Atmel Europe\nLe Krebs\n8, Rue Jean-Pierre Timbaud\nBP 30978054 Saint-Quentin-en-\nYvelines Cedex\nFranceTel: (33) 1-30-60-70-00 \nFax: (33) 1-30-60-71-11Atmel Japan\n9F, Tonetsu Shinkawa Bldg.\n1-24-8 Shinkawa\nChuo-ku, Tokyo 104-0033Japan\nTel: (81) 3-3523-3551\nFax: (81) 3-3523-7581\nProduct Contact\nWeb Sitewww.atmel.comTechnical Support\navr@atmel.comSales Contact\nwww.atmel.com/contacts\nLiterature Requests\nwww.atmel.com/literature\nDisclaimer:  The information in this document is provided in connection wi th Atmel products. No license, expr ess or implied, by estoppel or  otherwise, to any\nintellectual property right is granted by this document  or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDI-\nTIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LI ABILITY WHATSOEVER AND DISCLAIMS ANY  EXPRESS, IMPLIED OR STATUTOR Y\nWARRANTY RELATING TO ITS PRODUCTS INCLUDING , BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICU LAR\nPURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRE CT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR I NCIDEN-\nTAL DAMAGES (INCLUDING, WITHOUT LI MITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING  OUT\nOF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.  Atmel makes no\nrepresentations or warranties with respect to the accuracy or comp leteness of the contents of th is document and reserves the rig ht to make changes to specifications\nand product descriptions at any time without notice. Atmel does not make any commitment to update the information contained her ein. Unless specifically provided\notherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not int ended, authorized, or warranted for use\nas components in applications intended to support or sustain life.\n© 2008 Atmel Corporation. All rights reserved. Atmel®, logo and combinations thereof, and others are registered trademarks or trademarks of\nAtmel Corporation or its subsidiaries. Other te rms and product names may be trademarks of others.\n'}]
!==============================================================================!
### Component Summary: AT90CAN128-16AU

**Key Specifications:**
- **Voltage Ratings:** 2.7V to 5.5V
- **Current Ratings:** Not explicitly stated in the provided text.
- **Power Consumption:** Not explicitly stated in the provided text.
- **Operating Temperature Range:** -40°C to +85°C (Industrial)
- **Package Type:** 64-lead TQFP (Thin Quad Flat Package) or 64-lead QFN (Quad Flat No-lead)
- **Special Features:**
  - High-performance, low-power AVR® 8-bit microcontroller
  - On-chip 2-cycle multiplier
  - In-system programmable Flash memory with read-while-write capability
  - Integrated CAN controller (ISO 16845 certified)
  - JTAG interface for debugging and programming
  - Multiple timer/counter and PWM outputs
  - 8-channel, 10-bit SAR ADC
  - Various sleep modes for power saving
- **Moisture Sensitive Level (MSL):** Not specified in the provided text.

**Description:**
The AT90CAN128-16AU is a low-power, high-performance 8-bit microcontroller based on the AVR® architecture. It features an advanced RISC architecture that allows for efficient execution of instructions, achieving up to 16 MIPS throughput at 16 MHz. The microcontroller includes a significant amount of non-volatile memory, with 128K bytes of in-system programmable Flash, 4K bytes of EEPROM, and 4K bytes of SRAM. It is designed for embedded control applications, particularly those requiring CAN communication.

**Typical Applications:**
The AT90CAN128-16AU is typically used in applications that require robust communication protocols, such as:
- Automotive systems (e.g., CAN bus applications)
- Industrial automation and control systems
- Robotics and motor control
- Data acquisition systems
- Consumer electronics requiring embedded control

This microcontroller is particularly suited for applications where low power consumption and high processing efficiency are critical, making it ideal for battery-operated devices and systems requiring real-time processing capabilities.