================================================================
== Design Size Report
================================================================

* Total Instructions per Compilation Phase
+---------------+----------------------------+--------------+----------------------------------------------------------------------------------------+
| Phase         | Step                       | Instructions | Description                                                                            |
+---------------+----------------------------+--------------+----------------------------------------------------------------------------------------+
| Compile/Link  |                            | 5,469        | After all functions are compiled and linked into a single design                       |
|               |                            |              |                                                                                        |
| Unroll/Inline |                            |              | After user unroll and inline pragmas are applied                                       |
|               | (1) unroll                 | 1,809        | user unroll pragmas are applied                                                        |
|               | (2) simplification         | 1,650        | simplification of applied user unroll pragmas                                          |
|               | (3) inline                 | 1,650        | user inline pragmas are applied                                                        |
|               | (4) simplification         | 1,650        | simplification of applied user inline pragmas                                          |
|               |                            |              |                                                                                        |
| Array/Struct  |                            |              | After user array partition and struct aggregate/disaggregate pragmas are applied       |
|               | (1) array partition        | 1,650        | user array partition pragmas are applied                                               |
|               | (2) simplification         | 1,650        | simplification of applied user array partition & struct aggregate/disaggregate pragmas |
|               | (3) aggregate/disaggregate | 1,650        | user struct aggregate/disaggregate pragmas are applied                                 |
|               | (4) array reshape          | 1,650        | apply array reshape pragmas                                                            |
|               | (5) access patterns        | 1,650        | array access pattern optmizations                                                      |
|               |                            |              |                                                                                        |
| Performance   |                            |              | After transformations are applied to meet performance pragma targets                   |
|               | (1) loop simplification    | 1,650        | loop and instruction simplification                                                    |
|               | (2) parallelization        | 1,650        | loops are unrolled or pipelined to meet performance targets                            |
|               | (3) array partition        | 1,650        | arrays are partitioned to meet performance targets                                     |
|               | (4) simplification         | 1,650        | simplification of design after performance transformations                             |
|               |                            |              |                                                                                        |
| HW Transforms |                            |              | After hardware transfomations                                                          |
|               | (1) lowering               | 1,682        | initial conversion to HW specific instructions                                         |
|               | (2) optimizations          | 1,683        | high level synthesis optimizations                                                     |
+---------------+----------------------------+--------------+----------------------------------------------------------------------------------------+

* Instructions per Function for each Compilation Phase
+-------------------+----------------------+-----------------+---------------+--------------+-------------+---------------+
| Function          | Location             | Compile/Link    | Unroll/Inline | Array/Struct | Performance | HW Transforms |
+-------------------+----------------------+-----------------+---------------+--------------+-------------+---------------+
| + chacha20_kernel | chacha_kernel.cpp:14 | 5,469           | 1,650         | 1,650        | 1,650       | 1,683         |
|    qr             | chacha_kernel.cpp:6  | 5,416 (8 calls) |               |              |             |               |
+-------------------+----------------------+-----------------+---------------+--------------+-------------+---------------+

* Design Size Message Settings
+---------------------------------------------+--------+------------------------------------------------------------------+
| Message Setting                             | Value  | Description                                                      |
+---------------------------------------------+--------+------------------------------------------------------------------+
| config_compile -design_size_maximum_warning | 100000 | Show a warning when total design instructions exceeds this value |
+---------------------------------------------+--------+------------------------------------------------------------------+


