Analysis & Synthesis report for DE1_SoC
Wed Mar 08 13:35:44 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: Top-level Entity: |lab5TopLevel
 13. Parameter Settings for User Entity Instance: video_driver:vga
 14. Parameter Settings for User Entity Instance: video_driver:vga|altera_up_avalon_video_vga_timing:video
 15. Parameter Settings for User Entity Instance: board:boardGen
 16. Parameter Settings for Inferred Entity Instance: board:boardGen|lpm_divide:Div0
 17. Parameter Settings for Inferred Entity Instance: board:boardGen|lpm_divide:Div1
 18. Parameter Settings for Inferred Entity Instance: board:boardGen|lpm_divide:Mod1
 19. Parameter Settings for Inferred Entity Instance: board:boardGen|lpm_divide:Mod0
 20. Port Connectivity Checks: "board:boardGen"
 21. Port Connectivity Checks: "video_driver:vga|altera_up_avalon_video_vga_timing:video"
 22. Port Connectivity Checks: "comms:com"
 23. Port Connectivity Checks: "clock_divider:cdiv"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Mar 08 13:35:44 2017           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; DE1_SoC                                         ;
; Top-level Entity Name           ; lab5TopLevel                                    ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 179                                             ;
; Total pins                      ; 128                                             ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 3                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; lab5TopLevel       ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 4                  ;                    ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+-------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+-------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; video_driver.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/sleisle/Desktop/ee371_winter17/video_driver.sv                     ;         ;
; altera_up_avalon_video_vga_timing.v ; yes             ; User Verilog HDL File        ; C:/Users/sleisle/Desktop/ee371_winter17/altera_up_avalon_video_vga_timing.v ;         ;
; seg7.v                              ; yes             ; User Verilog HDL File        ; C:/Users/sleisle/Desktop/ee371_winter17/seg7.v                              ;         ;
; clock_divider.v                     ; yes             ; User Verilog HDL File        ; C:/Users/sleisle/Desktop/ee371_winter17/clock_divider.v                     ;         ;
; comms.v                             ; yes             ; User Verilog HDL File        ; C:/Users/sleisle/Desktop/ee371_winter17/comms.v                             ;         ;
; lab5TopLevel.v                      ; yes             ; User Verilog HDL File        ; C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v                      ;         ;
; board.v                             ; yes             ; User Verilog HDL File        ; C:/Users/sleisle/Desktop/ee371_winter17/board.v                             ;         ;
; lpm_divide.tdf                      ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                     ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc                 ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; aglobal160.inc                      ; yes             ; Megafunction                 ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc               ;         ;
; db/lpm_divide_gbm.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_gbm.tdf               ;         ;
; db/sign_div_unsign_mlh.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/sleisle/Desktop/ee371_winter17/db/sign_div_unsign_mlh.tdf          ;         ;
; db/alt_u_div_ive.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/sleisle/Desktop/ee371_winter17/db/alt_u_div_ive.tdf                ;         ;
; db/lpm_divide_8am.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_8am.tdf               ;         ;
; db/sign_div_unsign_ekh.tdf          ; yes             ; Auto-Generated Megafunction  ; C:/Users/sleisle/Desktop/ee371_winter17/db/sign_div_unsign_ekh.tdf          ;         ;
; db/alt_u_div_2te.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/sleisle/Desktop/ee371_winter17/db/alt_u_div_2te.tdf                ;         ;
; db/lpm_divide_b2m.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_b2m.tdf               ;         ;
; db/lpm_divide_j3m.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_j3m.tdf               ;         ;
+-------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                             ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Estimate of Logic utilization (ALMs needed) ; 303                       ;
;                                             ;                           ;
; Combinational ALUT usage for logic          ; 578                       ;
;     -- 7 input functions                    ; 0                         ;
;     -- 6 input functions                    ; 25                        ;
;     -- 5 input functions                    ; 67                        ;
;     -- 4 input functions                    ; 71                        ;
;     -- <=3 input functions                  ; 415                       ;
;                                             ;                           ;
; Dedicated logic registers                   ; 179                       ;
;                                             ;                           ;
; I/O pins                                    ; 128                       ;
;                                             ;                           ;
; Total DSP Blocks                            ; 3                         ;
;                                             ;                           ;
; Maximum fan-out node                        ; video_driver:vga|CLOCK_25 ;
; Maximum fan-out                             ; 112                       ;
; Total fan-out                               ; 2478                      ;
; Average fan-out                             ; 2.36                      ;
+---------------------------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                          ; Entity Name                       ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |lab5TopLevel                                   ; 578 (0)           ; 179 (2)      ; 0                 ; 3          ; 128  ; 0            ; |lab5TopLevel                                                                                                                ; lab5TopLevel                      ; work         ;
;    |board:boardGen|                             ; 300 (40)          ; 0 (0)        ; 0                 ; 3          ; 0    ; 0            ; |lab5TopLevel|board:boardGen                                                                                                 ; board                             ; work         ;
;       |lpm_divide:Div0|                         ; 70 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|board:boardGen|lpm_divide:Div0                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_gbm:auto_generated|        ; 70 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|board:boardGen|lpm_divide:Div0|lpm_divide_gbm:auto_generated                                                   ; lpm_divide_gbm                    ; work         ;
;             |sign_div_unsign_mlh:divider|       ; 70 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|board:boardGen|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh               ; work         ;
;                |alt_u_div_ive:divider|          ; 70 (70)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|board:boardGen|lpm_divide:Div0|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive                     ; work         ;
;       |lpm_divide:Div1|                         ; 54 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|board:boardGen|lpm_divide:Div1                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_8am:auto_generated|        ; 54 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|board:boardGen|lpm_divide:Div1|lpm_divide_8am:auto_generated                                                   ; lpm_divide_8am                    ; work         ;
;             |sign_div_unsign_ekh:divider|       ; 54 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|board:boardGen|lpm_divide:Div1|lpm_divide_8am:auto_generated|sign_div_unsign_ekh:divider                       ; sign_div_unsign_ekh               ; work         ;
;                |alt_u_div_2te:divider|          ; 54 (54)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|board:boardGen|lpm_divide:Div1|lpm_divide_8am:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_2te:divider ; alt_u_div_2te                     ; work         ;
;       |lpm_divide:Mod0|                         ; 76 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|board:boardGen|lpm_divide:Mod0                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_j3m:auto_generated|        ; 76 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|board:boardGen|lpm_divide:Mod0|lpm_divide_j3m:auto_generated                                                   ; lpm_divide_j3m                    ; work         ;
;             |sign_div_unsign_mlh:divider|       ; 76 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|board:boardGen|lpm_divide:Mod0|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh               ; work         ;
;                |alt_u_div_ive:divider|          ; 76 (76)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|board:boardGen|lpm_divide:Mod0|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive                     ; work         ;
;       |lpm_divide:Mod1|                         ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|board:boardGen|lpm_divide:Mod1                                                                                 ; lpm_divide                        ; work         ;
;          |lpm_divide_b2m:auto_generated|        ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|board:boardGen|lpm_divide:Mod1|lpm_divide_b2m:auto_generated                                                   ; lpm_divide_b2m                    ; work         ;
;             |sign_div_unsign_ekh:divider|       ; 60 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|board:boardGen|lpm_divide:Mod1|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider                       ; sign_div_unsign_ekh               ; work         ;
;                |alt_u_div_2te:divider|          ; 60 (60)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|board:boardGen|lpm_divide:Mod1|lpm_divide_b2m:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_2te:divider ; alt_u_div_2te                     ; work         ;
;    |clock_divider:cdiv|                         ; 21 (21)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|clock_divider:cdiv                                                                                             ; clock_divider                     ; work         ;
;    |comms:com|                                  ; 63 (63)           ; 45 (45)      ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|comms:com                                                                                                      ; comms                             ; work         ;
;    |seg7:h0|                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|seg7:h0                                                                                                        ; seg7                              ; work         ;
;    |seg7:h1|                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|seg7:h1                                                                                                        ; seg7                              ; work         ;
;    |seg7:h2|                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|seg7:h2                                                                                                        ; seg7                              ; work         ;
;    |seg7:h3|                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|seg7:h3                                                                                                        ; seg7                              ; work         ;
;    |seg7:h4|                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|seg7:h4                                                                                                        ; seg7                              ; work         ;
;    |seg7:h5|                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|seg7:h5                                                                                                        ; seg7                              ; work         ;
;    |video_driver:vga|                           ; 152 (85)          ; 111 (62)     ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|video_driver:vga                                                                                               ; video_driver                      ; work         ;
;       |altera_up_avalon_video_vga_timing:video| ; 67 (67)           ; 49 (49)      ; 0                 ; 0          ; 0    ; 0            ; |lab5TopLevel|video_driver:vga|altera_up_avalon_video_vga_timing:video                                                       ; altera_up_avalon_video_vga_timing ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Sum of two 18x18                ; 2           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 5           ;
+---------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; sendBuffer[0,3,6,9,12,15,18,21,24,27,30,33,36,39,42,45,48,51,54,57,60,63,66,69,72,75,78,81,84,87,90,93,96,99,102,105,108,111,114,117,120,123,126,129,132,135,138,141,144,147,150,153,156,159,162,165,168,171,174,177,180,183,186,189,192,195,198,201,204,207,210,213,216,219,222,225,228,231,234,237,240,243,246,249,252,255]                                                                                                                                                                                                                                                                                                           ; Stuck at VCC due to stuck port data_in ;
; video_driver:vga|altera_up_avalon_video_vga_timing:video|vga_blue[0,1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in ;
; video_driver:vga|altera_up_avalon_video_vga_timing:video|vga_green[0,1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in ;
; video_driver:vga|altera_up_avalon_video_vga_timing:video|vga_red[0,1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in ;
; sendBuffer[1,2,4,5,7,8,10,11,13,14,16,17,19,20,22,23,25,26,28,29,31,32,34,35,37,38,40,41,43,44,46,47,49,50,52,53,55,56,58,59,61,62,64,65,67,68,70,71,73,74,76,77,79,80,82,83,85,86,88,89,91,92,94,95,97,98,101,103,104,106,107,109,110,112,113,115,116,118,119,121,122,124,125,127,128,130,131,133,134,136,137,139,140,142,143,145,146,148,149,151,152,154,155,157,158,160,161,163,164,166,167,169,170,172,173,175,176,178,179,181,182,184,185,187,188,190,191,193,194,196,197,199,200,202,203,205,206,208,209,211,212,214,215,217,218,220,221,223,224,226,227,229,230,232,233,235,236,238,239,241,242,244,245,247,248,250,251,253,254] ; Merged with sendBuffer[100]            ;
; video_driver:vga|rout[1..5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with video_driver:vga|rout[0]   ;
; video_driver:vga|gout[1..5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with video_driver:vga|gout[0]   ;
; video_driver:vga|bout[1..5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with video_driver:vga|bout[0]   ;
; comms:com|cdiv[1,2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Lost fanout                            ;
; clock_divider:cdiv|divided_clocks[21..31]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Lost fanout                            ;
; Total Number of Removed Registers = 289                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 179   ;
; Number of registers using Synchronous Clear  ; 60    ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 44    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 50    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |lab5TopLevel|video_driver:vga|altera_up_avalon_video_vga_timing:video|pixel_counter[7] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |lab5TopLevel|video_driver:vga|altera_up_avalon_video_vga_timing:video|pixel_counter[9] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |lab5TopLevel|video_driver:vga|xt[9]                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |lab5TopLevel|video_driver:vga|rout[0]                                                  ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |lab5TopLevel|video_driver:vga|yt[3]                                                    ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |lab5TopLevel|video_driver:vga|altera_up_avalon_video_vga_timing:video|line_counter[9]  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |lab5TopLevel|video_driver:vga|altera_up_avalon_video_vga_timing:video|line_counter[3]  ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |lab5TopLevel|video_driver:vga|x[9]                                                     ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |lab5TopLevel|video_driver:vga|xd[8]                                                    ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |lab5TopLevel|video_driver:vga|y[0]                                                     ;
; 6:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |lab5TopLevel|video_driver:vga|yd[2]                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |lab5TopLevel|video_driver:vga|altera_up_avalon_video_vga_timing:video|vga_green        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |lab5TopLevel ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; whichClock     ; 20    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_driver:vga ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 640   ; Signed Integer                       ;
; HEIGHT         ; 480   ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_driver:vga|altera_up_avalon_video_vga_timing:video ;
+-------------------------+------------+----------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                           ;
+-------------------------+------------+----------------------------------------------------------------+
; CW                      ; 9          ; Signed Integer                                                 ;
; H_ACTIVE                ; 640        ; Signed Integer                                                 ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                 ;
; H_SYNC                  ; 96         ; Signed Integer                                                 ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                 ;
; H_TOTAL                 ; 800        ; Signed Integer                                                 ;
; V_ACTIVE                ; 480        ; Signed Integer                                                 ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                 ;
; V_SYNC                  ; 2          ; Signed Integer                                                 ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                 ;
; V_TOTAL                 ; 525        ; Signed Integer                                                 ;
; PW                      ; 10         ; Signed Integer                                                 ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                ;
; LW                      ; 10         ; Signed Integer                                                 ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                ;
+-------------------------+------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: board:boardGen ;
+----------------+--------------------------+-----------------+
; Parameter Name ; Value                    ; Type            ;
+----------------+--------------------------+-----------------+
; WHITE          ; 111111111111111111111111 ; Unsigned Binary ;
; BLACK          ; 000000000000000000000000 ; Unsigned Binary ;
; RED            ; 111111110000000000000000 ; Unsigned Binary ;
; GREEN          ; 000000001111111100000000 ; Unsigned Binary ;
+----------------+--------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: board:boardGen|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 6              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: board:boardGen|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                               ;
; LPM_WIDTHD             ; 6              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_8am ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: board:boardGen|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                               ;
; LPM_WIDTHD             ; 6              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_b2m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: board:boardGen|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------+
; Parameter Name         ; Value          ; Type                                  ;
+------------------------+----------------+---------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                               ;
; LPM_WIDTHD             ; 6              ; Untyped                               ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                               ;
; LPM_PIPELINE           ; 0              ; Untyped                               ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                               ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                               ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                               ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                               ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                        ;
+------------------------+----------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Port Connectivity Checks: "board:boardGen"              ;
+-----------------------+-------+----------+--------------+
; Port                  ; Type  ; Severity ; Details      ;
+-----------------------+-------+----------+--------------+
; boardBuffer[249..248] ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[241..240] ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[233..232] ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[225..224] ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[221..220] ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[213..212] ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[205..204] ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[197..196] ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[185..184] ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[177..176] ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[169..168] ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[161..160] ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[255..250] ; Input ; Info     ; Stuck at GND ;
; boardBuffer[247..242] ; Input ; Info     ; Stuck at GND ;
; boardBuffer[239..234] ; Input ; Info     ; Stuck at GND ;
; boardBuffer[231..226] ; Input ; Info     ; Stuck at GND ;
; boardBuffer[223..222] ; Input ; Info     ; Stuck at GND ;
; boardBuffer[219..214] ; Input ; Info     ; Stuck at GND ;
; boardBuffer[211..206] ; Input ; Info     ; Stuck at GND ;
; boardBuffer[203..198] ; Input ; Info     ; Stuck at GND ;
; boardBuffer[195..186] ; Input ; Info     ; Stuck at GND ;
; boardBuffer[183..178] ; Input ; Info     ; Stuck at GND ;
; boardBuffer[175..170] ; Input ; Info     ; Stuck at GND ;
; boardBuffer[167..162] ; Input ; Info     ; Stuck at GND ;
; boardBuffer[159..93]  ; Input ; Info     ; Stuck at GND ;
; boardBuffer[91..85]   ; Input ; Info     ; Stuck at GND ;
; boardBuffer[83..77]   ; Input ; Info     ; Stuck at GND ;
; boardBuffer[75..69]   ; Input ; Info     ; Stuck at GND ;
; boardBuffer[67..57]   ; Input ; Info     ; Stuck at GND ;
; boardBuffer[55..49]   ; Input ; Info     ; Stuck at GND ;
; boardBuffer[47..41]   ; Input ; Info     ; Stuck at GND ;
; boardBuffer[39..33]   ; Input ; Info     ; Stuck at GND ;
; boardBuffer[31..29]   ; Input ; Info     ; Stuck at GND ;
; boardBuffer[27..21]   ; Input ; Info     ; Stuck at GND ;
; boardBuffer[19..13]   ; Input ; Info     ; Stuck at GND ;
; boardBuffer[11..5]    ; Input ; Info     ; Stuck at GND ;
; boardBuffer[3..0]     ; Input ; Info     ; Stuck at GND ;
; boardBuffer[92]       ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[84]       ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[76]       ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[68]       ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[56]       ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[48]       ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[40]       ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[32]       ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[28]       ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[20]       ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[12]       ; Input ; Info     ; Stuck at VCC ;
; boardBuffer[4]        ; Input ; Info     ; Stuck at VCC ;
+-----------------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_driver:vga|altera_up_avalon_video_vga_timing:video"                                                 ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; red_to_vga_display[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; green_to_vga_display[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; blue_to_vga_display[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; color_select               ; Input  ; Info     ; Stuck at VCC                                                                        ;
; end_of_frame               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_c_sync                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_data_enable            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_red[9..8]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_green[9..8]            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_blue[9..8]             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vga_color_data             ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "comms:com"                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; receiveBuffer[255..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; newData                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:cdiv"                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; divided_clocks[31..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; divided_clocks[19..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 179                         ;
;     CLR               ; 44                          ;
;     ENA               ; 13                          ;
;     ENA SCLR          ; 37                          ;
;     SCLR              ; 23                          ;
;     SLD               ; 3                           ;
;     plain             ; 59                          ;
; arriav_io_obuf        ; 32                          ;
; arriav_lcell_comb     ; 586                         ;
;     arith             ; 252                         ;
;         0 data inputs ; 28                          ;
;         1 data inputs ; 123                         ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 52                          ;
;         4 data inputs ; 20                          ;
;     normal            ; 306                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 99                          ;
;         3 data inputs ; 50                          ;
;         4 data inputs ; 51                          ;
;         5 data inputs ; 67                          ;
;         6 data inputs ; 25                          ;
;     shared            ; 28                          ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 24                          ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 10.90                       ;
; Average LUT depth     ; 4.83                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Wed Mar 08 13:35:29 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file video_driver.sv
    Info (12023): Found entity 1: video_driver File: C:/Users/sleisle/Desktop/ee371_winter17/video_driver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/Users/sleisle/Desktop/ee371_winter17/altera_up_avalon_video_vga_timing.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/nios_system_checkers.v
    Info (12023): Found entity 1: nios_system_checkers File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/nios_system_checkers.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_irq_mapper.sv
    Info (12023): Found entity 1: nios_system_checkers_irq_mapper File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0.v
    Info (12023): Found entity 1: nios_system_checkers_mm_interconnect_0 File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0.v Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: nios_system_checkers_mm_interconnect_0_rsp_mux_001 File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_mux_001.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: nios_system_checkers_mm_interconnect_0_rsp_mux File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_mux.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: nios_system_checkers_mm_interconnect_0_rsp_demux File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: nios_system_checkers_mm_interconnect_0_cmd_mux_001 File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_mux_001.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: nios_system_checkers_mm_interconnect_0_cmd_mux File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_mux.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: nios_system_checkers_mm_interconnect_0_cmd_demux_001 File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: nios_system_checkers_mm_interconnect_0_cmd_demux File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: nios_system_checkers_mm_interconnect_0_router_003_default_decode File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: nios_system_checkers_mm_interconnect_0_router_003 File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_003.sv Line: 86
Info (12021): Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: nios_system_checkers_mm_interconnect_0_router_002_default_decode File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: nios_system_checkers_mm_interconnect_0_router_002 File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_002.sv Line: 86
Info (12021): Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: nios_system_checkers_mm_interconnect_0_router_001_default_decode File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: nios_system_checkers_mm_interconnect_0_router_001 File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router_001.sv Line: 86
Info (12021): Found 2 design units, including 2 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: nios_system_checkers_mm_interconnect_0_router_default_decode File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: nios_system_checkers_mm_interconnect_0_router File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_mm_interconnect_0_router.sv Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/altera_merlin_master_translator.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_row8.v
    Info (12023): Found entity 1: nios_system_checkers_row8 File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_row8.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_receivestate.v
    Info (12023): Found entity 1: nios_system_checkers_receiveState File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_receiveState.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_sendstate.v
    Info (12023): Found entity 1: nios_system_checkers_sendState File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_sendState.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_onchip_memory2_0.v
    Info (12023): Found entity 1: nios_system_checkers_onchip_memory2_0 File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_onchip_memory2_0.v Line: 21
Info (12021): Found 21 design units, including 21 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v
    Info (12023): Found entity 1: nios_system_checkers_nios2_qsys_0_register_bank_a_module File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 21
    Info (12023): Found entity 2: nios_system_checkers_nios2_qsys_0_register_bank_b_module File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 86
    Info (12023): Found entity 3: nios_system_checkers_nios2_qsys_0_nios2_oci_debug File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 151
    Info (12023): Found entity 4: nios_system_checkers_nios2_qsys_0_ociram_sp_ram_module File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 292
    Info (12023): Found entity 5: nios_system_checkers_nios2_qsys_0_nios2_ocimem File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 355
    Info (12023): Found entity 6: nios_system_checkers_nios2_qsys_0_nios2_avalon_reg File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 536
    Info (12023): Found entity 7: nios_system_checkers_nios2_qsys_0_nios2_oci_break File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 628
    Info (12023): Found entity 8: nios_system_checkers_nios2_qsys_0_nios2_oci_xbrk File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 922
    Info (12023): Found entity 9: nios_system_checkers_nios2_qsys_0_nios2_oci_dbrk File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 1128
    Info (12023): Found entity 10: nios_system_checkers_nios2_qsys_0_nios2_oci_itrace File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 1314
    Info (12023): Found entity 11: nios_system_checkers_nios2_qsys_0_nios2_oci_td_mode File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 1637
    Info (12023): Found entity 12: nios_system_checkers_nios2_qsys_0_nios2_oci_dtrace File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 1704
    Info (12023): Found entity 13: nios_system_checkers_nios2_qsys_0_nios2_oci_compute_input_tm_cnt File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 1798
    Info (12023): Found entity 14: nios_system_checkers_nios2_qsys_0_nios2_oci_fifo_wrptr_inc File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 1869
    Info (12023): Found entity 15: nios_system_checkers_nios2_qsys_0_nios2_oci_fifo_cnt_inc File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 1911
    Info (12023): Found entity 16: nios_system_checkers_nios2_qsys_0_nios2_oci_fifo File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 1957
    Info (12023): Found entity 17: nios_system_checkers_nios2_qsys_0_nios2_oci_pib File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 2458
    Info (12023): Found entity 18: nios_system_checkers_nios2_qsys_0_nios2_oci_im File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 2526
    Info (12023): Found entity 19: nios_system_checkers_nios2_qsys_0_nios2_performance_monitors File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 2642
    Info (12023): Found entity 20: nios_system_checkers_nios2_qsys_0_nios2_oci File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 2658
    Info (12023): Found entity 21: nios_system_checkers_nios2_qsys_0 File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 3166
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: nios_system_checkers_nios2_qsys_0_oci_test_bench File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: nios_system_checkers_nios2_qsys_0_test_bench File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0_test_bench.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v
    Info (12023): Found entity 1: nios_system_checkers_jtag_uart_0_sim_scfifo_w File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: nios_system_checkers_jtag_uart_0_scfifo_w File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v Line: 77
    Info (12023): Found entity 3: nios_system_checkers_jtag_uart_0_sim_scfifo_r File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v Line: 162
    Info (12023): Found entity 4: nios_system_checkers_jtag_uart_0_scfifo_r File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v Line: 240
    Info (12023): Found entity 5: nios_system_checkers_jtag_uart_0 File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_jtag_uart_0.v Line: 327
Info (12021): Found 1 design units, including 1 entities, in source file seg7.v
    Info (12023): Found entity 1: seg7 File: C:/Users/sleisle/Desktop/ee371_winter17/seg7.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dflipflop.v
    Info (12023): Found entity 1: DFlipFlop File: C:/Users/sleisle/Desktop/ee371_winter17/DFlipFlop.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.v
    Info (12023): Found entity 1: clock_divider File: C:/Users/sleisle/Desktop/ee371_winter17/clock_divider.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file comms.v
    Info (12023): Found entity 1: comms File: C:/Users/sleisle/Desktop/ee371_winter17/comms.v Line: 1
    Info (12023): Found entity 2: commsTestBench File: C:/Users/sleisle/Desktop/ee371_winter17/comms.v Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file lab5toplevel.v
    Info (12023): Found entity 1: lab5TopLevel File: C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file board.v
    Info (12023): Found entity 1: board File: C:/Users/sleisle/Desktop/ee371_winter17/board.v Line: 1
    Info (12023): Found entity 2: boardTestBench File: C:/Users/sleisle/Desktop/ee371_winter17/board.v Line: 96
Warning (10037): Verilog HDL or VHDL warning at nios_system_checkers_nios2_qsys_0.v(1605): conditional expression evaluates to a constant File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 1605
Warning (10037): Verilog HDL or VHDL warning at nios_system_checkers_nios2_qsys_0.v(1607): conditional expression evaluates to a constant File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 1607
Warning (10037): Verilog HDL or VHDL warning at nios_system_checkers_nios2_qsys_0.v(1763): conditional expression evaluates to a constant File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 1763
Warning (10037): Verilog HDL or VHDL warning at nios_system_checkers_nios2_qsys_0.v(2587): conditional expression evaluates to a constant File: C:/Users/sleisle/Desktop/ee371_winter17/cpu-lab4/nios_system_checkers/synthesis/submodules/nios_system_checkers_nios2_qsys_0.v Line: 2587
Info (12127): Elaborating entity "lab5TopLevel" for the top level hierarchy
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:cdiv" File: C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v Line: 26
Info (12128): Elaborating entity "comms" for hierarchy "comms:com" File: C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v Line: 115
Info (12128): Elaborating entity "video_driver" for hierarchy "video_driver:vga" File: C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v Line: 116
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "video_driver:vga|altera_up_avalon_video_vga_timing:video" File: C:/Users/sleisle/Desktop/ee371_winter17/video_driver.sv Line: 144
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10) File: C:/Users/sleisle/Desktop/ee371_winter17/altera_up_avalon_video_vga_timing.v Line: 218
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10) File: C:/Users/sleisle/Desktop/ee371_winter17/altera_up_avalon_video_vga_timing.v Line: 219
Info (12128): Elaborating entity "board" for hierarchy "board:boardGen" File: C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v Line: 117
Warning (10230): Verilog HDL assignment warning at board.v(22): truncated value with size 32 to match size of target (6) File: C:/Users/sleisle/Desktop/ee371_winter17/board.v Line: 22
Warning (10230): Verilog HDL assignment warning at board.v(23): truncated value with size 32 to match size of target (6) File: C:/Users/sleisle/Desktop/ee371_winter17/board.v Line: 23
Warning (10230): Verilog HDL assignment warning at board.v(24): truncated value with size 32 to match size of target (3) File: C:/Users/sleisle/Desktop/ee371_winter17/board.v Line: 24
Warning (10230): Verilog HDL assignment warning at board.v(25): truncated value with size 32 to match size of target (3) File: C:/Users/sleisle/Desktop/ee371_winter17/board.v Line: 25
Warning (10230): Verilog HDL assignment warning at board.v(26): truncated value with size 32 to match size of target (1) File: C:/Users/sleisle/Desktop/ee371_winter17/board.v Line: 26
Warning (10230): Verilog HDL assignment warning at board.v(39): truncated value with size 32 to match size of target (8) File: C:/Users/sleisle/Desktop/ee371_winter17/board.v Line: 39
Info (12128): Elaborating entity "seg7" for hierarchy "seg7:h0" File: C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v Line: 120
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "board:boardGen|Div0" File: C:/Users/sleisle/Desktop/ee371_winter17/board.v Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "board:boardGen|Div1" File: C:/Users/sleisle/Desktop/ee371_winter17/board.v Line: 25
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "board:boardGen|Mod1" File: C:/Users/sleisle/Desktop/ee371_winter17/board.v Line: 23
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "board:boardGen|Mod0" File: C:/Users/sleisle/Desktop/ee371_winter17/board.v Line: 22
Info (12130): Elaborated megafunction instantiation "board:boardGen|lpm_divide:Div0" File: C:/Users/sleisle/Desktop/ee371_winter17/board.v Line: 24
Info (12133): Instantiated megafunction "board:boardGen|lpm_divide:Div0" with the following parameter: File: C:/Users/sleisle/Desktop/ee371_winter17/board.v Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf
    Info (12023): Found entity 1: lpm_divide_gbm File: C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_gbm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: C:/Users/sleisle/Desktop/ee371_winter17/db/sign_div_unsign_mlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive File: C:/Users/sleisle/Desktop/ee371_winter17/db/alt_u_div_ive.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "board:boardGen|lpm_divide:Div1" File: C:/Users/sleisle/Desktop/ee371_winter17/board.v Line: 25
Info (12133): Instantiated megafunction "board:boardGen|lpm_divide:Div1" with the following parameter: File: C:/Users/sleisle/Desktop/ee371_winter17/board.v Line: 25
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8am.tdf
    Info (12023): Found entity 1: lpm_divide_8am File: C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_8am.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf
    Info (12023): Found entity 1: sign_div_unsign_ekh File: C:/Users/sleisle/Desktop/ee371_winter17/db/sign_div_unsign_ekh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2te.tdf
    Info (12023): Found entity 1: alt_u_div_2te File: C:/Users/sleisle/Desktop/ee371_winter17/db/alt_u_div_2te.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "board:boardGen|lpm_divide:Mod1" File: C:/Users/sleisle/Desktop/ee371_winter17/board.v Line: 23
Info (12133): Instantiated megafunction "board:boardGen|lpm_divide:Mod1" with the following parameter: File: C:/Users/sleisle/Desktop/ee371_winter17/board.v Line: 23
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_b2m.tdf
    Info (12023): Found entity 1: lpm_divide_b2m File: C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_b2m.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "board:boardGen|lpm_divide:Mod0" File: C:/Users/sleisle/Desktop/ee371_winter17/board.v Line: 22
Info (12133): Instantiated megafunction "board:boardGen|lpm_divide:Mod0" with the following parameter: File: C:/Users/sleisle/Desktop/ee371_winter17/board.v Line: 22
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf
    Info (12023): Found entity 1: lpm_divide_j3m File: C:/Users/sleisle/Desktop/ee371_winter17/db/lpm_divide_j3m.tdf Line: 25
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[0]" and its non-tri-state driver. File: C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v Line: 5
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[1]" and its non-tri-state driver. File: C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v Line: 5
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[6]" and its non-tri-state driver. File: C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v Line: 5
Warning (13039): The following bidirectional pins have no drivers
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "comms:com|transfer" is converted into an equivalent circuit using register "comms:com|transfer~_emulated" and latch "comms:com|transfer~1" File: C:/Users/sleisle/Desktop/ee371_winter17/comms.v Line: 14
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[0]~synth" File: C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v Line: 5
    Warning (13010): Node "GPIO_0[1]~synth" File: C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v Line: 5
    Warning (13010): Node "GPIO_0[6]~synth" File: C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v Line: 5
Info (286030): Timing-Driven Synthesis is running
Warning (14632): Output pin "LEDR[0]" driven by bidirectional pin "GPIO_0[2]" cannot be tri-stated File: C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v Line: 8
Warning (14632): Output pin "LEDR[6]" driven by bidirectional pin "GPIO_0[4]" cannot be tri-stated File: C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v Line: 8
Warning (14632): Output pin "LEDR[9]" driven by bidirectional pin "GPIO_0[5]" cannot be tri-stated File: C:/Users/sleisle/Desktop/ee371_winter17/lab5TopLevel.v Line: 8
Info (17049): 13 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 65 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 52 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 18 assignments for entity "nios_system_checkers" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "nios_system_checkers_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "nios_system_checkers_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "nios_system_checkers_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_system_checkers_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_system_checkers_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "nios_system_checkers_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "nios_system_checkers_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 37 assignments for entity "nios_system_checkers_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 37 assignments for entity "nios_system_checkers_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 37 assignments for entity "nios_system_checkers_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 37 assignments for entity "nios_system_checkers_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "nios_system_checkers_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "nios_system_checkers_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 21 assignments for entity "nios_system_checkers_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 99 assignments for entity "nios_system_checkers_nios2_qsys_0" -- entity does not exist in design
Warning (20013): Ignored 30 assignments for entity "nios_system_checkers_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "nios_system_checkers_receiveState" -- entity does not exist in design
Warning (20013): Ignored 25 assignments for entity "nios_system_checkers_row8" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "nios_system_checkers_sendState" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/sleisle/Desktop/ee371_winter17/output_files/DE1_SoC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 730 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 81 output pins
    Info (21060): Implemented 32 bidirectional pins
    Info (21061): Implemented 599 logic cells
    Info (21062): Implemented 3 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 962 megabytes
    Info: Processing ended: Wed Mar 08 13:35:44 2017
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/sleisle/Desktop/ee371_winter17/output_files/DE1_SoC.map.smsg.


