<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package 'standard'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package 'std_logic_1164'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body 'std_logic_1164'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package 'qsim_logic'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body 'qsim_logic'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package 'numeric_bit'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package 'numeric_std'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body 'numeric_std'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package 'textio'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body 'textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package 'std_logic_textio'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body 'std_logic_textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package 'attributes'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package 'std_logic_misc'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body 'std_logic_misc'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(56,9-56,18) (VHDL-1014) analyzing package 'math_real'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/math_real.vhd(685,14-685,23) (VHDL-1013) analyzing package body 'math_real'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package 'vl_types'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body 'vl_types'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package 'std_logic_signed'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body 'std_logic_signed'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package 'std_logic_unsigned'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body 'std_logic_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package 'attributes'
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.vhd'
(VHDL-1481) Analyzing VHDL file 'C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(8,8-8,14) (VHDL-1012) analyzing entity 'antrld'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(23,14-23,23) (VHDL-1010) analyzing architecture 'schematic'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(8,8-8,14) (VHDL-1067) elaborating 'ANTRLD(SCHEMATIC)'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(122,4-123,41) (VHDL-1399) going to Verilog side to elaborate module 'xnor2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1279,8-1279,13) (VERI-1018) compiling module 'XNOR2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1279,1-1283,10) (VERI-9000) elaborating module 'XNOR2_uniq_1'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(122,4-123,41) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(124,4-125,69) (VHDL-1399) going to Verilog side to elaborate module 'nd4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,9-923,12) (VERI-1018) compiling module 'ND4_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,1-929,10) (VERI-9000) elaborating module 'ND4_uniq_1'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(124,4-125,69) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(126,4-127,63) (VHDL-1399) going to Verilog side to elaborate module 'nd4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,9-923,12) (VERI-1018) compiling module 'ND4_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,1-929,10) (VERI-9000) elaborating module 'ND4_uniq_2'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(126,4-127,63) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(128,4-129,45) (VHDL-1399) going to Verilog side to elaborate module 'xor2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1324,8-1324,12) (VERI-1018) compiling module 'XOR2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1324,1-1328,10) (VERI-9000) elaborating module 'XOR2_uniq_1'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(128,4-129,45) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(130,4-131,44) (VHDL-1399) going to Verilog side to elaborate module 'or2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,8-1093,11) (VERI-1018) compiling module 'OR2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_1'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(130,4-131,44) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(132,4-133,43) (VHDL-1399) going to Verilog side to elaborate module 'or2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,8-1093,11) (VERI-1018) compiling module 'OR2_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_2'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(132,4-133,43) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(134,4-135,44) (VHDL-1399) going to Verilog side to elaborate module 'or2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,8-1093,11) (VERI-1018) compiling module 'OR2_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_3'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(134,4-135,44) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(136,4-137,40) (VHDL-1399) going to Verilog side to elaborate module 'or2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,8-1093,11) (VERI-1018) compiling module 'OR2_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_4'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(136,4-137,40) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(138,4-139,42) (VHDL-1399) going to Verilog side to elaborate module 'and2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,8-147,12) (VERI-1018) compiling module 'AND2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_1'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(138,4-139,42) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(140,4-141,46) (VHDL-1399) going to Verilog side to elaborate module 'and2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,8-147,12) (VERI-1018) compiling module 'AND2_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_2'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(140,4-141,46) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(142,4-143,45) (VHDL-1399) going to Verilog side to elaborate module 'and2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,8-147,12) (VERI-1018) compiling module 'AND2_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_3'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(142,4-143,45) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(144,4-145,45) (VHDL-1399) going to Verilog side to elaborate module 'and2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,8-147,12) (VERI-1018) compiling module 'AND2_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_4'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(144,4-145,45) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(146,4-147,41) (VHDL-1399) going to Verilog side to elaborate module 'and2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,8-147,12) (VERI-1018) compiling module 'AND2_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_5'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(146,4-147,41) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(148,4-149,51) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_1'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(148,4-149,51) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(150,4-151,52) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_2'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(150,4-151,52) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(152,4-153,60) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_3'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(152,4-153,60) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(154,4-156,41) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_4'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(154,4-156,41) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(157,4-158,68) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_5'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(157,4-158,68) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(159,4-160,60) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_6'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(159,4-160,60) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(161,4-162,62) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_7'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(161,4-162,62) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(163,4-164,66) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_8'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_8'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(163,4-164,66) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(165,4-166,58) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_9'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_9'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(165,4-166,58) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(167,4-168,57) (VHDL-1399) going to Verilog side to elaborate module 'nd3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,9-916,12) (VERI-1018) compiling module 'ND3_uniq_10'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_10'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(167,4-168,57) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(169,4-170,46) (VHDL-1399) going to Verilog side to elaborate module 'nd2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,8-910,11) (VERI-1018) compiling module 'ND2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_1'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(169,4-170,46) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(171,4-172,52) (VHDL-1399) going to Verilog side to elaborate module 'nd2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,8-910,11) (VERI-1018) compiling module 'ND2_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_2'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(171,4-172,52) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(173,4-174,71) (VHDL-1399) going to Verilog side to elaborate module 'nd2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,8-910,11) (VERI-1018) compiling module 'ND2_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_3'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(173,4-174,71) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(175,4-176,51) (VHDL-1399) going to Verilog side to elaborate module 'nd2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,8-910,11) (VERI-1018) compiling module 'ND2_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_4'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(175,4-176,51) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(177,4-178,52) (VHDL-1399) going to Verilog side to elaborate module 'nd2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,8-910,11) (VERI-1018) compiling module 'ND2_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_5'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(177,4-178,52) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(179,4-180,61) (VHDL-1399) going to Verilog side to elaborate module 'nd2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,8-910,11) (VERI-1018) compiling module 'ND2_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_6'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(179,4-180,61) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(181,4-182,58) (VHDL-1399) going to Verilog side to elaborate module 'nd2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,8-910,11) (VERI-1018) compiling module 'ND2_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_7'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(181,4-182,58) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(183,4-184,35) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(183,4-184,35) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(185,4-186,34) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_2'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(185,4-186,34) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(187,4-188,35) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_3'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(187,4-188,35) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(189,4-190,34) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_4'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(189,4-190,34) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(191,4-192,32) (VHDL-1399) going to Verilog side to elaborate module 'inv'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,8-797,11) (VERI-1018) compiling module 'INV_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_5'
INFO - C:/Users/vytkri1/OneDrive - Kaunas University of Technology/2 pusmetis/Skaitmenine logika/2 LD/impl1/AntrLD.vhd(191,4-192,32) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1279,1-1283,10) (VERI-9000) elaborating module 'XNOR2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,1-929,10) (VERI-9000) elaborating module 'ND4_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(923,1-929,10) (VERI-9000) elaborating module 'ND4_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1324,1-1328,10) (VERI-9000) elaborating module 'XOR2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(1093,1-1097,10) (VERI-9000) elaborating module 'OR2_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(147,1-151,10) (VERI-9000) elaborating module 'AND2_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_8'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_9'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(916,1-921,10) (VERI-9000) elaborating module 'ND3_uniq_10'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_5'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_6'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(910,1-914,10) (VERI-9000) elaborating module 'ND2_uniq_7'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_4'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/xp2.v(797,1-800,10) (VERI-9000) elaborating module 'INV_uniq_5'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>