#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue May  2 11:03:35 2023
# Process ID: 37840
# Current directory: C:/Vivado_Projects/ECGR 5146/Project_Combined/vhdl_project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34888 C:\Vivado_Projects\ECGR 5146\Project_Combined\vhdl_project_1\vhdl_project_1.xpr
# Log file: C:/Vivado_Projects/ECGR 5146/Project_Combined/vhdl_project_1/vivado.log
# Journal file: C:/Vivado_Projects/ECGR 5146/Project_Combined/vhdl_project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Vivado_Projects/ECGR 5146/Project_Combined/vhdl_project_1/vhdl_project_1.xpr}
INFO: [Project 1-313] Project file moved from '/home/grayson/Documents/courses/2023/spring/intro_to_vhdl/project1/.Xil/Vivado-128886-pop-os/PrjAr/_X_' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Vivado_Projects/ECGR 5146/Project_Combined/vhdl_project_1/vhdl_project_1.gen/sources_1', nor could it be found using path 'C:/home/grayson/Documents/courses/2023/spring/intro_to_vhdl/project1/.Xil/Vivado-128886-pop-os/PrjAr/_X_/vhdl_project_1.gen/sources_1'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name EnableResourceEstimation
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name SimCompileState
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name LocalIPRepoLeafDirName
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-192] Failed to load run synth_1. Strategy Vivado Synthesis Defaults (Vivado Synthesis 2022) not recognized by Vivado. 

CRITICAL WARNING: [Project 1-192] Failed to load run impl_1. Strategy Vivado Implementation Defaults (Vivado Implementation 2022) not recognized by Vivado. 

WARNING: [Project 1-231] Project 'vhdl_project_1.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1250.781 ; gain = 0.000
save_project_as project_1_older_version {C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version} -force
save_project_as: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1250.781 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Receiver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_rx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/baudRateGenerator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'baudRateGenerator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/interface_circuit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'flag_buff'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/interface_circuit_fifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fifo'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/interface_circuit_fifo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'interface_circuit_fifo_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/receiving_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiving_subsystem'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/baudRateGenerator_Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'baudRateGenerator_Testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/interface_circuit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'interface_circuit_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Receiver_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Receiver_Testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Transmitter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/receiving_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'receiving_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Vivado_Projects/ECGR -notrace
couldn't read file "C:/Vivado_Projects/ECGR": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue May  2 11:07:15 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_subsystem_tb_behav -key {Behavioral:sim_1:Functional:uart_subsystem_tb} -tclbatch {uart_subsystem_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source uart_subsystem_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_subsystem_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1250.781 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1250.781 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1250.781 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1250.781 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1250.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -name {xsim.simulate.runtime} -value {300micro} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_subsystem_tb_behav -key {Behavioral:sim_1:Functional:uart_subsystem_tb} -tclbatch {uart_subsystem_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source uart_subsystem_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300micro
ERROR: [#UNDEF] Unknown time unit micro
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_subsystem_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300micro
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1250.781 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {300000ns} -objects [get_filesets sim_1]
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: [#UNDEF] Unknown time unit micro
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1250.781 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "uart_subsystem_tb_behav -key {Behavioral:sim_1:Functional:uart_subsystem_tb} -tclbatch {uart_subsystem_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source uart_subsystem_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'uart_subsystem_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1250.781 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1250.781 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1250.781 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1250.781 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1250.781 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1322.031 ; gain = 0.594
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1322.523 ; gain = 0.457
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1322.523 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1324.836 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.715 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.867 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.867 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.867 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.867 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.867 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.867 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.867 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.867 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.867 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.867 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1326.867 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Transmitter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1346.406 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Transmitter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Transmitter_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tx_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1346.406 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1346.406 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1346.406 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1346.406 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
ERROR: [VRFC 10-2033] argument of operator "=" cannot be an OTHERS aggregate [C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd:30]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd:19]
INFO: [VRFC 10-3070] VHDL file 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 8 is different from right argument length 1 for 'std_logic_vector_93' array [C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1346.406 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8437] comparison between unequal length arrays always returns FALSE, left argument length 8 is different from right argument length 1 for 'std_logic_vector_93' array [C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1346.406 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Index -1 out of bound 0 to 511
Time: 0 ps  Iteration: 0  Process: /uart_subsystem_tb/unit/ramModule/line__36
  File: C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd

HDL Line: C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd:36
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
ERROR: Index -1 out of bound 0 to 511
Time: 0 ps  Iteration: 0  Process: /uart_subsystem_tb/unit/ramModule/line__35
  File: C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd

HDL Line: C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd:35
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Index -1 out of bound 0 to 511
Time: 16558 ns  Iteration: 1  Process: /uart_subsystem_tb/unit/ramModule/line__26
  File: C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd

HDL Line: C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd:30
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/Ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/Ram_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram_testbench'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'uart_subsystem_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj uart_subsystem_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sources_1/new/uart_subsystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_system'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.srcs/sim_1/new/uart_subsystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_subsystem_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'uart_subsystem_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.sim/sim_1/behav/xsim'
"xelab -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto f943ac78605745bc93022c46bb60c681 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot uart_subsystem_tb_behav xil_defaultlib.uart_subsystem_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.baudRateGenerator [baudrategenerator_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_rx [uart_rx_default]
Compiling architecture behavioral of entity xil_defaultlib.fifo [fifo_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture arch of entity xil_defaultlib.uart_tx [uart_tx_default]
Compiling architecture behavioral of entity xil_defaultlib.uart_system [uart_system_default]
Compiling architecture testbench of entity xil_defaultlib.uart_subsystem_tb
Built simulation snapshot uart_subsystem_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2038.684 ; gain = 0.000
archive_project {C:/Vivado_Projects/ECGR 5146/Project_Combined/VHDL_Project_1.xpr.zip} -temp_dir {C:/Vivado_Projects/ECGR 5146/Project_Combined/vhdl_project_1/.Xil/Vivado-37840-DESKTOP-VOAD3NC} -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Vivado_Projects/ECGR 5146/Project_Combined/vhdl_project_1/.Xil/Vivado-37840-DESKTOP-VOAD3NC' for archiving project
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Vivado_Projects/ECGR 5146/Project_Combined/project_1_older_version/project_1_older_version.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Vivado_Projects/ECGR 5146/Project_Combined/vhdl_project_1/.Xil/Vivado-37840-DESKTOP-VOAD3NC/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Vivado_Projects/ECGR 5146/Project_Combined/VHDL_Project_1.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  2 17:15:46 2023...
