ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"app_ble.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.Switch_OFF_GPIO,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	Switch_OFF_GPIO:
  26              	.LFB1274:
  27              		.file 1 "STM32_WPAN/App/app_ble.c"
   1:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Header */
   2:STM32_WPAN/App/app_ble.c **** /**
   3:STM32_WPAN/App/app_ble.c ****   ******************************************************************************
   4:STM32_WPAN/App/app_ble.c ****   * @file    app_ble.c
   5:STM32_WPAN/App/app_ble.c ****   * @author  MCD Application Team
   6:STM32_WPAN/App/app_ble.c ****   * @brief   BLE Application
   7:STM32_WPAN/App/app_ble.c ****   ******************************************************************************
   8:STM32_WPAN/App/app_ble.c ****   * @attention
   9:STM32_WPAN/App/app_ble.c ****   *
  10:STM32_WPAN/App/app_ble.c ****   * Copyright (c) 2019-2021 STMicroelectronics.
  11:STM32_WPAN/App/app_ble.c ****   * All rights reserved.
  12:STM32_WPAN/App/app_ble.c ****   *
  13:STM32_WPAN/App/app_ble.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:STM32_WPAN/App/app_ble.c ****   * in the root directory of this software component.
  15:STM32_WPAN/App/app_ble.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:STM32_WPAN/App/app_ble.c ****   *
  17:STM32_WPAN/App/app_ble.c ****   ******************************************************************************
  18:STM32_WPAN/App/app_ble.c ****   */
  19:STM32_WPAN/App/app_ble.c **** /* USER CODE END Header */
  20:STM32_WPAN/App/app_ble.c **** 
  21:STM32_WPAN/App/app_ble.c **** /* Includes ------------------------------------------------------------------*/
  22:STM32_WPAN/App/app_ble.c **** #include "main.h"
  23:STM32_WPAN/App/app_ble.c **** 
  24:STM32_WPAN/App/app_ble.c **** #include "app_common.h"
  25:STM32_WPAN/App/app_ble.c **** 
  26:STM32_WPAN/App/app_ble.c **** #include "dbg_trace.h"
  27:STM32_WPAN/App/app_ble.c **** #include "ble.h"
  28:STM32_WPAN/App/app_ble.c **** #include "tl.h"
  29:STM32_WPAN/App/app_ble.c **** #include "app_ble.h"
  30:STM32_WPAN/App/app_ble.c **** 
  31:STM32_WPAN/App/app_ble.c **** #include "stm32_seq.h"
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 2


  32:STM32_WPAN/App/app_ble.c **** #include "shci.h"
  33:STM32_WPAN/App/app_ble.c **** #include "stm32_lpm.h"
  34:STM32_WPAN/App/app_ble.c **** #include "otp.h"
  35:STM32_WPAN/App/app_ble.c **** #include "p2p_server_app.h"
  36:STM32_WPAN/App/app_ble.c **** 
  37:STM32_WPAN/App/app_ble.c **** /* Private includes ----------------------------------------------------------*/
  38:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Includes */
  39:STM32_WPAN/App/app_ble.c **** 
  40:STM32_WPAN/App/app_ble.c **** /* USER CODE END Includes */
  41:STM32_WPAN/App/app_ble.c **** 
  42:STM32_WPAN/App/app_ble.c **** /* Private typedef -----------------------------------------------------------*/
  43:STM32_WPAN/App/app_ble.c **** 
  44:STM32_WPAN/App/app_ble.c **** /**
  45:STM32_WPAN/App/app_ble.c ****  * security parameters structure
  46:STM32_WPAN/App/app_ble.c ****  */
  47:STM32_WPAN/App/app_ble.c **** typedef struct _tSecurityParams
  48:STM32_WPAN/App/app_ble.c **** {
  49:STM32_WPAN/App/app_ble.c ****   /**
  50:STM32_WPAN/App/app_ble.c ****    * IO capability of the device
  51:STM32_WPAN/App/app_ble.c ****    */
  52:STM32_WPAN/App/app_ble.c ****   uint8_t ioCapability;
  53:STM32_WPAN/App/app_ble.c **** 
  54:STM32_WPAN/App/app_ble.c ****   /**
  55:STM32_WPAN/App/app_ble.c ****    * Authentication requirement of the device
  56:STM32_WPAN/App/app_ble.c ****    * Man In the Middle protection required?
  57:STM32_WPAN/App/app_ble.c ****    */
  58:STM32_WPAN/App/app_ble.c ****   uint8_t mitm_mode;
  59:STM32_WPAN/App/app_ble.c **** 
  60:STM32_WPAN/App/app_ble.c ****   /**
  61:STM32_WPAN/App/app_ble.c ****    * bonding mode of the device
  62:STM32_WPAN/App/app_ble.c ****    */
  63:STM32_WPAN/App/app_ble.c ****   uint8_t bonding_mode;
  64:STM32_WPAN/App/app_ble.c **** 
  65:STM32_WPAN/App/app_ble.c ****   /**
  66:STM32_WPAN/App/app_ble.c ****    * this variable indicates whether to use a fixed pin
  67:STM32_WPAN/App/app_ble.c ****    * during the pairing process or a passkey has to be
  68:STM32_WPAN/App/app_ble.c ****    * requested to the application during the pairing process
  69:STM32_WPAN/App/app_ble.c ****    * 0 implies use fixed pin and 1 implies request for passkey
  70:STM32_WPAN/App/app_ble.c ****    */
  71:STM32_WPAN/App/app_ble.c ****   uint8_t Use_Fixed_Pin;
  72:STM32_WPAN/App/app_ble.c **** 
  73:STM32_WPAN/App/app_ble.c ****   /**
  74:STM32_WPAN/App/app_ble.c ****    * minimum encryption key size requirement
  75:STM32_WPAN/App/app_ble.c ****    */
  76:STM32_WPAN/App/app_ble.c ****   uint8_t encryptionKeySizeMin;
  77:STM32_WPAN/App/app_ble.c **** 
  78:STM32_WPAN/App/app_ble.c ****   /**
  79:STM32_WPAN/App/app_ble.c ****    * maximum encryption key size requirement
  80:STM32_WPAN/App/app_ble.c ****    */
  81:STM32_WPAN/App/app_ble.c ****   uint8_t encryptionKeySizeMax;
  82:STM32_WPAN/App/app_ble.c **** 
  83:STM32_WPAN/App/app_ble.c ****   /**
  84:STM32_WPAN/App/app_ble.c ****    * fixed pin to be used in the pairing process if
  85:STM32_WPAN/App/app_ble.c ****    * Use_Fixed_Pin is set to 1
  86:STM32_WPAN/App/app_ble.c ****    */
  87:STM32_WPAN/App/app_ble.c ****   uint32_t Fixed_Pin;
  88:STM32_WPAN/App/app_ble.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 3


  89:STM32_WPAN/App/app_ble.c ****   /**
  90:STM32_WPAN/App/app_ble.c ****    * this flag indicates whether the host has to initiate
  91:STM32_WPAN/App/app_ble.c ****    * the security, wait for pairing or does not have any security
  92:STM32_WPAN/App/app_ble.c ****    * requirements.\n
  93:STM32_WPAN/App/app_ble.c ****    * 0x00 : no security required
  94:STM32_WPAN/App/app_ble.c ****    * 0x01 : host should initiate security by sending the slave security
  95:STM32_WPAN/App/app_ble.c ****    *        request command
  96:STM32_WPAN/App/app_ble.c ****    * 0x02 : host need not send the clave security request but it
  97:STM32_WPAN/App/app_ble.c ****    * has to wait for paiirng to complete before doing any other
  98:STM32_WPAN/App/app_ble.c ****    * processing
  99:STM32_WPAN/App/app_ble.c ****    */
 100:STM32_WPAN/App/app_ble.c ****   uint8_t initiateSecurity;
 101:STM32_WPAN/App/app_ble.c **** }tSecurityParams;
 102:STM32_WPAN/App/app_ble.c **** 
 103:STM32_WPAN/App/app_ble.c **** /**
 104:STM32_WPAN/App/app_ble.c ****  * global context
 105:STM32_WPAN/App/app_ble.c ****  * contains the variables common to all
 106:STM32_WPAN/App/app_ble.c ****  * services
 107:STM32_WPAN/App/app_ble.c ****  */
 108:STM32_WPAN/App/app_ble.c **** typedef struct _tBLEProfileGlobalContext
 109:STM32_WPAN/App/app_ble.c **** {
 110:STM32_WPAN/App/app_ble.c **** 
 111:STM32_WPAN/App/app_ble.c ****   /**
 112:STM32_WPAN/App/app_ble.c ****    * security requirements of the host
 113:STM32_WPAN/App/app_ble.c ****    */
 114:STM32_WPAN/App/app_ble.c ****   tSecurityParams bleSecurityParam;
 115:STM32_WPAN/App/app_ble.c **** 
 116:STM32_WPAN/App/app_ble.c ****   /**
 117:STM32_WPAN/App/app_ble.c ****    * gap service handle
 118:STM32_WPAN/App/app_ble.c ****    */
 119:STM32_WPAN/App/app_ble.c ****   uint16_t gapServiceHandle;
 120:STM32_WPAN/App/app_ble.c **** 
 121:STM32_WPAN/App/app_ble.c ****   /**
 122:STM32_WPAN/App/app_ble.c ****    * device name characteristic handle
 123:STM32_WPAN/App/app_ble.c ****    */
 124:STM32_WPAN/App/app_ble.c ****   uint16_t devNameCharHandle;
 125:STM32_WPAN/App/app_ble.c **** 
 126:STM32_WPAN/App/app_ble.c ****   /**
 127:STM32_WPAN/App/app_ble.c ****    * appearance characteristic handle
 128:STM32_WPAN/App/app_ble.c ****    */
 129:STM32_WPAN/App/app_ble.c ****   uint16_t appearanceCharHandle;
 130:STM32_WPAN/App/app_ble.c **** 
 131:STM32_WPAN/App/app_ble.c ****   /**
 132:STM32_WPAN/App/app_ble.c ****    * connection handle of the current active connection
 133:STM32_WPAN/App/app_ble.c ****    * When not in connection, the handle is set to 0xFFFF
 134:STM32_WPAN/App/app_ble.c ****    */
 135:STM32_WPAN/App/app_ble.c ****   uint16_t connectionHandle;
 136:STM32_WPAN/App/app_ble.c **** 
 137:STM32_WPAN/App/app_ble.c ****   /**
 138:STM32_WPAN/App/app_ble.c ****    * length of the UUID list to be used while advertising
 139:STM32_WPAN/App/app_ble.c ****    */
 140:STM32_WPAN/App/app_ble.c ****   uint8_t advtServUUIDlen;
 141:STM32_WPAN/App/app_ble.c **** 
 142:STM32_WPAN/App/app_ble.c ****   /**
 143:STM32_WPAN/App/app_ble.c ****    * the UUID list to be used while advertising
 144:STM32_WPAN/App/app_ble.c ****    */
 145:STM32_WPAN/App/app_ble.c ****   uint8_t advtServUUID[100];
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 4


 146:STM32_WPAN/App/app_ble.c **** 
 147:STM32_WPAN/App/app_ble.c **** }BleGlobalContext_t;
 148:STM32_WPAN/App/app_ble.c **** 
 149:STM32_WPAN/App/app_ble.c **** typedef struct
 150:STM32_WPAN/App/app_ble.c **** {
 151:STM32_WPAN/App/app_ble.c ****   BleGlobalContext_t BleApplicationContext_legacy;
 152:STM32_WPAN/App/app_ble.c ****   APP_BLE_ConnStatus_t Device_Connection_Status;
 153:STM32_WPAN/App/app_ble.c **** 
 154:STM32_WPAN/App/app_ble.c ****   /**
 155:STM32_WPAN/App/app_ble.c ****    * ID of the Advertising Timeout
 156:STM32_WPAN/App/app_ble.c ****    */
 157:STM32_WPAN/App/app_ble.c ****   uint8_t Advertising_mgr_timer_Id;
 158:STM32_WPAN/App/app_ble.c **** 
 159:STM32_WPAN/App/app_ble.c ****   uint8_t SwitchOffGPIO_timer_Id;
 160:STM32_WPAN/App/app_ble.c **** }BleApplicationContext_t;
 161:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN PTD */
 162:STM32_WPAN/App/app_ble.c **** 
 163:STM32_WPAN/App/app_ble.c **** #if defined(__GNUC__)
 164:STM32_WPAN/App/app_ble.c **** uint8_t __attribute__((optimize("Os"))) APP_BLE_ComputeCRC8( uint8_t *DataPtr , uint8_t Datalen )
 165:STM32_WPAN/App/app_ble.c **** #else
 166:STM32_WPAN/App/app_ble.c **** uint8_t APP_BLE_ComputeCRC8( uint8_t *DataPtr , uint8_t Datalen )
 167:STM32_WPAN/App/app_ble.c **** #endif
 168:STM32_WPAN/App/app_ble.c **** {
 169:STM32_WPAN/App/app_ble.c ****   uint8_t i, j;
 170:STM32_WPAN/App/app_ble.c ****   const uint8_t PolynomeCRC = 0x97;
 171:STM32_WPAN/App/app_ble.c ****   uint8_t CRC8 = 0x00;
 172:STM32_WPAN/App/app_ble.c **** 
 173:STM32_WPAN/App/app_ble.c ****   for (i = 0; i < Datalen; i++)
 174:STM32_WPAN/App/app_ble.c ****   {
 175:STM32_WPAN/App/app_ble.c ****     CRC8 ^= DataPtr[i];
 176:STM32_WPAN/App/app_ble.c ****     for (j = 0; j < 8; j++)
 177:STM32_WPAN/App/app_ble.c ****     {
 178:STM32_WPAN/App/app_ble.c ****       if ((CRC8 & 0x80) != 0)
 179:STM32_WPAN/App/app_ble.c ****       {
 180:STM32_WPAN/App/app_ble.c ****         CRC8 = (uint8_t) ((CRC8 << 1) ^ PolynomeCRC);
 181:STM32_WPAN/App/app_ble.c ****       }
 182:STM32_WPAN/App/app_ble.c ****       else
 183:STM32_WPAN/App/app_ble.c ****       {
 184:STM32_WPAN/App/app_ble.c ****         CRC8 <<= 1;
 185:STM32_WPAN/App/app_ble.c ****       }
 186:STM32_WPAN/App/app_ble.c ****     }
 187:STM32_WPAN/App/app_ble.c ****   }
 188:STM32_WPAN/App/app_ble.c ****   return (CRC8);
 189:STM32_WPAN/App/app_ble.c **** }
 190:STM32_WPAN/App/app_ble.c **** /* USER CODE END PTD */
 191:STM32_WPAN/App/app_ble.c **** 
 192:STM32_WPAN/App/app_ble.c **** /***
 193:STM32_WPAN/App/app_ble.c ****  * Change service name
 194:STM32_WPAN/App/app_ble.c ****  */
 195:STM32_WPAN/App/app_ble.c **** /* Private defines -----------------------------------------------------------*/
 196:STM32_WPAN/App/app_ble.c **** #define APPBLE_GAP_DEVICE_NAME_LENGTH 4
 197:STM32_WPAN/App/app_ble.c **** #define FAST_ADV_TIMEOUT               (30*1000*1000/CFG_TS_TICK_VAL) /**< 30s */
 198:STM32_WPAN/App/app_ble.c **** #define INITIAL_ADV_TIMEOUT            (60*1000*1000/CFG_TS_TICK_VAL) /**< 60s */
 199:STM32_WPAN/App/app_ble.c **** 
 200:STM32_WPAN/App/app_ble.c **** #define BD_ADDR_SIZE_LOCAL    6
 201:STM32_WPAN/App/app_ble.c **** 
 202:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN PD */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 5


 203:STM32_WPAN/App/app_ble.c **** #define LED_ON_TIMEOUT                 (0.005*1000*1000/CFG_TS_TICK_VAL) /**< 5ms */
 204:STM32_WPAN/App/app_ble.c **** /* USER CODE END PD */
 205:STM32_WPAN/App/app_ble.c **** 
 206:STM32_WPAN/App/app_ble.c **** /* Private macro -------------------------------------------------------------*/
 207:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN PM */
 208:STM32_WPAN/App/app_ble.c **** 
 209:STM32_WPAN/App/app_ble.c **** /* USER CODE END PM */
 210:STM32_WPAN/App/app_ble.c **** 
 211:STM32_WPAN/App/app_ble.c **** /* Private variables ---------------------------------------------------------*/
 212:STM32_WPAN/App/app_ble.c **** PLACE_IN_SECTION("MB_MEM1") ALIGN(4) static TL_CmdPacket_t BleCmdBuffer;
 213:STM32_WPAN/App/app_ble.c **** 
 214:STM32_WPAN/App/app_ble.c **** static const uint8_t M_bd_addr[BD_ADDR_SIZE_LOCAL] =
 215:STM32_WPAN/App/app_ble.c ****     {
 216:STM32_WPAN/App/app_ble.c ****         (uint8_t)((CFG_ADV_BD_ADDRESS & 0x0000000000FF)),
 217:STM32_WPAN/App/app_ble.c ****         (uint8_t)((CFG_ADV_BD_ADDRESS & 0x00000000FF00) >> 8),
 218:STM32_WPAN/App/app_ble.c ****         (uint8_t)((CFG_ADV_BD_ADDRESS & 0x000000FF0000) >> 16),
 219:STM32_WPAN/App/app_ble.c ****         (uint8_t)((CFG_ADV_BD_ADDRESS & 0x0000FF000000) >> 24),
 220:STM32_WPAN/App/app_ble.c ****         (uint8_t)((CFG_ADV_BD_ADDRESS & 0x00FF00000000) >> 32),
 221:STM32_WPAN/App/app_ble.c ****         (uint8_t)((CFG_ADV_BD_ADDRESS & 0xFF0000000000) >> 40)
 222:STM32_WPAN/App/app_ble.c ****     };
 223:STM32_WPAN/App/app_ble.c **** 
 224:STM32_WPAN/App/app_ble.c **** static uint8_t bd_addr_udn[BD_ADDR_SIZE_LOCAL];
 225:STM32_WPAN/App/app_ble.c **** 
 226:STM32_WPAN/App/app_ble.c **** /**
 227:STM32_WPAN/App/app_ble.c **** *   Identity root key used to derive LTK and CSRK
 228:STM32_WPAN/App/app_ble.c **** */
 229:STM32_WPAN/App/app_ble.c **** static const uint8_t BLE_CFG_IR_VALUE[16] = CFG_BLE_IRK;
 230:STM32_WPAN/App/app_ble.c **** 
 231:STM32_WPAN/App/app_ble.c **** /**
 232:STM32_WPAN/App/app_ble.c **** * Encryption root key used to derive LTK and CSRK
 233:STM32_WPAN/App/app_ble.c **** */
 234:STM32_WPAN/App/app_ble.c **** static const uint8_t BLE_CFG_ER_VALUE[16] = CFG_BLE_ERK;
 235:STM32_WPAN/App/app_ble.c **** 
 236:STM32_WPAN/App/app_ble.c **** /**
 237:STM32_WPAN/App/app_ble.c ****  * These are the two tags used to manage a power failure during OTA
 238:STM32_WPAN/App/app_ble.c ****  * The MagicKeywordAdress shall be mapped @0x140 from start of the binary image
 239:STM32_WPAN/App/app_ble.c ****  * The MagicKeywordvalue is checked in the ble_ota application
 240:STM32_WPAN/App/app_ble.c ****  */
 241:STM32_WPAN/App/app_ble.c **** PLACE_IN_SECTION("TAG_OTA_END") const uint32_t MagicKeywordValue = 0x94448A29 ;
 242:STM32_WPAN/App/app_ble.c **** PLACE_IN_SECTION("TAG_OTA_START") const uint32_t MagicKeywordAddress = (uint32_t)&MagicKeywordValue
 243:STM32_WPAN/App/app_ble.c **** 
 244:STM32_WPAN/App/app_ble.c **** PLACE_IN_SECTION("BLE_APP_CONTEXT") static BleApplicationContext_t BleApplicationContext;
 245:STM32_WPAN/App/app_ble.c **** PLACE_IN_SECTION("BLE_APP_CONTEXT") static uint16_t AdvIntervalMin, AdvIntervalMax;
 246:STM32_WPAN/App/app_ble.c **** 
 247:STM32_WPAN/App/app_ble.c **** P2PS_APP_ConnHandle_Not_evt_t handleNotification;
 248:STM32_WPAN/App/app_ble.c **** 
 249:STM32_WPAN/App/app_ble.c **** #if L2CAP_REQUEST_NEW_CONN_PARAM != 0
 250:STM32_WPAN/App/app_ble.c **** #define SIZE_TAB_CONN_INT            2
 251:STM32_WPAN/App/app_ble.c **** float tab_conn_interval[SIZE_TAB_CONN_INT] = {50, 1000} ; /* ms */
 252:STM32_WPAN/App/app_ble.c **** uint8_t index_con_int, mutex;
 253:STM32_WPAN/App/app_ble.c **** #endif
 254:STM32_WPAN/App/app_ble.c **** 
 255:STM32_WPAN/App/app_ble.c **** /**
 256:STM32_WPAN/App/app_ble.c ****  * Advertising Data
 257:STM32_WPAN/App/app_ble.c ****  */
 258:STM32_WPAN/App/app_ble.c **** #if (P2P_SERVER1 != 0)
 259:STM32_WPAN/App/app_ble.c **** static const char local_name[] = { AD_TYPE_COMPLETE_LOCAL_NAME , 'I', 'U', 'L', 'S','_','D', 'E', '
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 6


 260:STM32_WPAN/App/app_ble.c **** uint8_t manuf_data[14] = {
 261:STM32_WPAN/App/app_ble.c ****     sizeof(manuf_data)-1, AD_TYPE_MANUFACTURER_SPECIFIC_DATA,
 262:STM32_WPAN/App/app_ble.c ****     0x01/*SKD version */,
 263:STM32_WPAN/App/app_ble.c ****     CFG_DEV_ID_P2P_SERVER1 /* STM32WB - P2P Server 1*/,
 264:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP A Feature  */,
 265:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP A Feature */,
 266:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP B Feature */,
 267:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP B Feature */,
 268:STM32_WPAN/App/app_ble.c ****     0x00, /* BLE MAC start -MSB */
 269:STM32_WPAN/App/app_ble.c ****     0x00,
 270:STM32_WPAN/App/app_ble.c ****     0x00,
 271:STM32_WPAN/App/app_ble.c ****     0x00,
 272:STM32_WPAN/App/app_ble.c ****     0x00,
 273:STM32_WPAN/App/app_ble.c ****     0x00, /* BLE MAC stop */
 274:STM32_WPAN/App/app_ble.c **** };
 275:STM32_WPAN/App/app_ble.c **** #endif
 276:STM32_WPAN/App/app_ble.c **** /**
 277:STM32_WPAN/App/app_ble.c ****  * Advertising Data
 278:STM32_WPAN/App/app_ble.c ****  */
 279:STM32_WPAN/App/app_ble.c **** #if (P2P_SERVER2 != 0)
 280:STM32_WPAN/App/app_ble.c **** static const char local_name[] = { AD_TYPE_COMPLETE_LOCAL_NAME, 'P', '2', 'P', 'S', 'R', 'V', '2'};
 281:STM32_WPAN/App/app_ble.c **** uint8_t manuf_data[14] = {
 282:STM32_WPAN/App/app_ble.c ****     sizeof(manuf_data)-1, AD_TYPE_MANUFACTURER_SPECIFIC_DATA,
 283:STM32_WPAN/App/app_ble.c ****     0x01/*SKD version */,
 284:STM32_WPAN/App/app_ble.c ****     CFG_DEV_ID_P2P_SERVER2 /* STM32WB - P2P Server 2*/,
 285:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP A Feature  */,
 286:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP A Feature */,
 287:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP B Feature */,
 288:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP B Feature */,
 289:STM32_WPAN/App/app_ble.c ****     0x00, /* BLE MAC start -MSB */
 290:STM32_WPAN/App/app_ble.c ****     0x00,
 291:STM32_WPAN/App/app_ble.c ****     0x00,
 292:STM32_WPAN/App/app_ble.c ****     0x00,
 293:STM32_WPAN/App/app_ble.c ****     0x00,
 294:STM32_WPAN/App/app_ble.c ****     0x00, /* BLE MAC stop */
 295:STM32_WPAN/App/app_ble.c **** };
 296:STM32_WPAN/App/app_ble.c **** 
 297:STM32_WPAN/App/app_ble.c **** #endif
 298:STM32_WPAN/App/app_ble.c **** 
 299:STM32_WPAN/App/app_ble.c **** #if (P2P_SERVER3 != 0)
 300:STM32_WPAN/App/app_ble.c **** static const char local_name[] = { AD_TYPE_COMPLETE_LOCAL_NAME, 'P', '2', 'P', 'S', 'R', 'V', '3'};
 301:STM32_WPAN/App/app_ble.c **** uint8_t manuf_data[14] = {
 302:STM32_WPAN/App/app_ble.c ****     sizeof(manuf_data)-1, AD_TYPE_MANUFACTURER_SPECIFIC_DATA,
 303:STM32_WPAN/App/app_ble.c ****     0x01/*SKD version */,
 304:STM32_WPAN/App/app_ble.c ****     CFG_DEV_ID_P2P_SERVER3 /* STM32WB - P2P Server 3*/,
 305:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP A Feature  */,
 306:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP A Feature */,
 307:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP B Feature */,
 308:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP B Feature */,
 309:STM32_WPAN/App/app_ble.c ****     0x00, /* BLE MAC start -MSB */
 310:STM32_WPAN/App/app_ble.c ****     0x00,
 311:STM32_WPAN/App/app_ble.c ****     0x00,
 312:STM32_WPAN/App/app_ble.c ****     0x00,
 313:STM32_WPAN/App/app_ble.c ****     0x00,
 314:STM32_WPAN/App/app_ble.c ****     0x00, /* BLE MAC stop */
 315:STM32_WPAN/App/app_ble.c **** };
 316:STM32_WPAN/App/app_ble.c **** #endif
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 7


 317:STM32_WPAN/App/app_ble.c **** 
 318:STM32_WPAN/App/app_ble.c **** #if (P2P_SERVER4 != 0)
 319:STM32_WPAN/App/app_ble.c **** static const char local_name[] = { AD_TYPE_COMPLETE_LOCAL_NAME, 'P', '2', 'P', 'S', 'R', 'V', '4'};
 320:STM32_WPAN/App/app_ble.c **** uint8_t manuf_data[14] = {
 321:STM32_WPAN/App/app_ble.c ****     sizeof(manuf_data)-1, AD_TYPE_MANUFACTURER_SPECIFIC_DATA,
 322:STM32_WPAN/App/app_ble.c ****     0x01/*SKD version */,
 323:STM32_WPAN/App/app_ble.c ****     CFG_DEV_ID_P2P_SERVER4 /* STM32WB - P2P Server 4*/,
 324:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP A Feature  */,
 325:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP A Feature */,
 326:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP B Feature */,
 327:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP B Feature */,
 328:STM32_WPAN/App/app_ble.c ****     0x00, /* BLE MAC start -MSB */
 329:STM32_WPAN/App/app_ble.c ****     0x00,
 330:STM32_WPAN/App/app_ble.c ****     0x00,
 331:STM32_WPAN/App/app_ble.c ****     0x00,
 332:STM32_WPAN/App/app_ble.c ****     0x00,
 333:STM32_WPAN/App/app_ble.c ****     0x00, /* BLE MAC stop */
 334:STM32_WPAN/App/app_ble.c **** };
 335:STM32_WPAN/App/app_ble.c **** #endif
 336:STM32_WPAN/App/app_ble.c **** 
 337:STM32_WPAN/App/app_ble.c **** #if (P2P_SERVER5 != 0)
 338:STM32_WPAN/App/app_ble.c **** static const char local_name[] = { AD_TYPE_COMPLETE_LOCAL_NAME, 'P', '2', 'P', 'S', 'R', 'V', '5'};
 339:STM32_WPAN/App/app_ble.c **** uint8_t manuf_data[14] = {
 340:STM32_WPAN/App/app_ble.c ****     sizeof(manuf_data)-1, AD_TYPE_MANUFACTURER_SPECIFIC_DATA,
 341:STM32_WPAN/App/app_ble.c ****     0x01/*SKD version */,
 342:STM32_WPAN/App/app_ble.c ****     CFG_DEV_ID_P2P_SERVER5 /* STM32WB - P2P Server 5*/,
 343:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP A Feature  */,
 344:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP A Feature */,
 345:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP B Feature */,
 346:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP B Feature */,
 347:STM32_WPAN/App/app_ble.c ****     0x00, /* BLE MAC start -MSB */
 348:STM32_WPAN/App/app_ble.c ****     0x00,
 349:STM32_WPAN/App/app_ble.c ****     0x00,
 350:STM32_WPAN/App/app_ble.c ****     0x00,
 351:STM32_WPAN/App/app_ble.c ****     0x00,
 352:STM32_WPAN/App/app_ble.c ****     0x00, /* BLE MAC stop */
 353:STM32_WPAN/App/app_ble.c **** };
 354:STM32_WPAN/App/app_ble.c **** #endif
 355:STM32_WPAN/App/app_ble.c **** 
 356:STM32_WPAN/App/app_ble.c **** #if (P2P_SERVER6 != 0)
 357:STM32_WPAN/App/app_ble.c **** static const char local_name[] = { AD_TYPE_COMPLETE_LOCAL_NAME, 'P', '2', 'P', 'S', 'R', 'V', '6'};
 358:STM32_WPAN/App/app_ble.c **** uint8_t manuf_data[14] = {
 359:STM32_WPAN/App/app_ble.c ****     sizeof(manuf_data)-1, AD_TYPE_MANUFACTURER_SPECIFIC_DATA,
 360:STM32_WPAN/App/app_ble.c ****     0x01/*SKD version */,
 361:STM32_WPAN/App/app_ble.c ****     CFG_DEV_ID_P2P_SERVER6 /* STM32WB - P2P Server 1*/,
 362:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP A Feature  */,
 363:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP A Feature */,
 364:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP B Feature */,
 365:STM32_WPAN/App/app_ble.c ****     0x00 /* GROUP B Feature */,
 366:STM32_WPAN/App/app_ble.c ****     0x00, /* BLE MAC start -MSB */
 367:STM32_WPAN/App/app_ble.c ****     0x00,
 368:STM32_WPAN/App/app_ble.c ****     0x00,
 369:STM32_WPAN/App/app_ble.c ****     0x00,
 370:STM32_WPAN/App/app_ble.c ****     0x00,
 371:STM32_WPAN/App/app_ble.c ****     0x00, /* BLE MAC stop */
 372:STM32_WPAN/App/app_ble.c **** };
 373:STM32_WPAN/App/app_ble.c **** #endif
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 8


 374:STM32_WPAN/App/app_ble.c **** 
 375:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN PV */
 376:STM32_WPAN/App/app_ble.c **** 
 377:STM32_WPAN/App/app_ble.c **** /* USER CODE END PV */
 378:STM32_WPAN/App/app_ble.c **** 
 379:STM32_WPAN/App/app_ble.c **** /* Private function prototypes -----------------------------------------------*/
 380:STM32_WPAN/App/app_ble.c **** static void BLE_UserEvtRx( void * pPayload );
 381:STM32_WPAN/App/app_ble.c **** static void BLE_StatusNot( HCI_TL_CmdStatus_t status );
 382:STM32_WPAN/App/app_ble.c **** static void Ble_Tl_Init( void );
 383:STM32_WPAN/App/app_ble.c **** static void Ble_Hci_Gap_Gatt_Init(void);
 384:STM32_WPAN/App/app_ble.c **** static const uint8_t* BleGetBdAddress( void );
 385:STM32_WPAN/App/app_ble.c **** static void Adv_Request( APP_BLE_ConnStatus_t New_Status );
 386:STM32_WPAN/App/app_ble.c **** static void Adv_Cancel( void );
 387:STM32_WPAN/App/app_ble.c **** static void Adv_Cancel_Req( void );
 388:STM32_WPAN/App/app_ble.c **** static void Switch_OFF_GPIO( void );
 389:STM32_WPAN/App/app_ble.c **** #if(L2CAP_REQUEST_NEW_CONN_PARAM != 0)
 390:STM32_WPAN/App/app_ble.c **** static void BLE_SVC_L2CAP_Conn_Update(uint16_t Connection_Handle);
 391:STM32_WPAN/App/app_ble.c **** static void Connection_Interval_Update_Req( void );
 392:STM32_WPAN/App/app_ble.c **** #endif
 393:STM32_WPAN/App/app_ble.c **** 
 394:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN PFP */
 395:STM32_WPAN/App/app_ble.c **** 
 396:STM32_WPAN/App/app_ble.c **** /* USER CODE END PFP */
 397:STM32_WPAN/App/app_ble.c **** 
 398:STM32_WPAN/App/app_ble.c **** /* External variables --------------------------------------------------------*/
 399:STM32_WPAN/App/app_ble.c **** 
 400:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN EV */
 401:STM32_WPAN/App/app_ble.c **** 
 402:STM32_WPAN/App/app_ble.c **** /* USER CODE END EV */
 403:STM32_WPAN/App/app_ble.c **** 
 404:STM32_WPAN/App/app_ble.c **** /* Functions Definition ------------------------------------------------------*/
 405:STM32_WPAN/App/app_ble.c **** void APP_BLE_Init( void )
 406:STM32_WPAN/App/app_ble.c **** {
 407:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN APP_BLE_Init_1 */
 408:STM32_WPAN/App/app_ble.c **** 
 409:STM32_WPAN/App/app_ble.c **** /* USER CODE END APP_BLE_Init_1 */
 410:STM32_WPAN/App/app_ble.c ****   SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 411:STM32_WPAN/App/app_ble.c ****   {
 412:STM32_WPAN/App/app_ble.c ****     {{0,0,0}},                          /**< Header unused */
 413:STM32_WPAN/App/app_ble.c ****     {0,                                 /** pBleBufferAddress not used */
 414:STM32_WPAN/App/app_ble.c ****      0,                                 /** BleBufferSize not used */
 415:STM32_WPAN/App/app_ble.c ****      CFG_BLE_NUM_GATT_ATTRIBUTES,
 416:STM32_WPAN/App/app_ble.c ****      CFG_BLE_NUM_GATT_SERVICES,
 417:STM32_WPAN/App/app_ble.c ****      CFG_BLE_ATT_VALUE_ARRAY_SIZE,
 418:STM32_WPAN/App/app_ble.c ****      CFG_BLE_NUM_LINK,
 419:STM32_WPAN/App/app_ble.c ****      CFG_BLE_DATA_LENGTH_EXTENSION,
 420:STM32_WPAN/App/app_ble.c ****      CFG_BLE_PREPARE_WRITE_LIST_SIZE,
 421:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MBLOCK_COUNT,
 422:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MAX_ATT_MTU,
 423:STM32_WPAN/App/app_ble.c ****      CFG_BLE_SLAVE_SCA,
 424:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MASTER_SCA,
 425:STM32_WPAN/App/app_ble.c ****      CFG_BLE_LSE_SOURCE,
 426:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MAX_CONN_EVENT_LENGTH,
 427:STM32_WPAN/App/app_ble.c ****      CFG_BLE_HSE_STARTUP_TIME,
 428:STM32_WPAN/App/app_ble.c ****      CFG_BLE_VITERBI_MODE,
 429:STM32_WPAN/App/app_ble.c ****      CFG_BLE_OPTIONS,
 430:STM32_WPAN/App/app_ble.c ****      0,
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 9


 431:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MAX_COC_INITIATOR_NBR,
 432:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MIN_TX_POWER,
 433:STM32_WPAN/App/app_ble.c ****      CFG_BLE_MAX_TX_POWER,
 434:STM32_WPAN/App/app_ble.c ****      CFG_BLE_RX_MODEL_CONFIG}
 435:STM32_WPAN/App/app_ble.c ****   };
 436:STM32_WPAN/App/app_ble.c **** 
 437:STM32_WPAN/App/app_ble.c ****   /**
 438:STM32_WPAN/App/app_ble.c ****    * Initialize Ble Transport Layer
 439:STM32_WPAN/App/app_ble.c ****    */
 440:STM32_WPAN/App/app_ble.c ****   Ble_Tl_Init( );
 441:STM32_WPAN/App/app_ble.c **** 
 442:STM32_WPAN/App/app_ble.c ****   /**
 443:STM32_WPAN/App/app_ble.c ****    * Do not allow standby in the application
 444:STM32_WPAN/App/app_ble.c ****    */
 445:STM32_WPAN/App/app_ble.c ****   UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 446:STM32_WPAN/App/app_ble.c **** 
 447:STM32_WPAN/App/app_ble.c ****   /**
 448:STM32_WPAN/App/app_ble.c ****    * Register the hci transport layer to handle BLE User Asynchronous Events
 449:STM32_WPAN/App/app_ble.c ****    */
 450:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_RegTask( 1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 451:STM32_WPAN/App/app_ble.c **** 
 452:STM32_WPAN/App/app_ble.c ****   /**
 453:STM32_WPAN/App/app_ble.c ****    * Starts the BLE Stack on CPU2
 454:STM32_WPAN/App/app_ble.c ****    */
 455:STM32_WPAN/App/app_ble.c ****   if (SHCI_C2_BLE_Init( &ble_init_cmd_packet ) != SHCI_Success)
 456:STM32_WPAN/App/app_ble.c ****   {
 457:STM32_WPAN/App/app_ble.c ****     Error_Handler();
 458:STM32_WPAN/App/app_ble.c ****   }
 459:STM32_WPAN/App/app_ble.c **** 
 460:STM32_WPAN/App/app_ble.c ****   /**
 461:STM32_WPAN/App/app_ble.c ****    * Initialization of HCI & GATT & GAP layer
 462:STM32_WPAN/App/app_ble.c ****    */
 463:STM32_WPAN/App/app_ble.c ****   Ble_Hci_Gap_Gatt_Init();
 464:STM32_WPAN/App/app_ble.c **** 
 465:STM32_WPAN/App/app_ble.c ****   /**
 466:STM32_WPAN/App/app_ble.c ****    * Initialization of the BLE Services
 467:STM32_WPAN/App/app_ble.c ****    */
 468:STM32_WPAN/App/app_ble.c ****   SVCCTL_Init();
 469:STM32_WPAN/App/app_ble.c **** 
 470:STM32_WPAN/App/app_ble.c ****   /**
 471:STM32_WPAN/App/app_ble.c ****    * Initialization of the BLE App Context
 472:STM32_WPAN/App/app_ble.c ****    */
 473:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 474:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 475:STM32_WPAN/App/app_ble.c ****   /**
 476:STM32_WPAN/App/app_ble.c ****    * From here, all initialization are BLE application specific
 477:STM32_WPAN/App/app_ble.c ****    */
 478:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_RegTask( 1<<CFG_TASK_ADV_CANCEL_ID, UTIL_SEQ_RFU, Adv_Cancel);
 479:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 )
 480:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_RegTask( 1<<CFG_TASK_CONN_UPDATE_REG_ID, UTIL_SEQ_RFU, Connection_Interval_Update_Req);
 481:STM32_WPAN/App/app_ble.c **** #endif
 482:STM32_WPAN/App/app_ble.c **** 
 483:STM32_WPAN/App/app_ble.c ****   /**
 484:STM32_WPAN/App/app_ble.c ****    * Initialization of ADV - Ad Manufacturer Element - Support OTA Bit Mask
 485:STM32_WPAN/App/app_ble.c ****    */
 486:STM32_WPAN/App/app_ble.c **** #if(BLE_CFG_OTA_REBOOT_CHAR != 0)
 487:STM32_WPAN/App/app_ble.c ****   manuf_data[sizeof(manuf_data)-8] = CFG_FEATURE_OTA_REBOOT;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 10


 488:STM32_WPAN/App/app_ble.c **** #endif
 489:STM32_WPAN/App/app_ble.c **** #if(RADIO_ACTIVITY_EVENT != 0)
 490:STM32_WPAN/App/app_ble.c ****   aci_hal_set_radio_activity_mask(0x0006);
 491:STM32_WPAN/App/app_ble.c **** #endif
 492:STM32_WPAN/App/app_ble.c **** 
 493:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 )
 494:STM32_WPAN/App/app_ble.c ****   index_con_int = 0;
 495:STM32_WPAN/App/app_ble.c ****   mutex = 1;
 496:STM32_WPAN/App/app_ble.c **** #endif
 497:STM32_WPAN/App/app_ble.c ****   /**
 498:STM32_WPAN/App/app_ble.c ****    * Initialize P2P Server Application
 499:STM32_WPAN/App/app_ble.c ****    */
 500:STM32_WPAN/App/app_ble.c ****   P2PS_APP_Init();
 501:STM32_WPAN/App/app_ble.c **** 
 502:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN APP_BLE_Init_3 */
 503:STM32_WPAN/App/app_ble.c **** 
 504:STM32_WPAN/App/app_ble.c **** /* USER CODE END APP_BLE_Init_3 */
 505:STM32_WPAN/App/app_ble.c **** 
 506:STM32_WPAN/App/app_ble.c ****   /**
 507:STM32_WPAN/App/app_ble.c ****    * Create timer to handle the Advertising Stop
 508:STM32_WPAN/App/app_ble.c ****    */
 509:STM32_WPAN/App/app_ble.c ****   HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_Single
 510:STM32_WPAN/App/app_ble.c ****   /**
 511:STM32_WPAN/App/app_ble.c ****    * Create timer to handle the Led Switch OFF
 512:STM32_WPAN/App/app_ble.c ****    */
 513:STM32_WPAN/App/app_ble.c ****   HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.SwitchOffGPIO_timer_Id), hw_ts_SingleSh
 514:STM32_WPAN/App/app_ble.c **** 
 515:STM32_WPAN/App/app_ble.c ****   /**
 516:STM32_WPAN/App/app_ble.c ****    * Make device discoverable
 517:STM32_WPAN/App/app_ble.c ****    */
 518:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = NULL;
 519:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 520:STM32_WPAN/App/app_ble.c **** 
 521:STM32_WPAN/App/app_ble.c ****   /* Initialize intervals for reconnexion without intervals update */
 522:STM32_WPAN/App/app_ble.c ****   AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 523:STM32_WPAN/App/app_ble.c ****   AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 524:STM32_WPAN/App/app_ble.c **** 
 525:STM32_WPAN/App/app_ble.c ****   /**
 526:STM32_WPAN/App/app_ble.c ****    * Start to Advertise to be connected by P2P Client
 527:STM32_WPAN/App/app_ble.c ****    */
 528:STM32_WPAN/App/app_ble.c ****    Adv_Request(APP_BLE_FAST_ADV);
 529:STM32_WPAN/App/app_ble.c **** 
 530:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN APP_BLE_Init_2 */
 531:STM32_WPAN/App/app_ble.c **** 
 532:STM32_WPAN/App/app_ble.c **** /* USER CODE END APP_BLE_Init_2 */
 533:STM32_WPAN/App/app_ble.c ****   return;
 534:STM32_WPAN/App/app_ble.c **** }
 535:STM32_WPAN/App/app_ble.c **** 
 536:STM32_WPAN/App/app_ble.c **** SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification( void *pckt )
 537:STM32_WPAN/App/app_ble.c **** {
 538:STM32_WPAN/App/app_ble.c ****   hci_event_pckt *event_pckt;
 539:STM32_WPAN/App/app_ble.c ****   evt_le_meta_event *meta_evt;
 540:STM32_WPAN/App/app_ble.c ****   evt_blecore_aci *blecore_evt;
 541:STM32_WPAN/App/app_ble.c ****   hci_le_phy_update_complete_event_rp0 *evt_le_phy_update_complete;
 542:STM32_WPAN/App/app_ble.c ****   uint8_t TX_PHY, RX_PHY;
 543:STM32_WPAN/App/app_ble.c ****   tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 544:STM32_WPAN/App/app_ble.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 11


 545:STM32_WPAN/App/app_ble.c ****   event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 546:STM32_WPAN/App/app_ble.c **** 
 547:STM32_WPAN/App/app_ble.c ****   /* USER CODE BEGIN SVCCTL_App_Notification */
 548:STM32_WPAN/App/app_ble.c **** 
 549:STM32_WPAN/App/app_ble.c ****   /* USER CODE END SVCCTL_App_Notification */
 550:STM32_WPAN/App/app_ble.c **** 
 551:STM32_WPAN/App/app_ble.c ****   switch (event_pckt->evt)
 552:STM32_WPAN/App/app_ble.c ****   {
 553:STM32_WPAN/App/app_ble.c ****     case HCI_DISCONNECTION_COMPLETE_EVT_CODE:
 554:STM32_WPAN/App/app_ble.c ****     {
 555:STM32_WPAN/App/app_ble.c ****       hci_disconnection_complete_event_rp0 *disconnection_complete_event;
 556:STM32_WPAN/App/app_ble.c ****       disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) event_pckt->data;
 557:STM32_WPAN/App/app_ble.c **** 
 558:STM32_WPAN/App/app_ble.c ****       if (disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationCo
 559:STM32_WPAN/App/app_ble.c ****       {
 560:STM32_WPAN/App/app_ble.c ****         BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 561:STM32_WPAN/App/app_ble.c ****         BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 562:STM32_WPAN/App/app_ble.c **** 
 563:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("\r\n\r** DISCONNECTION EVENT WITH CLIENT \n");
 564:STM32_WPAN/App/app_ble.c ****       }
 565:STM32_WPAN/App/app_ble.c **** 
 566:STM32_WPAN/App/app_ble.c ****       /* restart advertising */
 567:STM32_WPAN/App/app_ble.c ****       Adv_Request(APP_BLE_FAST_ADV);
 568:STM32_WPAN/App/app_ble.c **** 
 569:STM32_WPAN/App/app_ble.c ****       /**
 570:STM32_WPAN/App/app_ble.c ****        * SPECIFIC to P2P Server APP
 571:STM32_WPAN/App/app_ble.c ****        */
 572:STM32_WPAN/App/app_ble.c ****       handleNotification.P2P_Evt_Opcode = PEER_DISCON_HANDLE_EVT;
 573:STM32_WPAN/App/app_ble.c ****       handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.conn
 574:STM32_WPAN/App/app_ble.c ****       P2PS_APP_Notification(&handleNotification);
 575:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_DISCONN_COMPLETE */
 576:STM32_WPAN/App/app_ble.c **** 
 577:STM32_WPAN/App/app_ble.c ****       /* USER CODE END EVT_DISCONN_COMPLETE */
 578:STM32_WPAN/App/app_ble.c ****     }
 579:STM32_WPAN/App/app_ble.c **** 
 580:STM32_WPAN/App/app_ble.c ****     break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 581:STM32_WPAN/App/app_ble.c **** 
 582:STM32_WPAN/App/app_ble.c ****     case HCI_LE_META_EVT_CODE:
 583:STM32_WPAN/App/app_ble.c ****     {
 584:STM32_WPAN/App/app_ble.c ****       meta_evt = (evt_le_meta_event*) event_pckt->data;
 585:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_LE_META_EVENT */
 586:STM32_WPAN/App/app_ble.c **** 
 587:STM32_WPAN/App/app_ble.c ****       /* USER CODE END EVT_LE_META_EVENT */
 588:STM32_WPAN/App/app_ble.c ****       switch (meta_evt->subevent)
 589:STM32_WPAN/App/app_ble.c ****       {
 590:STM32_WPAN/App/app_ble.c ****         case HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE:
 591:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG("\r\n\r** CONNECTION UPDATE EVENT WITH CLIENT \n");
 592:STM32_WPAN/App/app_ble.c **** 
 593:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN EVT_LE_CONN_UPDATE_COMPLETE */
 594:STM32_WPAN/App/app_ble.c **** 
 595:STM32_WPAN/App/app_ble.c ****           /* USER CODE END EVT_LE_CONN_UPDATE_COMPLETE */
 596:STM32_WPAN/App/app_ble.c ****           break;
 597:STM32_WPAN/App/app_ble.c ****         case HCI_LE_PHY_UPDATE_COMPLETE_SUBEVT_CODE:
 598:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG("EVT_UPDATE_PHY_COMPLETE \n");
 599:STM32_WPAN/App/app_ble.c ****           evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)meta_evt->data;
 600:STM32_WPAN/App/app_ble.c ****           if (evt_le_phy_update_complete->Status == 0)
 601:STM32_WPAN/App/app_ble.c ****           {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 12


 602:STM32_WPAN/App/app_ble.c ****             APP_DBG_MSG("EVT_UPDATE_PHY_COMPLETE, status ok \n");
 603:STM32_WPAN/App/app_ble.c ****           }
 604:STM32_WPAN/App/app_ble.c ****           else
 605:STM32_WPAN/App/app_ble.c ****           {
 606:STM32_WPAN/App/app_ble.c ****             APP_DBG_MSG("EVT_UPDATE_PHY_COMPLETE, status nok \n");
 607:STM32_WPAN/App/app_ble.c ****           }
 608:STM32_WPAN/App/app_ble.c **** 
 609:STM32_WPAN/App/app_ble.c ****           ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle
 610:STM32_WPAN/App/app_ble.c ****           if (ret == BLE_STATUS_SUCCESS)
 611:STM32_WPAN/App/app_ble.c ****           {
 612:STM32_WPAN/App/app_ble.c ****             APP_DBG_MSG("Read_PHY success \n");
 613:STM32_WPAN/App/app_ble.c **** 
 614:STM32_WPAN/App/app_ble.c ****             if ((TX_PHY == TX_2M) && (RX_PHY == RX_2M))
 615:STM32_WPAN/App/app_ble.c ****             {
 616:STM32_WPAN/App/app_ble.c ****               APP_DBG_MSG("PHY Param  TX= %d, RX= %d \n", TX_PHY, RX_PHY);
 617:STM32_WPAN/App/app_ble.c ****             }
 618:STM32_WPAN/App/app_ble.c ****             else
 619:STM32_WPAN/App/app_ble.c ****             {
 620:STM32_WPAN/App/app_ble.c ****               APP_DBG_MSG("PHY Param  TX= %d, RX= %d \n", TX_PHY, RX_PHY);
 621:STM32_WPAN/App/app_ble.c ****             }
 622:STM32_WPAN/App/app_ble.c ****           }
 623:STM32_WPAN/App/app_ble.c ****           else
 624:STM32_WPAN/App/app_ble.c ****           {
 625:STM32_WPAN/App/app_ble.c ****             APP_DBG_MSG("Read conf not succeess \n");
 626:STM32_WPAN/App/app_ble.c ****           }
 627:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN EVT_LE_PHY_UPDATE_COMPLETE */
 628:STM32_WPAN/App/app_ble.c **** 
 629:STM32_WPAN/App/app_ble.c ****           /* USER CODE END EVT_LE_PHY_UPDATE_COMPLETE */
 630:STM32_WPAN/App/app_ble.c ****           break;
 631:STM32_WPAN/App/app_ble.c ****         case HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE:
 632:STM32_WPAN/App/app_ble.c ****         {
 633:STM32_WPAN/App/app_ble.c ****           hci_le_connection_complete_event_rp0 *connection_complete_event;
 634:STM32_WPAN/App/app_ble.c **** 
 635:STM32_WPAN/App/app_ble.c ****           /**
 636:STM32_WPAN/App/app_ble.c ****            * The connection is done, there is no need anymore to schedule the LP ADV
 637:STM32_WPAN/App/app_ble.c ****            */
 638:STM32_WPAN/App/app_ble.c ****           connection_complete_event = (hci_le_connection_complete_event_rp0 *) meta_evt->data;
 639:STM32_WPAN/App/app_ble.c **** 
 640:STM32_WPAN/App/app_ble.c ****           HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 641:STM32_WPAN/App/app_ble.c **** 
 642:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG("HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE for connection handle 0x%x\n", connec
 643:STM32_WPAN/App/app_ble.c ****           if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 644:STM32_WPAN/App/app_ble.c ****           {
 645:STM32_WPAN/App/app_ble.c ****             /* Connection as client */
 646:STM32_WPAN/App/app_ble.c ****             BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 647:STM32_WPAN/App/app_ble.c ****           }
 648:STM32_WPAN/App/app_ble.c ****           else
 649:STM32_WPAN/App/app_ble.c ****           {
 650:STM32_WPAN/App/app_ble.c ****             /* Connection as server */
 651:STM32_WPAN/App/app_ble.c ****             BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 652:STM32_WPAN/App/app_ble.c ****           }
 653:STM32_WPAN/App/app_ble.c ****           BleApplicationContext.BleApplicationContext_legacy.connectionHandle = connection_complete
 654:STM32_WPAN/App/app_ble.c ****           /**
 655:STM32_WPAN/App/app_ble.c ****            * SPECIFIC to P2P Server APP
 656:STM32_WPAN/App/app_ble.c ****            */
 657:STM32_WPAN/App/app_ble.c ****           handleNotification.P2P_Evt_Opcode = PEER_CONN_HANDLE_EVT;
 658:STM32_WPAN/App/app_ble.c ****           handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 13


 659:STM32_WPAN/App/app_ble.c ****           P2PS_APP_Notification(&handleNotification);
 660:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN HCI_EVT_LE_CONN_COMPLETE */
 661:STM32_WPAN/App/app_ble.c **** 
 662:STM32_WPAN/App/app_ble.c ****           /* USER CODE END HCI_EVT_LE_CONN_COMPLETE */
 663:STM32_WPAN/App/app_ble.c ****         }
 664:STM32_WPAN/App/app_ble.c ****         break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 665:STM32_WPAN/App/app_ble.c **** 
 666:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN META_EVT */
 667:STM32_WPAN/App/app_ble.c **** 
 668:STM32_WPAN/App/app_ble.c ****         /* USER CODE END META_EVT */
 669:STM32_WPAN/App/app_ble.c **** 
 670:STM32_WPAN/App/app_ble.c ****         default:
 671:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN SUBEVENT_DEFAULT */
 672:STM32_WPAN/App/app_ble.c **** 
 673:STM32_WPAN/App/app_ble.c ****           /* USER CODE END SUBEVENT_DEFAULT */
 674:STM32_WPAN/App/app_ble.c ****           break;
 675:STM32_WPAN/App/app_ble.c ****       }
 676:STM32_WPAN/App/app_ble.c ****     }
 677:STM32_WPAN/App/app_ble.c ****     break; /* HCI_LE_META_EVT_CODE */
 678:STM32_WPAN/App/app_ble.c **** 
 679:STM32_WPAN/App/app_ble.c ****     case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
 680:STM32_WPAN/App/app_ble.c ****       blecore_evt = (evt_blecore_aci*) event_pckt->data;
 681:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_VENDOR */
 682:STM32_WPAN/App/app_ble.c **** 
 683:STM32_WPAN/App/app_ble.c ****       /* USER CODE END EVT_VENDOR */
 684:STM32_WPAN/App/app_ble.c ****       switch (blecore_evt->ecode)
 685:STM32_WPAN/App/app_ble.c ****       {
 686:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN ecode */
 687:STM32_WPAN/App/app_ble.c ****         aci_gap_pairing_complete_event_rp0 *pairing_complete;
 688:STM32_WPAN/App/app_ble.c **** 
 689:STM32_WPAN/App/app_ble.c ****       case ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE: 
 690:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("\r\n\r** ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE \n");
 691:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 692:STM32_WPAN/App/app_ble.c ****       case ACI_GAP_PASS_KEY_REQ_VSEVT_CODE:  
 693:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("\r\n\r** ACI_GAP_PASS_KEY_REQ_VSEVT_CODE \n");
 694:STM32_WPAN/App/app_ble.c **** /*
 695:STM32_WPAN/App/app_ble.c ****         aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,1
 696:STM32_WPAN/App/app_ble.c **** */
 697:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("\r\n\r** aci_gap_pass_key_resp \n");
 698:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 699:STM32_WPAN/App/app_ble.c ****       case ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE:    
 700:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("\r\n\r** ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE \n");
 701:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE */
 702:STM32_WPAN/App/app_ble.c ****       case ACI_GAP_SLAVE_SECURITY_INITIATED_VSEVT_CODE:   
 703:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("\r\n\r** ACI_GAP_SLAVE_SECURITY_INITIATED_VSEVT_CODE \n");
 704:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_SLAVE_SECURITY_INITIATED_VSEVT_CODE */
 705:STM32_WPAN/App/app_ble.c ****       case ACI_GAP_BOND_LOST_VSEVT_CODE:    
 706:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("\r\n\r** ACI_GAP_BOND_LOST_VSEVT_CODE \n");
 707:STM32_WPAN/App/app_ble.c ****           aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 708:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("\r\n\r** Send allow rebond \n");
 709:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 710:STM32_WPAN/App/app_ble.c **** 
 711:STM32_WPAN/App/app_ble.c ****       case ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE:
 712:STM32_WPAN/App/app_ble.c ****          APP_DBG_MSG("\r\n\r** ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE \n");
 713:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE */
 714:STM32_WPAN/App/app_ble.c ****       case (ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE):
 715:STM32_WPAN/App/app_ble.c ****          APP_DBG_MSG("\r\n\r** ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE\n");
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 14


 716:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE */    
 717:STM32_WPAN/App/app_ble.c ****        case (ACI_GAP_NUMERIC_COMPARISON_VALUE_VSEVT_CODE):
 718:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG("numeric_value = %ld\n",
 719:STM32_WPAN/App/app_ble.c ****                       ((aci_gap_numeric_comparison_value_event_rp0 *)(blecore_evt->data))->Numeric_
 720:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG("Hex_value = %lx\n",
 721:STM32_WPAN/App/app_ble.c ****                       ((aci_gap_numeric_comparison_value_event_rp0 *)(blecore_evt->data))->Numeric_
 722:STM32_WPAN/App/app_ble.c ****           aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContex
 723:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG("\r\n\r** aci_gap_numeric_comparison_value_confirm_yesno-->YES \n");
 724:STM32_WPAN/App/app_ble.c ****       break;
 725:STM32_WPAN/App/app_ble.c ****           case (ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE):
 726:STM32_WPAN/App/app_ble.c ****           {
 727:STM32_WPAN/App/app_ble.c ****             pairing_complete = (aci_gap_pairing_complete_event_rp0*)blecore_evt->data;
 728:STM32_WPAN/App/app_ble.c ****             APP_DBG_MSG("BLE_CTRL_App_Notification: ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE, pairing_co
 729:STM32_WPAN/App/app_ble.c ****             if (pairing_complete->Status == 0)
 730:STM32_WPAN/App/app_ble.c ****             {
 731:STM32_WPAN/App/app_ble.c ****               APP_DBG_MSG("\r\n\r** Pairing OK \n");
 732:STM32_WPAN/App/app_ble.c ****             }
 733:STM32_WPAN/App/app_ble.c ****             else
 734:STM32_WPAN/App/app_ble.c ****             {
 735:STM32_WPAN/App/app_ble.c ****               APP_DBG_MSG("\r\n\r** Pairing KO \n");
 736:STM32_WPAN/App/app_ble.c ****             }
 737:STM32_WPAN/App/app_ble.c ****           }
 738:STM32_WPAN/App/app_ble.c ****            break;    
 739:STM32_WPAN/App/app_ble.c ****       /* USER CODE END ecode */
 740:STM32_WPAN/App/app_ble.c ****       /**
 741:STM32_WPAN/App/app_ble.c ****        * SPECIFIC to P2P Server APP
 742:STM32_WPAN/App/app_ble.c ****        */
 743:STM32_WPAN/App/app_ble.c ****         case ACI_L2CAP_CONNECTION_UPDATE_RESP_VSEVT_CODE:
 744:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 )
 745:STM32_WPAN/App/app_ble.c ****           mutex = 1;
 746:STM32_WPAN/App/app_ble.c **** #endif
 747:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_BLUE_L2CAP_CONNECTION_UPDATE_RESP */
 748:STM32_WPAN/App/app_ble.c **** 
 749:STM32_WPAN/App/app_ble.c ****       /* USER CODE END EVT_BLUE_L2CAP_CONNECTION_UPDATE_RESP */
 750:STM32_WPAN/App/app_ble.c ****       break;
 751:STM32_WPAN/App/app_ble.c ****         case ACI_GAP_PROC_COMPLETE_VSEVT_CODE:
 752:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("\r\n\r** ACI_GAP_PROC_COMPLETE_VSEVT_CODE \n");
 753:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 754:STM32_WPAN/App/app_ble.c **** 
 755:STM32_WPAN/App/app_ble.c ****         /* USER CODE END EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 756:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 757:STM32_WPAN/App/app_ble.c **** #if(RADIO_ACTIVITY_EVENT != 0)
 758:STM32_WPAN/App/app_ble.c ****         case ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE:
 759:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN RADIO_ACTIVITY_EVENT*/
 760:STM32_WPAN/App/app_ble.c ****           BSP_LED_On(LED_GREEN);
 761:STM32_WPAN/App/app_ble.c ****           HW_TS_Start(BleApplicationContext.SwitchOffGPIO_timer_Id, (uint32_t)LED_ON_TIMEOUT);
 762:STM32_WPAN/App/app_ble.c ****         /* USER CODE END RADIO_ACTIVITY_EVENT*/
 763:STM32_WPAN/App/app_ble.c ****           break; /* ACI_HAL_END_OF_RADIO_ACTIVITY_VSEVT_CODE */
 764:STM32_WPAN/App/app_ble.c **** #endif
 765:STM32_WPAN/App/app_ble.c **** 
 766:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN BLUE_EVT */
 767:STM32_WPAN/App/app_ble.c **** 
 768:STM32_WPAN/App/app_ble.c ****       /* USER CODE END BLUE_EVT */
 769:STM32_WPAN/App/app_ble.c ****       }
 770:STM32_WPAN/App/app_ble.c ****       break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 771:STM32_WPAN/App/app_ble.c **** 
 772:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVENT_PCKT */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 15


 773:STM32_WPAN/App/app_ble.c **** 
 774:STM32_WPAN/App/app_ble.c ****       /* USER CODE END EVENT_PCKT */
 775:STM32_WPAN/App/app_ble.c **** 
 776:STM32_WPAN/App/app_ble.c ****       default:
 777:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN ECODE_DEFAULT*/
 778:STM32_WPAN/App/app_ble.c **** 
 779:STM32_WPAN/App/app_ble.c ****       /* USER CODE END ECODE_DEFAULT*/
 780:STM32_WPAN/App/app_ble.c ****       break;
 781:STM32_WPAN/App/app_ble.c ****   }
 782:STM32_WPAN/App/app_ble.c **** 
 783:STM32_WPAN/App/app_ble.c ****   return (SVCCTL_UserEvtFlowEnable);
 784:STM32_WPAN/App/app_ble.c **** }
 785:STM32_WPAN/App/app_ble.c **** 
 786:STM32_WPAN/App/app_ble.c **** APP_BLE_ConnStatus_t APP_BLE_Get_Server_Connection_Status(void)
 787:STM32_WPAN/App/app_ble.c **** {
 788:STM32_WPAN/App/app_ble.c ****     return BleApplicationContext.Device_Connection_Status;
 789:STM32_WPAN/App/app_ble.c **** }
 790:STM32_WPAN/App/app_ble.c **** 
 791:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN FD*/
 792:STM32_WPAN/App/app_ble.c **** void APP_BLE_Key_Button1_Action(void)
 793:STM32_WPAN/App/app_ble.c **** {
 794:STM32_WPAN/App/app_ble.c ****   P2PS_APP_SW1_Button_Action();
 795:STM32_WPAN/App/app_ble.c **** }
 796:STM32_WPAN/App/app_ble.c **** 
 797:STM32_WPAN/App/app_ble.c **** void APP_BLE_Key_Button2_Action(void)
 798:STM32_WPAN/App/app_ble.c **** {
 799:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 )    
 800:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetTask( 1<<CFG_TASK_CONN_UPDATE_REG_ID, CFG_SCH_PRIO_0);
 801:STM32_WPAN/App/app_ble.c **** #endif
 802:STM32_WPAN/App/app_ble.c ****   
 803:STM32_WPAN/App/app_ble.c ****   return;
 804:STM32_WPAN/App/app_ble.c **** }
 805:STM32_WPAN/App/app_ble.c **** 
 806:STM32_WPAN/App/app_ble.c **** void APP_BLE_Key_Button3_Action(void)
 807:STM32_WPAN/App/app_ble.c **** {
 808:STM32_WPAN/App/app_ble.c **** }
 809:STM32_WPAN/App/app_ble.c **** 
 810:STM32_WPAN/App/app_ble.c **** /* USER CODE END FD*/
 811:STM32_WPAN/App/app_ble.c **** /*************************************************************
 812:STM32_WPAN/App/app_ble.c ****  *
 813:STM32_WPAN/App/app_ble.c ****  * LOCAL FUNCTIONS
 814:STM32_WPAN/App/app_ble.c ****  *
 815:STM32_WPAN/App/app_ble.c ****  *************************************************************/
 816:STM32_WPAN/App/app_ble.c **** static void Ble_Tl_Init( void )
 817:STM32_WPAN/App/app_ble.c **** {
 818:STM32_WPAN/App/app_ble.c ****   HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;
 819:STM32_WPAN/App/app_ble.c **** 
 820:STM32_WPAN/App/app_ble.c ****   Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 821:STM32_WPAN/App/app_ble.c ****   Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 822:STM32_WPAN/App/app_ble.c ****   hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 823:STM32_WPAN/App/app_ble.c **** 
 824:STM32_WPAN/App/app_ble.c ****   return;
 825:STM32_WPAN/App/app_ble.c **** }
 826:STM32_WPAN/App/app_ble.c **** 
 827:STM32_WPAN/App/app_ble.c **** static void Ble_Hci_Gap_Gatt_Init(void){
 828:STM32_WPAN/App/app_ble.c **** 
 829:STM32_WPAN/App/app_ble.c ****   uint8_t role;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 16


 830:STM32_WPAN/App/app_ble.c ****   uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
 831:STM32_WPAN/App/app_ble.c ****   const uint8_t *bd_addr;
 832:STM32_WPAN/App/app_ble.c ****   uint16_t appearance[1] = { BLE_CFG_GAP_APPEARANCE };
 833:STM32_WPAN/App/app_ble.c **** 
 834:STM32_WPAN/App/app_ble.c ****   /**
 835:STM32_WPAN/App/app_ble.c ****    * Initialize HCI layer
 836:STM32_WPAN/App/app_ble.c ****    */
 837:STM32_WPAN/App/app_ble.c ****   /*HCI Reset to synchronise BLE Stack*/
 838:STM32_WPAN/App/app_ble.c ****   hci_reset();
 839:STM32_WPAN/App/app_ble.c **** 
 840:STM32_WPAN/App/app_ble.c ****   /**
 841:STM32_WPAN/App/app_ble.c ****    * Write the BD Address
 842:STM32_WPAN/App/app_ble.c ****    */
 843:STM32_WPAN/App/app_ble.c **** 
 844:STM32_WPAN/App/app_ble.c ****   bd_addr = BleGetBdAddress();
 845:STM32_WPAN/App/app_ble.c ****   aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 846:STM32_WPAN/App/app_ble.c ****                             CONFIG_DATA_PUBADDR_LEN,
 847:STM32_WPAN/App/app_ble.c ****                             (uint8_t*) bd_addr);
 848:STM32_WPAN/App/app_ble.c **** 
 849:STM32_WPAN/App/app_ble.c **** #if (CFG_BLE_ADDRESS_TYPE == PUBLIC_ADDR)
 850:STM32_WPAN/App/app_ble.c ****   /* BLE MAC in ADV Packet */
 851:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-6] = bd_addr[5];
 852:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-5] = bd_addr[4];
 853:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-4] = bd_addr[3];
 854:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-3] = bd_addr[2];
 855:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-2] = bd_addr[1];
 856:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-1] = bd_addr[0];
 857:STM32_WPAN/App/app_ble.c **** #endif
 858:STM32_WPAN/App/app_ble.c **** 
 859:STM32_WPAN/App/app_ble.c ****   /**
 860:STM32_WPAN/App/app_ble.c ****    * Static random Address
 861:STM32_WPAN/App/app_ble.c ****    * The two upper bits shall be set to 1
 862:STM32_WPAN/App/app_ble.c ****    * The lowest 32bits is read from the UDN to differentiate between devices
 863:STM32_WPAN/App/app_ble.c ****    * The RNG may be used to provide a random number on each power on
 864:STM32_WPAN/App/app_ble.c ****    */
 865:STM32_WPAN/App/app_ble.c **** #if defined(CFG_STATIC_RANDOM_ADDRESS)
 866:STM32_WPAN/App/app_ble.c ****   srd_bd_addr[0] = CFG_STATIC_RANDOM_ADDRESS & 0xFFFFFFFF;
 867:STM32_WPAN/App/app_ble.c ****   srd_bd_addr[1] = (uint32_t)((uint64_t)CFG_STATIC_RANDOM_ADDRESS >> 32);
 868:STM32_WPAN/App/app_ble.c ****   srd_bd_addr[1] |= 0xC000; /* The two upper bits shall be set to 1 */
 869:STM32_WPAN/App/app_ble.c **** #elif (CFG_BLE_ADDRESS_TYPE == RANDOM_ADDR)
 870:STM32_WPAN/App/app_ble.c ****   /* Get RNG semaphore */
 871:STM32_WPAN/App/app_ble.c ****   while( LL_HSEM_1StepLock( HSEM, CFG_HW_RNG_SEMID ) );
 872:STM32_WPAN/App/app_ble.c **** 
 873:STM32_WPAN/App/app_ble.c ****   /* Enable RNG */
 874:STM32_WPAN/App/app_ble.c ****   __HAL_RNG_ENABLE(&hrng);
 875:STM32_WPAN/App/app_ble.c **** 
 876:STM32_WPAN/App/app_ble.c ****   /* Enable HSI48 oscillator */
 877:STM32_WPAN/App/app_ble.c ****   LL_RCC_HSI48_Enable();
 878:STM32_WPAN/App/app_ble.c ****   /* Wait until HSI48 is ready */
 879:STM32_WPAN/App/app_ble.c ****   while( ! LL_RCC_HSI48_IsReady( ) );
 880:STM32_WPAN/App/app_ble.c **** 
 881:STM32_WPAN/App/app_ble.c ****   if (HAL_RNG_GenerateRandomNumber(&hrng, &srd_bd_addr[1]) != HAL_OK)
 882:STM32_WPAN/App/app_ble.c ****   {
 883:STM32_WPAN/App/app_ble.c ****     /* Random number generation error */
 884:STM32_WPAN/App/app_ble.c ****     Error_Handler();
 885:STM32_WPAN/App/app_ble.c ****   }
 886:STM32_WPAN/App/app_ble.c ****   if (HAL_RNG_GenerateRandomNumber(&hrng, &srd_bd_addr[0]) != HAL_OK)
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 17


 887:STM32_WPAN/App/app_ble.c ****   {
 888:STM32_WPAN/App/app_ble.c ****     /* Random number generation error */
 889:STM32_WPAN/App/app_ble.c ****     Error_Handler();
 890:STM32_WPAN/App/app_ble.c ****   }
 891:STM32_WPAN/App/app_ble.c ****   srd_bd_addr[1] |= 0xC000; /* The two upper bits shall be set to 1 */
 892:STM32_WPAN/App/app_ble.c **** 
 893:STM32_WPAN/App/app_ble.c ****   /* Disable HSI48 oscillator */
 894:STM32_WPAN/App/app_ble.c ****   LL_RCC_HSI48_Disable();
 895:STM32_WPAN/App/app_ble.c **** 
 896:STM32_WPAN/App/app_ble.c ****   /* Disable RNG */
 897:STM32_WPAN/App/app_ble.c ****   __HAL_RNG_DISABLE(&hrng);
 898:STM32_WPAN/App/app_ble.c **** 
 899:STM32_WPAN/App/app_ble.c ****   /* Release RNG semaphore */
 900:STM32_WPAN/App/app_ble.c ****   LL_HSEM_ReleaseLock( HSEM, CFG_HW_RNG_SEMID, 0 );
 901:STM32_WPAN/App/app_ble.c **** #endif
 902:STM32_WPAN/App/app_ble.c **** 
 903:STM32_WPAN/App/app_ble.c **** #if (CFG_BLE_ADDRESS_TYPE == STATIC_RANDOM_ADDR)
 904:STM32_WPAN/App/app_ble.c ****   /* BLE MAC in ADV Packet */
 905:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-6] = srd_bd_addr[1] >> 8 ;
 906:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-5] = srd_bd_addr[1];
 907:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-4] = srd_bd_addr[0] >> 24;
 908:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-3] = srd_bd_addr[0] >> 16;
 909:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-2] = srd_bd_addr[0] >> 8;
 910:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-1] = srd_bd_addr[0];
 911:STM32_WPAN/App/app_ble.c **** 
 912:STM32_WPAN/App/app_ble.c ****   aci_hal_write_config_data( CONFIG_DATA_RANDOM_ADDRESS_OFFSET, CONFIG_DATA_RANDOM_ADDRESS_LEN, (ui
 913:STM32_WPAN/App/app_ble.c **** #endif
 914:STM32_WPAN/App/app_ble.c **** 
 915:STM32_WPAN/App/app_ble.c ****   /**
 916:STM32_WPAN/App/app_ble.c ****    * Write Identity root key used to derive LTK and CSRK
 917:STM32_WPAN/App/app_ble.c ****    */
 918:STM32_WPAN/App/app_ble.c ****   aci_hal_write_config_data( CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)BLE_CFG_IR_VALUE 
 919:STM32_WPAN/App/app_ble.c **** 
 920:STM32_WPAN/App/app_ble.c ****   /**
 921:STM32_WPAN/App/app_ble.c ****    * Write Encryption root key used to derive LTK and CSRK
 922:STM32_WPAN/App/app_ble.c ****    */
 923:STM32_WPAN/App/app_ble.c ****   aci_hal_write_config_data( CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)BLE_CFG_ER_VALUE 
 924:STM32_WPAN/App/app_ble.c **** 
 925:STM32_WPAN/App/app_ble.c ****   /**
 926:STM32_WPAN/App/app_ble.c ****    * Set TX Power to 0dBm.
 927:STM32_WPAN/App/app_ble.c ****    */
 928:STM32_WPAN/App/app_ble.c ****   aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 929:STM32_WPAN/App/app_ble.c **** 
 930:STM32_WPAN/App/app_ble.c ****   /**
 931:STM32_WPAN/App/app_ble.c ****    * Initialize GATT interface
 932:STM32_WPAN/App/app_ble.c ****    */
 933:STM32_WPAN/App/app_ble.c ****   aci_gatt_init();
 934:STM32_WPAN/App/app_ble.c **** 
 935:STM32_WPAN/App/app_ble.c ****   /**
 936:STM32_WPAN/App/app_ble.c ****    * Initialize GAP interface
 937:STM32_WPAN/App/app_ble.c ****    */
 938:STM32_WPAN/App/app_ble.c ****   role = 0;
 939:STM32_WPAN/App/app_ble.c **** 
 940:STM32_WPAN/App/app_ble.c **** #if (BLE_CFG_PERIPHERAL == 1)
 941:STM32_WPAN/App/app_ble.c ****   role |= GAP_PERIPHERAL_ROLE;
 942:STM32_WPAN/App/app_ble.c **** #endif
 943:STM32_WPAN/App/app_ble.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 18


 944:STM32_WPAN/App/app_ble.c **** #if (BLE_CFG_CENTRAL == 1)
 945:STM32_WPAN/App/app_ble.c ****   role |= GAP_CENTRAL_ROLE;
 946:STM32_WPAN/App/app_ble.c **** #endif
 947:STM32_WPAN/App/app_ble.c **** 
 948:STM32_WPAN/App/app_ble.c ****   if (role > 0)
 949:STM32_WPAN/App/app_ble.c ****   {
 950:STM32_WPAN/App/app_ble.c ****     const char *name = "IULS";
 951:STM32_WPAN/App/app_ble.c ****     aci_gap_init(role,
 952:STM32_WPAN/App/app_ble.c **** #if ((CFG_BLE_ADDRESS_TYPE == RESOLVABLE_PRIVATE_ADDR) || (CFG_BLE_ADDRESS_TYPE == NON_RESOLVABLE_P
 953:STM32_WPAN/App/app_ble.c ****                  2,
 954:STM32_WPAN/App/app_ble.c **** #else
 955:STM32_WPAN/App/app_ble.c ****                  0,
 956:STM32_WPAN/App/app_ble.c **** #endif
 957:STM32_WPAN/App/app_ble.c ****                  APPBLE_GAP_DEVICE_NAME_LENGTH,
 958:STM32_WPAN/App/app_ble.c ****                  &gap_service_handle,
 959:STM32_WPAN/App/app_ble.c ****                  &gap_dev_name_char_handle,
 960:STM32_WPAN/App/app_ble.c ****                  &gap_appearance_char_handle);
 961:STM32_WPAN/App/app_ble.c **** 
 962:STM32_WPAN/App/app_ble.c ****     if (aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (
 963:STM32_WPAN/App/app_ble.c ****     {
 964:STM32_WPAN/App/app_ble.c ****       BLE_DBG_SVCCTL_MSG("Device Name aci_gatt_update_char_value failed.\n");
 965:STM32_WPAN/App/app_ble.c ****     }
 966:STM32_WPAN/App/app_ble.c ****   }
 967:STM32_WPAN/App/app_ble.c **** 
 968:STM32_WPAN/App/app_ble.c ****   if(aci_gatt_update_char_value(gap_service_handle,
 969:STM32_WPAN/App/app_ble.c ****                                 gap_appearance_char_handle,
 970:STM32_WPAN/App/app_ble.c ****                                 0,
 971:STM32_WPAN/App/app_ble.c ****                                 2,
 972:STM32_WPAN/App/app_ble.c ****                                 (uint8_t *)&appearance))
 973:STM32_WPAN/App/app_ble.c ****   {
 974:STM32_WPAN/App/app_ble.c ****     BLE_DBG_SVCCTL_MSG("Appearance aci_gatt_update_char_value failed.\n");
 975:STM32_WPAN/App/app_ble.c ****   }
 976:STM32_WPAN/App/app_ble.c ****   /**
 977:STM32_WPAN/App/app_ble.c ****    * Initialize Default PHY
 978:STM32_WPAN/App/app_ble.c ****    */
 979:STM32_WPAN/App/app_ble.c ****   hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 980:STM32_WPAN/App/app_ble.c **** 
 981:STM32_WPAN/App/app_ble.c ****   /**
 982:STM32_WPAN/App/app_ble.c ****    * Initialize IO capability
 983:STM32_WPAN/App/app_ble.c ****    */
 984:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABIL
 985:STM32_WPAN/App/app_ble.c ****   aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioC
 986:STM32_WPAN/App/app_ble.c **** 
 987:STM32_WPAN/App/app_ble.c ****   /**
 988:STM32_WPAN/App/app_ble.c ****    * Initialize authentication
 989:STM32_WPAN/App/app_ble.c ****    */
 990:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTI
 991:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_EN
 992:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_EN
 993:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXE
 994:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 995:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MO
 996:STM32_WPAN/App/app_ble.c **** 
 997:STM32_WPAN/App/app_ble.c ****   aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecu
 998:STM32_WPAN/App/app_ble.c ****                                          BleApplicationContext.BleApplicationContext_legacy.bleSecu
 999:STM32_WPAN/App/app_ble.c ****                                          CFG_SC_SUPPORT,
1000:STM32_WPAN/App/app_ble.c ****                                          CFG_KEYPRESS_NOTIFICATION_SUPPORT,
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 19


1001:STM32_WPAN/App/app_ble.c ****                                          BleApplicationContext.BleApplicationContext_legacy.bleSecu
1002:STM32_WPAN/App/app_ble.c ****                                          BleApplicationContext.BleApplicationContext_legacy.bleSecu
1003:STM32_WPAN/App/app_ble.c ****                                          BleApplicationContext.BleApplicationContext_legacy.bleSecu
1004:STM32_WPAN/App/app_ble.c ****                                          BleApplicationContext.BleApplicationContext_legacy.bleSecu
1005:STM32_WPAN/App/app_ble.c ****                                          CFG_BLE_ADDRESS_TYPE
1006:STM32_WPAN/App/app_ble.c ****                                          );
1007:STM32_WPAN/App/app_ble.c **** 
1008:STM32_WPAN/App/app_ble.c ****   /**
1009:STM32_WPAN/App/app_ble.c ****    * Initialize whitelist
1010:STM32_WPAN/App/app_ble.c ****    */
1011:STM32_WPAN/App/app_ble.c ****    if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
1012:STM32_WPAN/App/app_ble.c ****    {
1013:STM32_WPAN/App/app_ble.c ****      aci_gap_configure_whitelist();
1014:STM32_WPAN/App/app_ble.c ****    }
1015:STM32_WPAN/App/app_ble.c **** }
1016:STM32_WPAN/App/app_ble.c **** 
1017:STM32_WPAN/App/app_ble.c **** static void Adv_Request(APP_BLE_ConnStatus_t New_Status)
1018:STM32_WPAN/App/app_ble.c **** {
1019:STM32_WPAN/App/app_ble.c ****   tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
1020:STM32_WPAN/App/app_ble.c ****   uint16_t Min_Inter, Max_Inter;
1021:STM32_WPAN/App/app_ble.c **** 
1022:STM32_WPAN/App/app_ble.c ****   if (New_Status == APP_BLE_FAST_ADV)
1023:STM32_WPAN/App/app_ble.c ****   {
1024:STM32_WPAN/App/app_ble.c ****     Min_Inter = AdvIntervalMin;
1025:STM32_WPAN/App/app_ble.c ****     Max_Inter = AdvIntervalMax;
1026:STM32_WPAN/App/app_ble.c ****   }
1027:STM32_WPAN/App/app_ble.c ****   else
1028:STM32_WPAN/App/app_ble.c ****   {
1029:STM32_WPAN/App/app_ble.c ****     Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
1030:STM32_WPAN/App/app_ble.c ****     Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
1031:STM32_WPAN/App/app_ble.c ****   }
1032:STM32_WPAN/App/app_ble.c **** 
1033:STM32_WPAN/App/app_ble.c ****     /**
1034:STM32_WPAN/App/app_ble.c ****      * Stop the timer, it will be restarted for a new shot
1035:STM32_WPAN/App/app_ble.c ****      * It does not hurt if the timer was not running
1036:STM32_WPAN/App/app_ble.c ****      */
1037:STM32_WPAN/App/app_ble.c ****     HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
1038:STM32_WPAN/App/app_ble.c **** 
1039:STM32_WPAN/App/app_ble.c ****     APP_DBG_MSG("First index in %d state \n", BleApplicationContext.Device_Connection_Status);
1040:STM32_WPAN/App/app_ble.c **** 
1041:STM32_WPAN/App/app_ble.c ****     if ((New_Status == APP_BLE_LP_ADV)
1042:STM32_WPAN/App/app_ble.c ****         && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
1043:STM32_WPAN/App/app_ble.c ****             || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
1044:STM32_WPAN/App/app_ble.c ****     {
1045:STM32_WPAN/App/app_ble.c ****       /* Connection in ADVERTISE mode have to stop the current advertising */
1046:STM32_WPAN/App/app_ble.c ****       ret = aci_gap_set_non_discoverable();
1047:STM32_WPAN/App/app_ble.c ****       if (ret == BLE_STATUS_SUCCESS)
1048:STM32_WPAN/App/app_ble.c ****       {
1049:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("Successfully Stopped Advertising \n");
1050:STM32_WPAN/App/app_ble.c ****       }
1051:STM32_WPAN/App/app_ble.c ****       else
1052:STM32_WPAN/App/app_ble.c ****       {
1053:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("Stop Advertising Failed , result: %d \n", ret);
1054:STM32_WPAN/App/app_ble.c ****       }
1055:STM32_WPAN/App/app_ble.c ****     }
1056:STM32_WPAN/App/app_ble.c **** 
1057:STM32_WPAN/App/app_ble.c ****     BleApplicationContext.Device_Connection_Status = New_Status;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 20


1058:STM32_WPAN/App/app_ble.c ****     /* Start Fast or Low Power Advertising */
1059:STM32_WPAN/App/app_ble.c ****     ret = aci_gap_set_discoverable(
1060:STM32_WPAN/App/app_ble.c ****         ADV_IND,
1061:STM32_WPAN/App/app_ble.c ****         Min_Inter,
1062:STM32_WPAN/App/app_ble.c ****         Max_Inter,
1063:STM32_WPAN/App/app_ble.c ****         CFG_BLE_ADDRESS_TYPE,
1064:STM32_WPAN/App/app_ble.c ****         NO_WHITE_LIST_USE, /* use white list */
1065:STM32_WPAN/App/app_ble.c ****         sizeof(local_name),
1066:STM32_WPAN/App/app_ble.c ****         (uint8_t*) &local_name,
1067:STM32_WPAN/App/app_ble.c ****         BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen,
1068:STM32_WPAN/App/app_ble.c ****         BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
1069:STM32_WPAN/App/app_ble.c ****         0,
1070:STM32_WPAN/App/app_ble.c ****         0);
1071:STM32_WPAN/App/app_ble.c **** 
1072:STM32_WPAN/App/app_ble.c ****     /* Update Advertising data */
1073:STM32_WPAN/App/app_ble.c ****     ret = aci_gap_update_adv_data(sizeof(manuf_data), (uint8_t*) manuf_data);
1074:STM32_WPAN/App/app_ble.c ****     if (ret == BLE_STATUS_SUCCESS)
1075:STM32_WPAN/App/app_ble.c ****     {
1076:STM32_WPAN/App/app_ble.c ****       if (New_Status == APP_BLE_FAST_ADV)
1077:STM32_WPAN/App/app_ble.c ****       {
1078:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("Successfully Start Fast Advertising \n" );
1079:STM32_WPAN/App/app_ble.c ****         /* Start Timer to STOP ADV - TIMEOUT */
1080:STM32_WPAN/App/app_ble.c ****         HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
1081:STM32_WPAN/App/app_ble.c ****       }
1082:STM32_WPAN/App/app_ble.c ****       else
1083:STM32_WPAN/App/app_ble.c ****       {
1084:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("Successfully Start Low Power Advertising \n");
1085:STM32_WPAN/App/app_ble.c ****       }
1086:STM32_WPAN/App/app_ble.c ****     }
1087:STM32_WPAN/App/app_ble.c ****     else
1088:STM32_WPAN/App/app_ble.c ****     {
1089:STM32_WPAN/App/app_ble.c ****       if (New_Status == APP_BLE_FAST_ADV)
1090:STM32_WPAN/App/app_ble.c ****       {
1091:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("Start Fast Advertising Failed , result: %d \n", ret);
1092:STM32_WPAN/App/app_ble.c ****       }
1093:STM32_WPAN/App/app_ble.c ****       else
1094:STM32_WPAN/App/app_ble.c ****       {
1095:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("Start Low Power Advertising Failed , result: %d \n", ret);
1096:STM32_WPAN/App/app_ble.c ****       }
1097:STM32_WPAN/App/app_ble.c ****     }
1098:STM32_WPAN/App/app_ble.c **** 
1099:STM32_WPAN/App/app_ble.c ****   return;
1100:STM32_WPAN/App/app_ble.c **** }
1101:STM32_WPAN/App/app_ble.c **** 
1102:STM32_WPAN/App/app_ble.c **** const uint8_t* BleGetBdAddress( void )
1103:STM32_WPAN/App/app_ble.c **** {
1104:STM32_WPAN/App/app_ble.c ****   uint8_t *otp_addr;
1105:STM32_WPAN/App/app_ble.c ****   const uint8_t *bd_addr;
1106:STM32_WPAN/App/app_ble.c ****   uint32_t udn;
1107:STM32_WPAN/App/app_ble.c ****   uint32_t company_id;
1108:STM32_WPAN/App/app_ble.c ****   uint32_t device_id;
1109:STM32_WPAN/App/app_ble.c **** 
1110:STM32_WPAN/App/app_ble.c ****   udn = LL_FLASH_GetUDN();
1111:STM32_WPAN/App/app_ble.c **** 
1112:STM32_WPAN/App/app_ble.c ****   if(udn != 0xFFFFFFFF)
1113:STM32_WPAN/App/app_ble.c ****   {
1114:STM32_WPAN/App/app_ble.c ****     company_id = LL_FLASH_GetSTCompanyID();
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 21


1115:STM32_WPAN/App/app_ble.c ****     device_id = LL_FLASH_GetDeviceID();
1116:STM32_WPAN/App/app_ble.c **** 
1117:STM32_WPAN/App/app_ble.c **** /**
1118:STM32_WPAN/App/app_ble.c ****  * Public Address with the ST company ID
1119:STM32_WPAN/App/app_ble.c ****  * bit[47:24] : 24bits (OUI) equal to the company ID
1120:STM32_WPAN/App/app_ble.c ****  * bit[23:16] : Device ID.
1121:STM32_WPAN/App/app_ble.c ****  * bit[15:0] : The last 16bits from the UDN
1122:STM32_WPAN/App/app_ble.c ****  * Note: In order to use the Public Address in a final product, a dedicated
1123:STM32_WPAN/App/app_ble.c ****  * 24bits company ID (OUI) shall be bought.
1124:STM32_WPAN/App/app_ble.c ****  */
1125:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[0] = (uint8_t)(udn & 0x000000FF);
1126:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[1] = (uint8_t)( (udn & 0x0000FF00) >> 8 );
1127:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[2] = (uint8_t)device_id;
1128:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[3] = (uint8_t)(company_id & 0x000000FF);
1129:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[4] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
1130:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[5] = (uint8_t)( (company_id & 0x00FF0000) >> 16 );
1131:STM32_WPAN/App/app_ble.c **** 
1132:STM32_WPAN/App/app_ble.c ****     bd_addr = (const uint8_t *)bd_addr_udn;
1133:STM32_WPAN/App/app_ble.c ****   }
1134:STM32_WPAN/App/app_ble.c ****   else
1135:STM32_WPAN/App/app_ble.c ****   {
1136:STM32_WPAN/App/app_ble.c ****     otp_addr = OTP_Read(0);
1137:STM32_WPAN/App/app_ble.c ****     if(otp_addr)
1138:STM32_WPAN/App/app_ble.c ****     {
1139:STM32_WPAN/App/app_ble.c ****       bd_addr = ((OTP_ID0_t*)otp_addr)->bd_address;
1140:STM32_WPAN/App/app_ble.c ****     }
1141:STM32_WPAN/App/app_ble.c ****     else
1142:STM32_WPAN/App/app_ble.c ****     {
1143:STM32_WPAN/App/app_ble.c ****       bd_addr = M_bd_addr;
1144:STM32_WPAN/App/app_ble.c ****     }
1145:STM32_WPAN/App/app_ble.c ****   }
1146:STM32_WPAN/App/app_ble.c **** 
1147:STM32_WPAN/App/app_ble.c ****   return bd_addr;
1148:STM32_WPAN/App/app_ble.c **** }
1149:STM32_WPAN/App/app_ble.c **** 
1150:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN FD_LOCAL_FUNCTION */
1151:STM32_WPAN/App/app_ble.c **** 
1152:STM32_WPAN/App/app_ble.c **** /* USER CODE END FD_LOCAL_FUNCTION */
1153:STM32_WPAN/App/app_ble.c **** 
1154:STM32_WPAN/App/app_ble.c **** /*************************************************************
1155:STM32_WPAN/App/app_ble.c ****  *
1156:STM32_WPAN/App/app_ble.c ****  *SPECIFIC FUNCTIONS FOR P2P SERVER
1157:STM32_WPAN/App/app_ble.c ****  *
1158:STM32_WPAN/App/app_ble.c ****  *************************************************************/
1159:STM32_WPAN/App/app_ble.c **** static void Adv_Cancel( void )
1160:STM32_WPAN/App/app_ble.c **** {
1161:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Adv_Cancel_1 */
1162:STM32_WPAN/App/app_ble.c ****   BSP_LED_Off(LED_GREEN);
1163:STM32_WPAN/App/app_ble.c **** /* USER CODE END Adv_Cancel_1 */
1164:STM32_WPAN/App/app_ble.c **** 
1165:STM32_WPAN/App/app_ble.c ****   if (BleApplicationContext.Device_Connection_Status != APP_BLE_CONNECTED_SERVER)
1166:STM32_WPAN/App/app_ble.c **** 
1167:STM32_WPAN/App/app_ble.c ****   {
1168:STM32_WPAN/App/app_ble.c **** 
1169:STM32_WPAN/App/app_ble.c ****     tBleStatus result = 0x00;
1170:STM32_WPAN/App/app_ble.c **** 
1171:STM32_WPAN/App/app_ble.c ****     result = aci_gap_set_non_discoverable();
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 22


1172:STM32_WPAN/App/app_ble.c **** 
1173:STM32_WPAN/App/app_ble.c ****     BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
1174:STM32_WPAN/App/app_ble.c ****     if (result == BLE_STATUS_SUCCESS)
1175:STM32_WPAN/App/app_ble.c ****     {
1176:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("  \r\n\r");APP_DBG_MSG("** STOP ADVERTISING **  \r\n\r");
1177:STM32_WPAN/App/app_ble.c ****     }
1178:STM32_WPAN/App/app_ble.c ****     else
1179:STM32_WPAN/App/app_ble.c ****     {
1180:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("** STOP ADVERTISING **  Failed \r\n\r");
1181:STM32_WPAN/App/app_ble.c ****     }
1182:STM32_WPAN/App/app_ble.c **** 
1183:STM32_WPAN/App/app_ble.c ****   }
1184:STM32_WPAN/App/app_ble.c **** 
1185:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Adv_Cancel_2 */
1186:STM32_WPAN/App/app_ble.c **** 
1187:STM32_WPAN/App/app_ble.c **** /* USER CODE END Adv_Cancel_2 */
1188:STM32_WPAN/App/app_ble.c ****   return;
1189:STM32_WPAN/App/app_ble.c **** }
1190:STM32_WPAN/App/app_ble.c **** 
1191:STM32_WPAN/App/app_ble.c **** static void Adv_Cancel_Req( void )
1192:STM32_WPAN/App/app_ble.c **** {
1193:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Adv_Cancel_Req_1 */
1194:STM32_WPAN/App/app_ble.c **** 
1195:STM32_WPAN/App/app_ble.c **** /* USER CODE END Adv_Cancel_Req_1 */
1196:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetTask(1 << CFG_TASK_ADV_CANCEL_ID, CFG_SCH_PRIO_0);
1197:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Adv_Cancel_Req_2 */
1198:STM32_WPAN/App/app_ble.c **** 
1199:STM32_WPAN/App/app_ble.c **** /* USER CODE END Adv_Cancel_Req_2 */
1200:STM32_WPAN/App/app_ble.c ****   return;
1201:STM32_WPAN/App/app_ble.c **** }
1202:STM32_WPAN/App/app_ble.c **** 
1203:STM32_WPAN/App/app_ble.c **** static void Switch_OFF_GPIO(){
  28              		.loc 1 1203 30 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
1204:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Switch_OFF_GPIO */
1205:STM32_WPAN/App/app_ble.c ****   BSP_LED_Off(LED_GREEN);
  37              		.loc 1 1205 3 view .LVU1
  38 0002 0120     		movs	r0, #1
  39 0004 FFF7FEFF 		bl	BSP_LED_Off
  40              	.LVL0:
1206:STM32_WPAN/App/app_ble.c **** /* USER CODE END Switch_OFF_GPIO */
1207:STM32_WPAN/App/app_ble.c **** }
  41              		.loc 1 1207 1 is_stmt 0 view .LVU2
  42 0008 08BD     		pop	{r3, pc}
  43              		.cfi_endproc
  44              	.LFE1274:
  46              		.section	.text.Adv_Cancel_Req,"ax",%progbits
  47              		.align	1
  48              		.syntax unified
  49              		.thumb
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 23


  50              		.thumb_func
  51              		.fpu fpv4-sp-d16
  53              	Adv_Cancel_Req:
  54              	.LFB1273:
1192:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Adv_Cancel_Req_1 */
  55              		.loc 1 1192 1 is_stmt 1 view -0
  56              		.cfi_startproc
  57              		@ args = 0, pretend = 0, frame = 0
  58              		@ frame_needed = 0, uses_anonymous_args = 0
  59 0000 08B5     		push	{r3, lr}
  60              	.LCFI1:
  61              		.cfi_def_cfa_offset 8
  62              		.cfi_offset 3, -8
  63              		.cfi_offset 14, -4
1196:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Adv_Cancel_Req_2 */
  64              		.loc 1 1196 3 view .LVU4
  65 0002 0021     		movs	r1, #0
  66 0004 0120     		movs	r0, #1
  67 0006 FFF7FEFF 		bl	UTIL_SEQ_SetTask
  68              	.LVL1:
1200:STM32_WPAN/App/app_ble.c **** }
  69              		.loc 1 1200 3 view .LVU5
1201:STM32_WPAN/App/app_ble.c **** 
  70              		.loc 1 1201 1 is_stmt 0 view .LVU6
  71 000a 08BD     		pop	{r3, pc}
  72              		.cfi_endproc
  73              	.LFE1273:
  75              		.section	.rodata.BLE_SVC_L2CAP_Conn_Update.str1.4,"aMS",%progbits,1
  76              		.align	2
  77              	.LC1:
  78 0000 53544D33 		.ascii	"STM32_WPAN/App/app_ble.c\000"
  78      325F5750 
  78      414E2F41 
  78      70702F61 
  78      70705F62 
  79 0019 000000   		.align	2
  80              	.LC2:
  81 001c 0D0A205B 		.ascii	"\015\012 [%s][%s][%d] \000"
  81      25735D5B 
  81      25735D5B 
  81      25645D20 
  81      00
  82 002d 000000   		.align	2
  83              	.LC3:
  84 0030 424C455F 		.ascii	"BLE_SVC_L2CAP_Conn_Update(), Successfully \015\012\015"
  84      5356435F 
  84      4C324341 
  84      505F436F 
  84      6E6E5F55 
  85 005d 00       		.ascii	"\000"
  86 005e 0000     		.align	2
  87              	.LC4:
  88 0060 424C455F 		.ascii	"BLE_SVC_L2CAP_Conn_Update(), Failed \015\012\015\000"
  88      5356435F 
  88      4C324341 
  88      505F436F 
  88      6E6E5F55 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 24


  89              		.section	.text.BLE_SVC_L2CAP_Conn_Update,"ax",%progbits
  90              		.align	1
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  94              		.fpu fpv4-sp-d16
  96              	BLE_SVC_L2CAP_Conn_Update:
  97              	.LVL2:
  98              	.LFB1275:
1208:STM32_WPAN/App/app_ble.c **** 
1209:STM32_WPAN/App/app_ble.c **** #if(L2CAP_REQUEST_NEW_CONN_PARAM != 0)
1210:STM32_WPAN/App/app_ble.c **** void BLE_SVC_L2CAP_Conn_Update(uint16_t Connection_Handle)
1211:STM32_WPAN/App/app_ble.c **** {
  99              		.loc 1 1211 1 is_stmt 1 view -0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 0
 102              		@ frame_needed = 0, uses_anonymous_args = 0
1212:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_1 */
1213:STM32_WPAN/App/app_ble.c **** 
1214:STM32_WPAN/App/app_ble.c **** /* USER CODE END BLE_SVC_L2CAP_Conn_Update_1 */
1215:STM32_WPAN/App/app_ble.c ****   if(mutex == 1) {
 103              		.loc 1 1215 3 view .LVU8
 104              		.loc 1 1215 12 is_stmt 0 view .LVU9
 105 0000 234B     		ldr	r3, .L13
 106 0002 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 107              		.loc 1 1215 5 view .LVU10
 108 0004 012B     		cmp	r3, #1
 109 0006 00D0     		beq	.L12
 110 0008 7047     		bx	lr
 111              	.L12:
1211:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_1 */
 112              		.loc 1 1211 1 view .LVU11
 113 000a 00B5     		push	{lr}
 114              	.LCFI2:
 115              		.cfi_def_cfa_offset 4
 116              		.cfi_offset 14, -4
 117 000c 83B0     		sub	sp, sp, #12
 118              	.LCFI3:
 119              		.cfi_def_cfa_offset 16
 120              	.LBB8:
1216:STM32_WPAN/App/app_ble.c ****     mutex = 0;
 121              		.loc 1 1216 5 is_stmt 1 view .LVU12
 122              		.loc 1 1216 11 is_stmt 0 view .LVU13
 123 000e 0023     		movs	r3, #0
 124 0010 1F4A     		ldr	r2, .L13
 125 0012 1370     		strb	r3, [r2]
1217:STM32_WPAN/App/app_ble.c ****     index_con_int = (index_con_int + 1)%SIZE_TAB_CONN_INT;
 126              		.loc 1 1217 5 is_stmt 1 view .LVU14
 127              		.loc 1 1217 36 is_stmt 0 view .LVU15
 128 0014 1F49     		ldr	r1, .L13+4
 129 0016 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 130              		.loc 1 1217 40 view .LVU16
 131 0018 0132     		adds	r2, r2, #1
 132 001a 02F00102 		and	r2, r2, #1
 133 001e 48BF     		it	mi
 134 0020 5242     		rsbmi	r2, r2, #0
 135              		.loc 1 1217 19 view .LVU17
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 25


 136 0022 D2B2     		uxtb	r2, r2
 137 0024 0A70     		strb	r2, [r1]
1218:STM32_WPAN/App/app_ble.c ****     uint16_t interval_min = CONN_P(tab_conn_interval[index_con_int]);
 138              		.loc 1 1218 5 is_stmt 1 view .LVU18
 139              		.loc 1 1218 29 is_stmt 0 view .LVU19
 140 0026 1C49     		ldr	r1, .L13+8
 141 0028 01EB8202 		add	r2, r1, r2, lsl #2
 142 002c D2ED006A 		vldr.32	s13, [r2]
 143 0030 B7EE047A 		vmov.f32	s14, #1.25e+0
 144 0034 C6EE877A 		vdiv.f32	s15, s13, s14
 145 0038 FDEEE77A 		vcvt.s32.f32	s15, s15
 146              		.loc 1 1218 14 view .LVU20
 147 003c 17EE902A 		vmov	r2, s15	@ int
 148 0040 91B2     		uxth	r1, r2
 149              	.LVL3:
1219:STM32_WPAN/App/app_ble.c ****     uint16_t interval_max = CONN_P(tab_conn_interval[index_con_int]);
 150              		.loc 1 1219 5 is_stmt 1 view .LVU21
1220:STM32_WPAN/App/app_ble.c ****     uint16_t slave_latency = L2CAP_SLAVE_LATENCY;
 151              		.loc 1 1220 5 view .LVU22
1221:STM32_WPAN/App/app_ble.c ****     uint16_t timeout_multiplier = L2CAP_TIMEOUT_MULTIPLIER;
 152              		.loc 1 1221 5 view .LVU23
1222:STM32_WPAN/App/app_ble.c ****     tBleStatus result;
 153              		.loc 1 1222 5 view .LVU24
1223:STM32_WPAN/App/app_ble.c **** 
1224:STM32_WPAN/App/app_ble.c ****     result = aci_l2cap_connection_parameter_update_req(BleApplicationContext.BleApplicationContext_
 154              		.loc 1 1224 5 view .LVU25
 155              		.loc 1 1224 14 is_stmt 0 view .LVU26
 156 0042 4FF4FA72 		mov	r2, #500
 157 0046 0092     		str	r2, [sp]
 158 0048 0A46     		mov	r2, r1
 159 004a 1448     		ldr	r0, .L13+12
 160              	.LVL4:
 161              		.loc 1 1224 14 view .LVU27
 162 004c C08A     		ldrh	r0, [r0, #22]
 163 004e FFF7FEFF 		bl	aci_l2cap_connection_parameter_update_req
 164              	.LVL5:
1225:STM32_WPAN/App/app_ble.c ****                                                        interval_min, interval_max,
1226:STM32_WPAN/App/app_ble.c ****                                                        slave_latency, timeout_multiplier);
1227:STM32_WPAN/App/app_ble.c ****     if( result == BLE_STATUS_SUCCESS )
 165              		.loc 1 1227 5 is_stmt 1 view .LVU28
 166              		.loc 1 1227 7 is_stmt 0 view .LVU29
 167 0052 78B9     		cbnz	r0, .L7
1228:STM32_WPAN/App/app_ble.c ****     {
1229:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Successfully \r\n\r");
 168              		.loc 1 1229 7 is_stmt 1 view .LVU30
 169              		.loc 1 1229 7 view .LVU31
 170 0054 1248     		ldr	r0, .L13+16
 171              	.LVL6:
 172              		.loc 1 1229 7 is_stmt 0 view .LVU32
 173 0056 FFF7FEFF 		bl	DbgTraceGetFileName
 174              	.LVL7:
 175 005a 0146     		mov	r1, r0
 176 005c 40F2CD43 		movw	r3, #1229
 177 0060 104A     		ldr	r2, .L13+20
 178 0062 1148     		ldr	r0, .L13+24
 179 0064 FFF7FEFF 		bl	printf
 180              	.LVL8:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 26


 181              		.loc 1 1229 7 is_stmt 1 view .LVU33
 182 0068 1048     		ldr	r0, .L13+28
 183 006a FFF7FEFF 		bl	printf
 184              	.LVL9:
 185              		.loc 1 1229 7 view .LVU34
 186              		.loc 1 1229 70 view .LVU35
 187              	.L5:
 188              	.LBE8:
1230:STM32_WPAN/App/app_ble.c ****     }
1231:STM32_WPAN/App/app_ble.c ****     else
1232:STM32_WPAN/App/app_ble.c ****     {
1233:STM32_WPAN/App/app_ble.c ****       APP_DBG_MSG("BLE_SVC_L2CAP_Conn_Update(), Failed \r\n\r");
1234:STM32_WPAN/App/app_ble.c ****     }
1235:STM32_WPAN/App/app_ble.c ****   }
1236:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN BLE_SVC_L2CAP_Conn_Update_2 */
1237:STM32_WPAN/App/app_ble.c **** 
1238:STM32_WPAN/App/app_ble.c **** /* USER CODE END BLE_SVC_L2CAP_Conn_Update_2 */
1239:STM32_WPAN/App/app_ble.c ****   return;
1240:STM32_WPAN/App/app_ble.c **** }
 189              		.loc 1 1240 1 is_stmt 0 view .LVU36
 190 006e 03B0     		add	sp, sp, #12
 191              	.LCFI4:
 192              		.cfi_remember_state
 193              		.cfi_def_cfa_offset 4
 194              		@ sp needed
 195 0070 5DF804FB 		ldr	pc, [sp], #4
 196              	.LVL10:
 197              	.L7:
 198              	.LCFI5:
 199              		.cfi_restore_state
 200              	.LBB9:
1233:STM32_WPAN/App/app_ble.c ****     }
 201              		.loc 1 1233 7 is_stmt 1 view .LVU37
1233:STM32_WPAN/App/app_ble.c ****     }
 202              		.loc 1 1233 7 view .LVU38
 203 0074 0A48     		ldr	r0, .L13+16
 204              	.LVL11:
1233:STM32_WPAN/App/app_ble.c ****     }
 205              		.loc 1 1233 7 is_stmt 0 view .LVU39
 206 0076 FFF7FEFF 		bl	DbgTraceGetFileName
 207              	.LVL12:
 208 007a 0146     		mov	r1, r0
 209 007c 40F2D143 		movw	r3, #1233
 210 0080 084A     		ldr	r2, .L13+20
 211 0082 0948     		ldr	r0, .L13+24
 212 0084 FFF7FEFF 		bl	printf
 213              	.LVL13:
1233:STM32_WPAN/App/app_ble.c ****     }
 214              		.loc 1 1233 7 is_stmt 1 view .LVU40
 215 0088 0948     		ldr	r0, .L13+32
 216 008a FFF7FEFF 		bl	printf
 217              	.LVL14:
1233:STM32_WPAN/App/app_ble.c ****     }
 218              		.loc 1 1233 7 view .LVU41
1233:STM32_WPAN/App/app_ble.c ****     }
 219              		.loc 1 1233 64 view .LVU42
 220              	.LBE9:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 27


1239:STM32_WPAN/App/app_ble.c **** }
 221              		.loc 1 1239 3 view .LVU43
 222 008e EEE7     		b	.L5
 223              	.L14:
 224              		.align	2
 225              	.L13:
 226 0090 00000000 		.word	mutex
 227 0094 00000000 		.word	index_con_int
 228 0098 00000000 		.word	.LANCHOR0
 229 009c 00000000 		.word	.LANCHOR1
 230 00a0 00000000 		.word	.LC1
 231 00a4 00000000 		.word	.LANCHOR2
 232 00a8 1C000000 		.word	.LC2
 233 00ac 30000000 		.word	.LC3
 234 00b0 60000000 		.word	.LC4
 235              		.cfi_endproc
 236              	.LFE1275:
 238              		.section	.text.Connection_Interval_Update_Req,"ax",%progbits
 239              		.align	1
 240              		.syntax unified
 241              		.thumb
 242              		.thumb_func
 243              		.fpu fpv4-sp-d16
 245              	Connection_Interval_Update_Req:
 246              	.LFB1276:
1241:STM32_WPAN/App/app_ble.c **** #endif
1242:STM32_WPAN/App/app_ble.c **** 
1243:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 )
1244:STM32_WPAN/App/app_ble.c **** static void Connection_Interval_Update_Req( void )
1245:STM32_WPAN/App/app_ble.c **** {
 247              		.loc 1 1245 1 view -0
 248              		.cfi_startproc
 249              		@ args = 0, pretend = 0, frame = 0
 250              		@ frame_needed = 0, uses_anonymous_args = 0
 251 0000 08B5     		push	{r3, lr}
 252              	.LCFI6:
 253              		.cfi_def_cfa_offset 8
 254              		.cfi_offset 3, -8
 255              		.cfi_offset 14, -4
1246:STM32_WPAN/App/app_ble.c ****   if (BleApplicationContext.Device_Connection_Status != APP_BLE_FAST_ADV && BleApplicationContext.D
 256              		.loc 1 1246 3 view .LVU45
 257              		.loc 1 1246 28 is_stmt 0 view .LVU46
 258 0002 054B     		ldr	r3, .L19
 259 0004 93F88030 		ldrb	r3, [r3, #128]	@ zero_extendqisi2
 260              		.loc 1 1246 6 view .LVU47
 261 0008 012B     		cmp	r3, #1
 262 000a 00D8     		bhi	.L18
 263              	.L15:
1247:STM32_WPAN/App/app_ble.c ****   {
1248:STM32_WPAN/App/app_ble.c ****     BLE_SVC_L2CAP_Conn_Update(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
1249:STM32_WPAN/App/app_ble.c ****   }
1250:STM32_WPAN/App/app_ble.c ****   return;
1251:STM32_WPAN/App/app_ble.c **** }
 264              		.loc 1 1251 1 view .LVU48
 265 000c 08BD     		pop	{r3, pc}
 266              	.L18:
1248:STM32_WPAN/App/app_ble.c ****   }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 28


 267              		.loc 1 1248 5 is_stmt 1 view .LVU49
 268 000e 024B     		ldr	r3, .L19
 269 0010 D88A     		ldrh	r0, [r3, #22]
 270 0012 FFF7FEFF 		bl	BLE_SVC_L2CAP_Conn_Update
 271              	.LVL15:
1250:STM32_WPAN/App/app_ble.c **** }
 272              		.loc 1 1250 3 view .LVU50
 273 0016 F9E7     		b	.L15
 274              	.L20:
 275              		.align	2
 276              	.L19:
 277 0018 00000000 		.word	.LANCHOR1
 278              		.cfi_endproc
 279              	.LFE1276:
 281              		.section	.rodata.Adv_Cancel.str1.4,"aMS",%progbits,1
 282              		.align	2
 283              	.LC5:
 284 0000 20200D0A 		.ascii	"  \015\012\015\000"
 284      0D00
 285 0006 0000     		.align	2
 286              	.LC6:
 287 0008 2A2A2053 		.ascii	"** STOP ADVERTISING **  \015\012\015\000"
 287      544F5020 
 287      41445645 
 287      52544953 
 287      494E4720 
 288              		.align	2
 289              	.LC7:
 290 0024 2A2A2053 		.ascii	"** STOP ADVERTISING **  Failed \015\012\015\000"
 290      544F5020 
 290      41445645 
 290      52544953 
 290      494E4720 
 291              		.section	.text.Adv_Cancel,"ax",%progbits
 292              		.align	1
 293              		.syntax unified
 294              		.thumb
 295              		.thumb_func
 296              		.fpu fpv4-sp-d16
 298              	Adv_Cancel:
 299              	.LFB1272:
1160:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN Adv_Cancel_1 */
 300              		.loc 1 1160 1 view -0
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 0
 303              		@ frame_needed = 0, uses_anonymous_args = 0
 304 0000 70B5     		push	{r4, r5, r6, lr}
 305              	.LCFI7:
 306              		.cfi_def_cfa_offset 16
 307              		.cfi_offset 4, -16
 308              		.cfi_offset 5, -12
 309              		.cfi_offset 6, -8
 310              		.cfi_offset 14, -4
1162:STM32_WPAN/App/app_ble.c **** /* USER CODE END Adv_Cancel_1 */
 311              		.loc 1 1162 3 view .LVU52
 312 0002 0120     		movs	r0, #1
 313 0004 FFF7FEFF 		bl	BSP_LED_Off
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 29


 314              	.LVL16:
1165:STM32_WPAN/App/app_ble.c **** 
 315              		.loc 1 1165 3 view .LVU53
1165:STM32_WPAN/App/app_ble.c **** 
 316              		.loc 1 1165 28 is_stmt 0 view .LVU54
 317 0008 1C4B     		ldr	r3, .L26
 318 000a 93F88030 		ldrb	r3, [r3, #128]	@ zero_extendqisi2
1165:STM32_WPAN/App/app_ble.c **** 
 319              		.loc 1 1165 6 view .LVU55
 320 000e 052B     		cmp	r3, #5
 321 0010 00D1     		bne	.L25
 322              	.L21:
1189:STM32_WPAN/App/app_ble.c **** 
 323              		.loc 1 1189 1 view .LVU56
 324 0012 70BD     		pop	{r4, r5, r6, pc}
 325              	.L25:
 326              	.LBB10:
1169:STM32_WPAN/App/app_ble.c **** 
 327              		.loc 1 1169 5 is_stmt 1 view .LVU57
 328              	.LVL17:
1171:STM32_WPAN/App/app_ble.c **** 
 329              		.loc 1 1171 5 view .LVU58
1171:STM32_WPAN/App/app_ble.c **** 
 330              		.loc 1 1171 14 is_stmt 0 view .LVU59
 331 0014 FFF7FEFF 		bl	aci_gap_set_non_discoverable
 332              	.LVL18:
1173:STM32_WPAN/App/app_ble.c ****     if (result == BLE_STATUS_SUCCESS)
 333              		.loc 1 1173 5 is_stmt 1 view .LVU60
1173:STM32_WPAN/App/app_ble.c ****     if (result == BLE_STATUS_SUCCESS)
 334              		.loc 1 1173 52 is_stmt 0 view .LVU61
 335 0018 184B     		ldr	r3, .L26
 336 001a 0022     		movs	r2, #0
 337 001c 83F88020 		strb	r2, [r3, #128]
1174:STM32_WPAN/App/app_ble.c ****     {
 338              		.loc 1 1174 5 is_stmt 1 view .LVU62
1174:STM32_WPAN/App/app_ble.c ****     {
 339              		.loc 1 1174 8 is_stmt 0 view .LVU63
 340 0020 E8B9     		cbnz	r0, .L23
1176:STM32_WPAN/App/app_ble.c ****     }
 341              		.loc 1 1176 7 is_stmt 1 view .LVU64
1176:STM32_WPAN/App/app_ble.c ****     }
 342              		.loc 1 1176 7 view .LVU65
 343 0022 174E     		ldr	r6, .L26+4
 344 0024 3046     		mov	r0, r6
 345              	.LVL19:
1176:STM32_WPAN/App/app_ble.c ****     }
 346              		.loc 1 1176 7 is_stmt 0 view .LVU66
 347 0026 FFF7FEFF 		bl	DbgTraceGetFileName
 348              	.LVL20:
 349 002a 0146     		mov	r1, r0
 350 002c 154D     		ldr	r5, .L26+8
 351 002e 164C     		ldr	r4, .L26+12
 352 0030 4FF49363 		mov	r3, #1176
 353 0034 2A46     		mov	r2, r5
 354 0036 2046     		mov	r0, r4
 355 0038 FFF7FEFF 		bl	printf
 356              	.LVL21:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 30


1176:STM32_WPAN/App/app_ble.c ****     }
 357              		.loc 1 1176 7 is_stmt 1 view .LVU67
 358 003c 1348     		ldr	r0, .L26+16
 359 003e FFF7FEFF 		bl	printf
 360              	.LVL22:
1176:STM32_WPAN/App/app_ble.c ****     }
 361              		.loc 1 1176 7 view .LVU68
1176:STM32_WPAN/App/app_ble.c ****     }
 362              		.loc 1 1176 30 view .LVU69
1176:STM32_WPAN/App/app_ble.c ****     }
 363              		.loc 1 1176 31 view .LVU70
1176:STM32_WPAN/App/app_ble.c ****     }
 364              		.loc 1 1176 31 view .LVU71
 365 0042 3046     		mov	r0, r6
 366 0044 FFF7FEFF 		bl	DbgTraceGetFileName
 367              	.LVL23:
 368 0048 0146     		mov	r1, r0
 369 004a 4FF49363 		mov	r3, #1176
 370 004e 2A46     		mov	r2, r5
 371 0050 2046     		mov	r0, r4
 372 0052 FFF7FEFF 		bl	printf
 373              	.LVL24:
1176:STM32_WPAN/App/app_ble.c ****     }
 374              		.loc 1 1176 31 view .LVU72
 375 0056 0E48     		ldr	r0, .L26+20
 376 0058 FFF7FEFF 		bl	printf
 377              	.LVL25:
1176:STM32_WPAN/App/app_ble.c ****     }
 378              		.loc 1 1176 31 view .LVU73
1176:STM32_WPAN/App/app_ble.c ****     }
 379              		.loc 1 1176 76 view .LVU74
 380 005c D9E7     		b	.L21
 381              	.LVL26:
 382              	.L23:
1180:STM32_WPAN/App/app_ble.c ****     }
 383              		.loc 1 1180 7 view .LVU75
1180:STM32_WPAN/App/app_ble.c ****     }
 384              		.loc 1 1180 7 view .LVU76
 385 005e 0848     		ldr	r0, .L26+4
 386              	.LVL27:
1180:STM32_WPAN/App/app_ble.c ****     }
 387              		.loc 1 1180 7 is_stmt 0 view .LVU77
 388 0060 FFF7FEFF 		bl	DbgTraceGetFileName
 389              	.LVL28:
 390 0064 0146     		mov	r1, r0
 391 0066 40F29C43 		movw	r3, #1180
 392 006a 064A     		ldr	r2, .L26+8
 393 006c 0648     		ldr	r0, .L26+12
 394 006e FFF7FEFF 		bl	printf
 395              	.LVL29:
1180:STM32_WPAN/App/app_ble.c ****     }
 396              		.loc 1 1180 7 is_stmt 1 view .LVU78
 397 0072 0848     		ldr	r0, .L26+24
 398 0074 FFF7FEFF 		bl	printf
 399              	.LVL30:
1180:STM32_WPAN/App/app_ble.c ****     }
 400              		.loc 1 1180 7 view .LVU79
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 31


1180:STM32_WPAN/App/app_ble.c ****     }
 401              		.loc 1 1180 59 view .LVU80
 402              	.LBE10:
1188:STM32_WPAN/App/app_ble.c **** }
 403              		.loc 1 1188 3 view .LVU81
 404 0078 CBE7     		b	.L21
 405              	.L27:
 406 007a 00BF     		.align	2
 407              	.L26:
 408 007c 00000000 		.word	.LANCHOR1
 409 0080 00000000 		.word	.LC1
 410 0084 00000000 		.word	.LANCHOR3
 411 0088 1C000000 		.word	.LC2
 412 008c 00000000 		.word	.LC5
 413 0090 08000000 		.word	.LC6
 414 0094 24000000 		.word	.LC7
 415              		.cfi_endproc
 416              	.LFE1272:
 418              		.section	.text.Ble_Tl_Init,"ax",%progbits
 419              		.align	1
 420              		.syntax unified
 421              		.thumb
 422              		.thumb_func
 423              		.fpu fpv4-sp-d16
 425              	Ble_Tl_Init:
 426              	.LFB1268:
 817:STM32_WPAN/App/app_ble.c ****   HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;
 427              		.loc 1 817 1 view -0
 428              		.cfi_startproc
 429              		@ args = 0, pretend = 0, frame = 8
 430              		@ frame_needed = 0, uses_anonymous_args = 0
 431 0000 00B5     		push	{lr}
 432              	.LCFI8:
 433              		.cfi_def_cfa_offset 4
 434              		.cfi_offset 14, -4
 435 0002 83B0     		sub	sp, sp, #12
 436              	.LCFI9:
 437              		.cfi_def_cfa_offset 16
 818:STM32_WPAN/App/app_ble.c **** 
 438              		.loc 1 818 3 view .LVU83
 820:STM32_WPAN/App/app_ble.c ****   Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 439              		.loc 1 820 3 view .LVU84
 820:STM32_WPAN/App/app_ble.c ****   Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 440              		.loc 1 820 32 is_stmt 0 view .LVU85
 441 0004 054B     		ldr	r3, .L30
 442 0006 0093     		str	r3, [sp]
 821:STM32_WPAN/App/app_ble.c ****   hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 443              		.loc 1 821 3 is_stmt 1 view .LVU86
 821:STM32_WPAN/App/app_ble.c ****   hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 444              		.loc 1 821 38 is_stmt 0 view .LVU87
 445 0008 054B     		ldr	r3, .L30+4
 446 000a 0193     		str	r3, [sp, #4]
 822:STM32_WPAN/App/app_ble.c **** 
 447              		.loc 1 822 3 is_stmt 1 view .LVU88
 448 000c 6946     		mov	r1, sp
 449 000e 0548     		ldr	r0, .L30+8
 450 0010 FFF7FEFF 		bl	hci_init
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 32


 451              	.LVL31:
 824:STM32_WPAN/App/app_ble.c **** }
 452              		.loc 1 824 3 view .LVU89
 825:STM32_WPAN/App/app_ble.c **** 
 453              		.loc 1 825 1 is_stmt 0 view .LVU90
 454 0014 03B0     		add	sp, sp, #12
 455              	.LCFI10:
 456              		.cfi_def_cfa_offset 4
 457              		@ sp needed
 458 0016 5DF804FB 		ldr	pc, [sp], #4
 459              	.L31:
 460 001a 00BF     		.align	2
 461              	.L30:
 462 001c 00000000 		.word	.LANCHOR4
 463 0020 00000000 		.word	BLE_StatusNot
 464 0024 00000000 		.word	BLE_UserEvtRx
 465              		.cfi_endproc
 466              	.LFE1268:
 468              		.section	.text.BLE_UserEvtRx,"ax",%progbits
 469              		.align	1
 470              		.syntax unified
 471              		.thumb
 472              		.thumb_func
 473              		.fpu fpv4-sp-d16
 475              	BLE_UserEvtRx:
 476              	.LVL32:
 477              	.LFB1280:
1252:STM32_WPAN/App/app_ble.c **** #endif
1253:STM32_WPAN/App/app_ble.c **** 
1254:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN FD_SPECIFIC_FUNCTIONS */
1255:STM32_WPAN/App/app_ble.c **** 
1256:STM32_WPAN/App/app_ble.c **** /* USER CODE END FD_SPECIFIC_FUNCTIONS */
1257:STM32_WPAN/App/app_ble.c **** /*************************************************************
1258:STM32_WPAN/App/app_ble.c ****  *
1259:STM32_WPAN/App/app_ble.c ****  * WRAP FUNCTIONS
1260:STM32_WPAN/App/app_ble.c ****  *
1261:STM32_WPAN/App/app_ble.c ****  *************************************************************/
1262:STM32_WPAN/App/app_ble.c **** void hci_notify_asynch_evt(void* pdata)
1263:STM32_WPAN/App/app_ble.c **** {
1264:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
1265:STM32_WPAN/App/app_ble.c ****   return;
1266:STM32_WPAN/App/app_ble.c **** }
1267:STM32_WPAN/App/app_ble.c **** 
1268:STM32_WPAN/App/app_ble.c **** void hci_cmd_resp_release(uint32_t flag)
1269:STM32_WPAN/App/app_ble.c **** {
1270:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
1271:STM32_WPAN/App/app_ble.c ****   return;
1272:STM32_WPAN/App/app_ble.c **** }
1273:STM32_WPAN/App/app_ble.c **** 
1274:STM32_WPAN/App/app_ble.c **** void hci_cmd_resp_wait(uint32_t timeout)
1275:STM32_WPAN/App/app_ble.c **** {
1276:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
1277:STM32_WPAN/App/app_ble.c ****   return;
1278:STM32_WPAN/App/app_ble.c **** }
1279:STM32_WPAN/App/app_ble.c **** 
1280:STM32_WPAN/App/app_ble.c **** static void BLE_UserEvtRx( void * pPayload )
1281:STM32_WPAN/App/app_ble.c **** {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 33


 478              		.loc 1 1281 1 is_stmt 1 view -0
 479              		.cfi_startproc
 480              		@ args = 0, pretend = 0, frame = 0
 481              		@ frame_needed = 0, uses_anonymous_args = 0
 482              		.loc 1 1281 1 is_stmt 0 view .LVU92
 483 0000 10B5     		push	{r4, lr}
 484              	.LCFI11:
 485              		.cfi_def_cfa_offset 8
 486              		.cfi_offset 4, -8
 487              		.cfi_offset 14, -4
 488 0002 0446     		mov	r4, r0
1282:STM32_WPAN/App/app_ble.c ****   SVCCTL_UserEvtFlowStatus_t svctl_return_status;
 489              		.loc 1 1282 3 is_stmt 1 view .LVU93
1283:STM32_WPAN/App/app_ble.c ****   tHCI_UserEvtRxParam *pParam;
 490              		.loc 1 1283 3 view .LVU94
1284:STM32_WPAN/App/app_ble.c **** 
1285:STM32_WPAN/App/app_ble.c ****   pParam = (tHCI_UserEvtRxParam *)pPayload;
 491              		.loc 1 1285 3 view .LVU95
 492              	.LVL33:
1286:STM32_WPAN/App/app_ble.c **** 
1287:STM32_WPAN/App/app_ble.c ****   svctl_return_status = SVCCTL_UserEvtRx((void *)&(pParam->pckt->evtserial));
 493              		.loc 1 1287 3 view .LVU96
 494              		.loc 1 1287 58 is_stmt 0 view .LVU97
 495 0004 4068     		ldr	r0, [r0, #4]
 496              	.LVL34:
 497              		.loc 1 1287 25 view .LVU98
 498 0006 0830     		adds	r0, r0, #8
 499 0008 FFF7FEFF 		bl	SVCCTL_UserEvtRx
 500              	.LVL35:
1288:STM32_WPAN/App/app_ble.c ****   if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 501              		.loc 1 1288 3 is_stmt 1 view .LVU99
 502              		.loc 1 1288 6 is_stmt 0 view .LVU100
 503 000c 10B1     		cbz	r0, .L33
1289:STM32_WPAN/App/app_ble.c ****   {
1290:STM32_WPAN/App/app_ble.c ****     pParam->status = HCI_TL_UserEventFlow_Enable;
 504              		.loc 1 1290 5 is_stmt 1 view .LVU101
 505              		.loc 1 1290 20 is_stmt 0 view .LVU102
 506 000e 0123     		movs	r3, #1
 507 0010 2370     		strb	r3, [r4]
 508              	.L32:
1291:STM32_WPAN/App/app_ble.c ****   }
1292:STM32_WPAN/App/app_ble.c ****   else
1293:STM32_WPAN/App/app_ble.c ****   {
1294:STM32_WPAN/App/app_ble.c ****     pParam->status = HCI_TL_UserEventFlow_Disable;
1295:STM32_WPAN/App/app_ble.c ****   }
1296:STM32_WPAN/App/app_ble.c **** 
1297:STM32_WPAN/App/app_ble.c ****   return;
1298:STM32_WPAN/App/app_ble.c **** }
 509              		.loc 1 1298 1 view .LVU103
 510 0012 10BD     		pop	{r4, pc}
 511              	.LVL36:
 512              	.L33:
1294:STM32_WPAN/App/app_ble.c ****   }
 513              		.loc 1 1294 5 is_stmt 1 view .LVU104
1294:STM32_WPAN/App/app_ble.c ****   }
 514              		.loc 1 1294 20 is_stmt 0 view .LVU105
 515 0014 0023     		movs	r3, #0
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 34


 516 0016 2370     		strb	r3, [r4]
1297:STM32_WPAN/App/app_ble.c **** }
 517              		.loc 1 1297 3 is_stmt 1 view .LVU106
 518 0018 FBE7     		b	.L32
 519              		.cfi_endproc
 520              	.LFE1280:
 522              		.section	.text.BLE_StatusNot,"ax",%progbits
 523              		.align	1
 524              		.syntax unified
 525              		.thumb
 526              		.thumb_func
 527              		.fpu fpv4-sp-d16
 529              	BLE_StatusNot:
 530              	.LVL37:
 531              	.LFB1281:
1299:STM32_WPAN/App/app_ble.c **** 
1300:STM32_WPAN/App/app_ble.c **** static void BLE_StatusNot( HCI_TL_CmdStatus_t status )
1301:STM32_WPAN/App/app_ble.c **** {
 532              		.loc 1 1301 1 view -0
 533              		.cfi_startproc
 534              		@ args = 0, pretend = 0, frame = 0
 535              		@ frame_needed = 0, uses_anonymous_args = 0
 536              		.loc 1 1301 1 is_stmt 0 view .LVU108
 537 0000 08B5     		push	{r3, lr}
 538              	.LCFI12:
 539              		.cfi_def_cfa_offset 8
 540              		.cfi_offset 3, -8
 541              		.cfi_offset 14, -4
1302:STM32_WPAN/App/app_ble.c ****   uint32_t task_id_list;
 542              		.loc 1 1302 3 is_stmt 1 view .LVU109
1303:STM32_WPAN/App/app_ble.c ****   switch (status)
 543              		.loc 1 1303 3 view .LVU110
 544 0002 10B1     		cbz	r0, .L37
 545 0004 0128     		cmp	r0, #1
 546 0006 04D0     		beq	.L38
 547              	.LVL38:
 548              	.L36:
1304:STM32_WPAN/App/app_ble.c ****   {
1305:STM32_WPAN/App/app_ble.c ****     case HCI_TL_CmdBusy:
1306:STM32_WPAN/App/app_ble.c ****       /**
1307:STM32_WPAN/App/app_ble.c ****        * All tasks that may send an aci/hci commands shall be listed here
1308:STM32_WPAN/App/app_ble.c ****        * This is to prevent a new command is sent while one is already pending
1309:STM32_WPAN/App/app_ble.c ****        */
1310:STM32_WPAN/App/app_ble.c ****       task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
1311:STM32_WPAN/App/app_ble.c ****       UTIL_SEQ_PauseTask(task_id_list);
1312:STM32_WPAN/App/app_ble.c **** 
1313:STM32_WPAN/App/app_ble.c ****       break;
1314:STM32_WPAN/App/app_ble.c **** 
1315:STM32_WPAN/App/app_ble.c ****     case HCI_TL_CmdAvailable:
1316:STM32_WPAN/App/app_ble.c ****       /**
1317:STM32_WPAN/App/app_ble.c ****        * All tasks that may send an aci/hci commands shall be listed here
1318:STM32_WPAN/App/app_ble.c ****        * This is to prevent a new command is sent while one is already pending
1319:STM32_WPAN/App/app_ble.c ****        */
1320:STM32_WPAN/App/app_ble.c ****       task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
1321:STM32_WPAN/App/app_ble.c ****       UTIL_SEQ_ResumeTask(task_id_list);
1322:STM32_WPAN/App/app_ble.c **** 
1323:STM32_WPAN/App/app_ble.c ****       break;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 35


1324:STM32_WPAN/App/app_ble.c **** 
1325:STM32_WPAN/App/app_ble.c ****     default:
1326:STM32_WPAN/App/app_ble.c ****       break;
1327:STM32_WPAN/App/app_ble.c ****   }
1328:STM32_WPAN/App/app_ble.c ****   return;
1329:STM32_WPAN/App/app_ble.c **** }
 549              		.loc 1 1329 1 is_stmt 0 view .LVU111
 550 0008 08BD     		pop	{r3, pc}
 551              	.LVL39:
 552              	.L37:
1310:STM32_WPAN/App/app_ble.c ****       UTIL_SEQ_PauseTask(task_id_list);
 553              		.loc 1 1310 7 is_stmt 1 view .LVU112
1311:STM32_WPAN/App/app_ble.c **** 
 554              		.loc 1 1311 7 view .LVU113
 555 000a 3F20     		movs	r0, #63
 556              	.LVL40:
1311:STM32_WPAN/App/app_ble.c **** 
 557              		.loc 1 1311 7 is_stmt 0 view .LVU114
 558 000c FFF7FEFF 		bl	UTIL_SEQ_PauseTask
 559              	.LVL41:
1313:STM32_WPAN/App/app_ble.c **** 
 560              		.loc 1 1313 7 is_stmt 1 view .LVU115
 561 0010 FAE7     		b	.L36
 562              	.LVL42:
 563              	.L38:
1320:STM32_WPAN/App/app_ble.c ****       UTIL_SEQ_ResumeTask(task_id_list);
 564              		.loc 1 1320 7 view .LVU116
1321:STM32_WPAN/App/app_ble.c **** 
 565              		.loc 1 1321 7 view .LVU117
 566 0012 3F20     		movs	r0, #63
 567              	.LVL43:
1321:STM32_WPAN/App/app_ble.c **** 
 568              		.loc 1 1321 7 is_stmt 0 view .LVU118
 569 0014 FFF7FEFF 		bl	UTIL_SEQ_ResumeTask
 570              	.LVL44:
1323:STM32_WPAN/App/app_ble.c **** 
 571              		.loc 1 1323 7 is_stmt 1 view .LVU119
1328:STM32_WPAN/App/app_ble.c **** }
 572              		.loc 1 1328 3 view .LVU120
 573 0018 F6E7     		b	.L36
 574              		.cfi_endproc
 575              	.LFE1281:
 577              		.section	.text.BleGetBdAddress,"ax",%progbits
 578              		.align	1
 579              		.syntax unified
 580              		.thumb
 581              		.thumb_func
 582              		.fpu fpv4-sp-d16
 584              	BleGetBdAddress:
 585              	.LFB1271:
1103:STM32_WPAN/App/app_ble.c ****   uint8_t *otp_addr;
 586              		.loc 1 1103 1 view -0
 587              		.cfi_startproc
 588              		@ args = 0, pretend = 0, frame = 0
 589              		@ frame_needed = 0, uses_anonymous_args = 0
 590 0000 08B5     		push	{r3, lr}
 591              	.LCFI13:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 36


 592              		.cfi_def_cfa_offset 8
 593              		.cfi_offset 3, -8
 594              		.cfi_offset 14, -4
1104:STM32_WPAN/App/app_ble.c ****   const uint8_t *bd_addr;
 595              		.loc 1 1104 3 view .LVU122
1105:STM32_WPAN/App/app_ble.c ****   uint32_t udn;
 596              		.loc 1 1105 3 view .LVU123
1106:STM32_WPAN/App/app_ble.c ****   uint32_t company_id;
 597              		.loc 1 1106 3 view .LVU124
1107:STM32_WPAN/App/app_ble.c ****   uint32_t device_id;
 598              		.loc 1 1107 3 view .LVU125
1108:STM32_WPAN/App/app_ble.c **** 
 599              		.loc 1 1108 3 view .LVU126
1110:STM32_WPAN/App/app_ble.c **** 
 600              		.loc 1 1110 3 view .LVU127
 601              	.LBB11:
 602              	.LBI11:
 603              		.file 2 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h"
   1:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
   2:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ******************************************************************************
   3:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @file    stm32wbxx_ll_system.h
   4:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @author  MCD Application Team
   5:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief   Header file of SYSTEM LL module.
   6:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ******************************************************************************
   7:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @attention
   8:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *
   9:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * All rights reserved.
  11:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *
  12:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * in the root directory of this software component.
  14:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *
  16:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ******************************************************************************
  17:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   @verbatim
  18:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ==============================================================================
  19:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                      ##### How to use this driver #####
  20:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ==============================================================================
  21:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****     [..]
  22:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****     The LL SYSTEM driver contains a set of generic APIs that can be
  23:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****     used by user:
  24:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****       (+) Some of the FLASH features need to be handled in the SYSTEM file.
  25:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****       (+) Access to DBGCMU registers
  26:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****       (+) Access to SYSCFG registers
  27:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****       (+) Access to VREFBUF registers
  28:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  29:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   @endverbatim
  30:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   ******************************************************************************
  31:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  32:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  33:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  34:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #ifndef STM32WBxx_LL_SYSTEM_H
  35:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define STM32WBxx_LL_SYSTEM_H
  36:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  37:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #ifdef __cplusplus
  38:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** extern "C" {
  39:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 37


  40:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  41:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Includes ------------------------------------------------------------------*/
  42:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #include "stm32wbxx.h"
  43:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  44:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @addtogroup STM32WBxx_LL_Driver
  45:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  46:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  47:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  48:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) || defined (VREFBUF)
  49:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  50:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL SYSTEM
  51:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  52:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  53:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  54:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Private types -------------------------------------------------------------*/
  55:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Private variables ---------------------------------------------------------*/
  56:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  57:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Private constants ---------------------------------------------------------*/
  58:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
  59:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  60:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  61:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
  62:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****  * @brief VREFBUF VREF_SC0 & VREF_SC1 calibration values 
  63:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****  */
  64:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define VREFBUF_SC0_CAL_ADDR   ((uint8_t*) (0x1FFF75F0UL)) /*!<  Address of VREFBUF trimming value 
  65:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                  VREF_SC0 in STM32WB datasheet */
  66:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define VREFBUF_SC1_CAL_ADDR   ((uint8_t*) (0x1FFF7530UL)) /*!<  Address of VREFBUF trimming value 
  67:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                  VREF_SC1 in STM32WB datasheet */
  68:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
  69:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
  70:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  71:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  72:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Private macros ------------------------------------------------------------*/
  73:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  74:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Exported types ------------------------------------------------------------*/
  75:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Exported constants --------------------------------------------------------*/
  76:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
  77:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  78:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  79:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  80:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
  81:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** * @{
  82:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** */
  83:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_REMAP_FLASH                   0x00000000U                                        
  84:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_REMAP_SYSTEMFLASH             SYSCFG_MEMRMP_MEM_MODE_0                           
  85:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_REMAP_SRAM                    (SYSCFG_MEMRMP_MEM_MODE_1 | SYSCFG_MEMRMP_MEM_MODE_
  86:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(QUADSPI)
  87:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_REMAP_QUADSPI                 (SYSCFG_MEMRMP_MEM_MODE_2 | SYSCFG_MEMRMP_MEM_MODE_
  88:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
  89:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
  90:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
  91:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  92:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
  93:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
  94:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
  95:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
  96:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB6          SYSCFG_CFGR1_I2C_PB6_FMP /*!< Enable Fast Mode Plus
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 38


  97:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB7          SYSCFG_CFGR1_I2C_PB7_FMP /*!< Enable Fast Mode Plus
  98:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB8          SYSCFG_CFGR1_I2C_PB8_FMP /*!< Enable Fast Mode Plus
  99:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_PB9          SYSCFG_CFGR1_I2C_PB9_FMP /*!< Enable Fast Mode Plus
 100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1         SYSCFG_CFGR1_I2C1_FMP    /*!< Enable Fast Mode Plus
 101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(I2C3)
 102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_I2C_FASTMODEPLUS_I2C3         SYSCFG_CFGR1_I2C3_FMP    /*!< Enable Fast Mode Plus
 103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT
 109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTA                    0U /*!< EXTI PORT A */
 112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTB                    1U /*!< EXTI PORT B */
 113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTC                    2U /*!< EXTI PORT C */
 114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTD                    3U /*!< EXTI PORT D */
 115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTE                    4U /*!< EXTI PORT E */
 116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_PORTH                    7U /*!< EXTI PORT H */
 117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE
 122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE0                    (uint32_t)((0x000FU << 16U) | 0U) /*!< EXTI_POSITIO
 125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE1                    (uint32_t)((0x00F0U << 16U) | 0U) /*!< EXTI_POSITIO
 126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE2                    (uint32_t)((0x0F00U << 16U) | 0U) /*!< EXTI_POSITIO
 127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE3                    (uint32_t)((0xF000U << 16U) | 0U) /*!< EXTI_POSITIO
 128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE4                    (uint32_t)((0x000FU << 16U) | 1U) /*!< EXTI_POSITIO
 129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE5                    (uint32_t)((0x00F0U << 16U) | 1U) /*!< EXTI_POSITIO
 130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE6                    (uint32_t)((0x0F00U << 16U) | 1U) /*!< EXTI_POSITIO
 131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE7                    (uint32_t)((0xF000U << 16U) | 1U) /*!< EXTI_POSITIO
 132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE8                    (uint32_t)((0x000FU << 16U) | 2U) /*!< EXTI_POSITIO
 133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE9                    (uint32_t)((0x00F0U << 16U) | 2U) /*!< EXTI_POSITIO
 134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE10                   (uint32_t)((0x0F00U << 16U) | 2U) /*!< EXTI_POSITIO
 135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE11                   (uint32_t)((0xF000U << 16U) | 2U) /*!< EXTI_POSITIO
 136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE12                   (uint32_t)((0x000FU << 16U) | 3U) /*!< EXTI_POSITIO
 137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE13                   (uint32_t)((0x00F0U << 16U) | 3U) /*!< EXTI_POSITIO
 138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE14                   (uint32_t)((0x0F00U << 16U) | 3U) /*!< EXTI_POSITIO
 139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EXTI_LINE15                   (uint32_t)((0xF000U << 16U) | 3U) /*!< EXTI_POSITIO
 140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK
 145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_ECC                  SYSCFG_CFGR2_ECCL       /*!< Enables and locks the 
 148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                               with Break Input of T
 149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_PVD                  SYSCFG_CFGR2_PVDL       /*!< Enables and locks the 
 150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                               with TIM1/16/17 Break
 151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                               and also the PVDE and
 152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_SRAM2_PARITY         SYSCFG_CFGR2_SPL        /*!< Enables and locks the 
 153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                               with Break Input of T
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 39


 154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_TIMBREAK_LOCKUP               SYSCFG_CFGR2_CLL        /*!< Enables and locks the 
 155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                               with Break Input of T
 156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_SRAM2WRP SYSCFG SRAM2 WRITE PROTECTION
 161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE0                SYSCFG_SWPR1_PAGE0       /*!< SRAM2A Write protecti
 164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE1                SYSCFG_SWPR1_PAGE1       /*!< SRAM2A Write protecti
 165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE2                SYSCFG_SWPR1_PAGE2       /*!< SRAM2A Write protecti
 166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE3                SYSCFG_SWPR1_PAGE3       /*!< SRAM2A Write protecti
 167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE4                SYSCFG_SWPR1_PAGE4       /*!< SRAM2A Write protecti
 168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE5                SYSCFG_SWPR1_PAGE5       /*!< SRAM2A Write protecti
 169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE6                SYSCFG_SWPR1_PAGE6       /*!< SRAM2A Write protecti
 170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE7                SYSCFG_SWPR1_PAGE7       /*!< SRAM2A Write protecti
 171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE8                SYSCFG_SWPR1_PAGE8       /*!< SRAM2A Write protecti
 172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE9                SYSCFG_SWPR1_PAGE9       /*!< SRAM2A Write protecti
 173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE10               SYSCFG_SWPR1_PAGE10      /*!< SRAM2A Write protecti
 174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE11               SYSCFG_SWPR1_PAGE11      /*!< SRAM2A Write protecti
 175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE12               SYSCFG_SWPR1_PAGE12      /*!< SRAM2A Write protecti
 176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE13               SYSCFG_SWPR1_PAGE13      /*!< SRAM2A Write protecti
 177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE14               SYSCFG_SWPR1_PAGE14      /*!< SRAM2A Write protecti
 178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE15               SYSCFG_SWPR1_PAGE15      /*!< SRAM2A Write protecti
 179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE16               SYSCFG_SWPR1_PAGE16      /*!< SRAM2A Write protecti
 180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE17               SYSCFG_SWPR1_PAGE17      /*!< SRAM2A Write protecti
 181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE18               SYSCFG_SWPR1_PAGE18      /*!< SRAM2A Write protecti
 182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE19               SYSCFG_SWPR1_PAGE19      /*!< SRAM2A Write protecti
 183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE20               SYSCFG_SWPR1_PAGE20      /*!< SRAM2A Write protecti
 184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE21               SYSCFG_SWPR1_PAGE21      /*!< SRAM2A Write protecti
 185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE22               SYSCFG_SWPR1_PAGE22      /*!< SRAM2A Write protecti
 186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE23               SYSCFG_SWPR1_PAGE23      /*!< SRAM2A Write protecti
 187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE24               SYSCFG_SWPR1_PAGE24      /*!< SRAM2A Write protecti
 188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE25               SYSCFG_SWPR1_PAGE25      /*!< SRAM2A Write protecti
 189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE26               SYSCFG_SWPR1_PAGE26      /*!< SRAM2A Write protecti
 190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE27               SYSCFG_SWPR1_PAGE27      /*!< SRAM2A Write protecti
 191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE28               SYSCFG_SWPR1_PAGE28      /*!< SRAM2A Write protecti
 192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE29               SYSCFG_SWPR1_PAGE29      /*!< SRAM2A Write protecti
 193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE30               SYSCFG_SWPR1_PAGE30      /*!< SRAM2A Write protecti
 194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE31               SYSCFG_SWPR1_PAGE31      /*!< SRAM2A Write protecti
 195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE32               SYSCFG_SWPR2_PAGE32      /*!< SRAM2B Write protecti
 197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE33               SYSCFG_SWPR2_PAGE33      /*!< SRAM2B Write protecti
 198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE34               SYSCFG_SWPR2_PAGE34      /*!< SRAM2B Write protecti
 199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE35               SYSCFG_SWPR2_PAGE35      /*!< SRAM2B Write protecti
 200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(SYSCFG_SWPR2_PAGE36)
 201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE36               SYSCFG_SWPR2_PAGE36      /*!< SRAM2B Write protecti
 202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE37               SYSCFG_SWPR2_PAGE37      /*!< SRAM2B Write protecti
 203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE38               SYSCFG_SWPR2_PAGE38      /*!< SRAM2B Write protecti
 204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE39               SYSCFG_SWPR2_PAGE39      /*!< SRAM2B Write protecti
 205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE40               SYSCFG_SWPR2_PAGE40      /*!< SRAM2B Write protecti
 206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE41               SYSCFG_SWPR2_PAGE41      /*!< SRAM2B Write protecti
 207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE42               SYSCFG_SWPR2_PAGE42      /*!< SRAM2B Write protecti
 208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE43               SYSCFG_SWPR2_PAGE43      /*!< SRAM2B Write protecti
 209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE44               SYSCFG_SWPR2_PAGE44      /*!< SRAM2B Write protecti
 210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE45               SYSCFG_SWPR2_PAGE45      /*!< SRAM2B Write protecti
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 40


 211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE46               SYSCFG_SWPR2_PAGE46      /*!< SRAM2B Write protecti
 212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE47               SYSCFG_SWPR2_PAGE47      /*!< SRAM2B Write protecti
 213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE48               SYSCFG_SWPR2_PAGE48      /*!< SRAM2B Write protecti
 214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE49               SYSCFG_SWPR2_PAGE49      /*!< SRAM2B Write protecti
 215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE50               SYSCFG_SWPR2_PAGE50      /*!< SRAM2B Write protecti
 216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE51               SYSCFG_SWPR2_PAGE51      /*!< SRAM2B Write protecti
 217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE52               SYSCFG_SWPR2_PAGE52      /*!< SRAM2B Write protecti
 218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE53               SYSCFG_SWPR2_PAGE53      /*!< SRAM2B Write protecti
 219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE54               SYSCFG_SWPR2_PAGE54      /*!< SRAM2B Write protecti
 220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE55               SYSCFG_SWPR2_PAGE55      /*!< SRAM2B Write protecti
 221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE56               SYSCFG_SWPR2_PAGE56      /*!< SRAM2B Write protecti
 222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE57               SYSCFG_SWPR2_PAGE57      /*!< SRAM2B Write protecti
 223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE58               SYSCFG_SWPR2_PAGE58      /*!< SRAM2B Write protecti
 224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE59               SYSCFG_SWPR2_PAGE59      /*!< SRAM2B Write protecti
 225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE60               SYSCFG_SWPR2_PAGE60      /*!< SRAM2B Write protecti
 226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE61               SYSCFG_SWPR2_PAGE61      /*!< SRAM2B Write protecti
 227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE62               SYSCFG_SWPR2_PAGE62      /*!< SRAM2B Write protecti
 228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SRAM2WRP_PAGE63               SYSCFG_SWPR2_PAGE63      /*!< SRAM2B Write protecti
 229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_IM SYSCFG CPU1 INTERRUPT MASK
 235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_TIM1                     SYSCFG_IMR1_TIM1IM     /*!< Enabling of interrupt f
 238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM16)
 239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_TIM16                    SYSCFG_IMR1_TIM16IM    /*!< Enabling of interrupt f
 240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM17)
 242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_TIM17                    SYSCFG_IMR1_TIM17IM    /*!< Enabling of interrupt f
 243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI5                    SYSCFG_IMR1_EXTI5IM    /*!< Enabling of interrupt f
 246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI6                    SYSCFG_IMR1_EXTI6IM    /*!< Enabling of interrupt f
 247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI7                    SYSCFG_IMR1_EXTI7IM    /*!< Enabling of interrupt f
 248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI8                    SYSCFG_IMR1_EXTI8IM    /*!< Enabling of interrupt f
 249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI9                    SYSCFG_IMR1_EXTI9IM    /*!< Enabling of interrupt f
 250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI10                   SYSCFG_IMR1_EXTI10IM   /*!< Enabling of interrupt f
 251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI11                   SYSCFG_IMR1_EXTI11IM   /*!< Enabling of interrupt f
 252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI12                   SYSCFG_IMR1_EXTI12IM   /*!< Enabling of interrupt f
 253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI13                   SYSCFG_IMR1_EXTI13IM   /*!< Enabling of interrupt f
 254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI14                   SYSCFG_IMR1_EXTI14IM   /*!< Enabling of interrupt f
 255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP1_EXTI15                   SYSCFG_IMR1_EXTI15IM   /*!< Enabling of interrupt f
 256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(SYSCFG_IMR2_PVM1IM)
 258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP2_PVM1                     SYSCFG_IMR2_PVM1IM     /*!< Enabling of interrupt f
 259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP2_PVM3                     SYSCFG_IMR2_PVM3IM     /*!< Enabling of interrupt f
 261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_GRP2_PVD                      SYSCFG_IMR2_PVDIM      /*!< Enabling of interrupt f
 262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_C2_IM SYSCFG CPU2 INTERRUPT MASK
 267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 41


 268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS  SYSCFG_C2IMR1_RTCSTAMPTAMPLSECSSIM /*!< Enabling
 270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****                                                                                       and LSE Clock
 271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RTCWKUP               SYSCFG_C2IMR1_RTCWKUPIM  /*!< Enabling of interrupt
 272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RTCALARM              SYSCFG_C2IMR1_RTCALARMIM /*!< Enabling of interrupt
 273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RCC                   SYSCFG_C2IMR1_RCCIM      /*!< Enabling of interrupt
 274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_FLASH                 SYSCFG_C2IMR1_FLASHIM    /*!< Enabling of interrupt
 275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_PKA                   SYSCFG_C2IMR1_PKAIM      /*!< Enabling of interrupt
 276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_RNG                   SYSCFG_C2IMR1_RNGIM      /*!< Enabling of interrupt
 277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(AES1)
 278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_AES1                  SYSCFG_C2IMR1_AES1IM     /*!< Enabling of interrupt
 279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(COMP1)
 281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_COMP                  SYSCFG_C2IMR1_COMPIM     /*!< Enabling of interrupt
 282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_ADC                   SYSCFG_C2IMR1_ADCIM      /*!< Enabling of interrupt
 284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI0                 SYSCFG_C2IMR1_EXTI0IM    /*!< Enabling of interrupt
 286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI1                 SYSCFG_C2IMR1_EXTI1IM    /*!< Enabling of interrupt
 287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI2                 SYSCFG_C2IMR1_EXTI2IM    /*!< Enabling of interrupt
 288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI3                 SYSCFG_C2IMR1_EXTI3IM    /*!< Enabling of interrupt
 289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI4                 SYSCFG_C2IMR1_EXTI4IM    /*!< Enabling of interrupt
 290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI5                 SYSCFG_C2IMR1_EXTI5IM    /*!< Enabling of interrupt
 291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI6                 SYSCFG_C2IMR1_EXTI6IM    /*!< Enabling of interrupt
 292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI7                 SYSCFG_C2IMR1_EXTI7IM    /*!< Enabling of interrupt
 293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI8                 SYSCFG_C2IMR1_EXTI8IM    /*!< Enabling of interrupt
 294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI9                 SYSCFG_C2IMR1_EXTI9IM    /*!< Enabling of interrupt
 295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI10                SYSCFG_C2IMR1_EXTI10IM   /*!< Enabling of interrupt
 296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI11                SYSCFG_C2IMR1_EXTI11IM   /*!< Enabling of interrupt
 297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI12                SYSCFG_C2IMR1_EXTI12IM   /*!< Enabling of interrupt
 298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI13                SYSCFG_C2IMR1_EXTI13IM   /*!< Enabling of interrupt
 299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI14                SYSCFG_C2IMR1_EXTI14IM   /*!< Enabling of interrupt
 300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP1_EXTI15                SYSCFG_C2IMR1_EXTI15IM   /*!< Enabling of interrupt
 301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH1               SYSCFG_C2IMR2_DMA1CH1IM  /*!< Enabling of interrupt
 303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH2               SYSCFG_C2IMR2_DMA1CH2IM  /*!< Enabling of interrupt
 304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH3               SYSCFG_C2IMR2_DMA1CH3IM  /*!< Enabling of interrupt
 305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH4               SYSCFG_C2IMR2_DMA1CH4IM  /*!< Enabling of interrupt
 306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH5               SYSCFG_C2IMR2_DMA1CH5IM  /*!< Enabling of interrupt
 307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH6               SYSCFG_C2IMR2_DMA1CH6IM  /*!< Enabling of interrupt
 308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA1CH7               SYSCFG_C2IMR2_DMA1CH7IM  /*!< Enabling of interrupt
 309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(DMA2)
 311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH1               SYSCFG_C2IMR2_DMA2CH1IM  /*!< Enabling of interrupt
 312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH2               SYSCFG_C2IMR2_DMA2CH2IM  /*!< Enabling of interrupt
 313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH3               SYSCFG_C2IMR2_DMA2CH3IM  /*!< Enabling of interrupt
 314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH4               SYSCFG_C2IMR2_DMA2CH4IM  /*!< Enabling of interrupt
 315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH5               SYSCFG_C2IMR2_DMA2CH5IM  /*!< Enabling of interrupt
 316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH6               SYSCFG_C2IMR2_DMA2CH6IM  /*!< Enabling of interrupt
 317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMA2CH7               SYSCFG_C2IMR2_DMA2CH7IM  /*!< Enabling of interrupt
 318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_DMAMUX1               SYSCFG_C2IMR2_DMAMUX1IM  /*!< Enabling of interrupt
 321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(SYSCFG_C2IMR2_PVM1IM)
 322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_PVM1                  SYSCFG_C2IMR2_PVM1IM     /*!< Enabling of interrupt
 323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_PVM3                  SYSCFG_C2IMR2_PVM3IM     /*!< Enabling of interrupt
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 42


 325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_PVD                   SYSCFG_C2IMR2_PVDIM      /*!< Enabling of interrupt
 326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_TSC                   SYSCFG_C2IMR2_TSCIM      /*!< Enabling of interrupt
 327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(LCD)
 328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_SYSCFG_GRP2_LCD                   SYSCFG_C2IMR2_LCDIM      /*!< Enabling of interrupt
 329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_SECURE_IP_ACCESS SYSCFG SECURE IP ACCESS
 335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(AES1)
 338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SECURE_ACCESS_AES1            SYSCFG_SIPCR_SAES1       /*!< Enabling the security
 339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SECURE_ACCESS_AES2            SYSCFG_SIPCR_SAES2       /*!< Enabling the security
 341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SECURE_ACCESS_PKA             SYSCFG_SIPCR_SPKA        /*!< Enabling the security
 342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_SECURE_ACCESS_RNG             SYSCFG_SIPCR_SRNG        /*!< Enabling the security
 343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU CPU1 APB1 GRP1 STOP IP
 348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1FZR1_DBG_TIM2_STOP   /*!< The counter clock o
 351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1FZR1_DBG_RTC_STOP    /*!< The clock of the RT
 352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1FZR1_DBG_WWDG_STOP   /*!< The window watchdog
 353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1FZR1_DBG_IWDG_STOP   /*!< The independent wat
 354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1FZR1_DBG_I2C1_STOP   /*!< The I2C1 SMBus time
 355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(I2C3)
 356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1FZR1_DBG_I2C3_STOP   /*!< The I2C3 SMBus time
 357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP1_LPTIM1_STOP    DBGMCU_APB1FZR1_DBG_LPTIM1_STOP /*!< The counter clock o
 359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_C2_APB1_GRP1_STOP_IP DBGMCU CPU2 APB1 GRP1 STOP IP
 364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_TIM2_STOP   DBGMCU_C2APB1FZR1_DBG_TIM2_STOP   /*!< The counter clock
 367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_RTC_STOP    DBGMCU_C2APB1FZR1_DBG_RTC_STOP    /*!< The clock of the 
 368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_IWDG_STOP   DBGMCU_C2APB1FZR1_DBG_IWDG_STOP   /*!< The independent w
 369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_I2C1_STOP   DBGMCU_C2APB1FZR1_DBG_I2C1_STOP   /*!< The I2C1 SMBus ti
 370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(I2C3)
 371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_I2C3_STOP   DBGMCU_C2APB1FZR1_DBG_I2C3_STOP   /*!< The I2C3 SMBus ti
 372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP1_LPTIM1_STOP DBGMCU_C2APB1FZR1_DBG_LPTIM1_STOP /*!< The counter clock
 374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB1_GRP2_STOP_IP DBGMCU CPU1 APB1 GRP2 STOP IP
 379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB1_GRP2_LPTIM2_STOP    DBGMCU_APB1FZR2_DBG_LPTIM2_STOP /*!< The counter clock o
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 43


 382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_C2_APB1_GRP2_STOP_IP DBGMCU CPU2 APB1 GRP2 STOP IP
 387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB1_GRP2_LPTIM2_STOP DBGMCU_C2APB1FZR2_DBG_LPTIM2_STOP /*!< The counter clock
 390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU CPU1 APB2 GRP1 STOP IP
 395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBGMCU_APB2FZR_DBG_TIM1_STOP   /*!< The counter clock of
 398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM16)
 399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM16_STOP     DBGMCU_APB2FZR_DBG_TIM16_STOP  /*!< The counter clock of
 400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM17)
 402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_DBGMCU_APB2_GRP1_TIM17_STOP     DBGMCU_APB2FZR_DBG_TIM17_STOP  /*!< The counter clock of
 403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_C2_APB2_GRP1_STOP_IP DBGMCU CPU2 APB2 GRP1 STOP IP
 409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB2_GRP1_TIM1_STOP   DBGMCU_C2APB2FZR_DBG_TIM1_STOP   /*!< The counter clock 
 412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM16)
 413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB2_GRP1_TIM16_STOP  DBGMCU_C2APB2FZR_DBG_TIM16_STOP  /*!< The counter clock 
 414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(TIM17)
 416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_C2_DBGMCU_APB2_GRP1_TIM17_STOP  DBGMCU_C2APB2FZR_DBG_TIM17_STOP  /*!< The counter clock 
 417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(VREFBUF)
 423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_VOLTAGE VREFBUF VOLTAGE
 424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE0          0x00000000U     /*!< Voltage reference scale 0 (VREF_OUT
 427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_VREFBUF_VOLTAGE_SCALE1          VREFBUF_CSR_VRS /*!< Voltage reference scale 1 (VREF_OUT
 428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* VREFBUF */
 432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
 434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_FLASH_LATENCY_0                 FLASH_ACR_LATENCY_0WS   /*!< FLASH Zero wait state   */
 437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_1WS   /*!< FLASH One wait state    */
 438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_2WS   /*!< FLASH Two wait states   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 44


 439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_FLASH_LATENCY_3                 FLASH_ACR_LATENCY_3WS   /*!< FLASH Three wait states */
 440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
 447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Exported macro ------------------------------------------------------------*/
 450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Exported functions --------------------------------------------------------*/
 452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
 453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
 457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
 458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set memory mapping at address 0x00000000
 462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_SetRemapMemory
 463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Memory This parameter can be one of the following values:
 464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_QUADSPI
 468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
 471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, Memory);
 473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get memory mapping at address 0x00000000
 477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_GetRemapMemory
 478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be one of the following values:
 479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_FLASH
 480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
 481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_SRAM
 482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_REMAP_QUADSPI
 483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
 485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE));
 487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable I/O analog switch voltage booster.
 491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         using I/O in analog input: ADC and COMP.
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 45


 496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         However, COMP inputs have a high impedance and
 497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
 499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         usage with ADC.
 500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_EnableAnalogBooster
 501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableAnalogBooster(void)
 504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable I/O analog switch voltage booster.
 510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When voltage booster is enabled, I/O analog switches are supplied
 511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         by a dedicated voltage booster, from VDD power domain. This is
 512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         the recommended configuration with low VDDA voltage operation.
 513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The I/O analog switch voltage booster is relevant for peripherals
 514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         using I/O in analog input: ADC and COMP.
 515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         However, COMP inputs have a high impedance and
 516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         voltage booster do not impact performance significantly.
 517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         Therefore, the voltage booster is mainly intended for
 518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         usage with ADC.
 519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 BOOSTEN       LL_SYSCFG_DisableAnalogBooster
 520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableAnalogBooster(void)
 523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_BOOSTEN);
 525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(SYSCFG_CFGR1_ANASWVDD)
 528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the Analog GPIO switch to control voltage selection
 530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         when the supply voltage is supplied by VDDA
 531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1   ANASWVDD   LL_SYSCFG_EnableAnalogGpioSwitch
 532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Activating the gpio switch enable IOs analog switches supplied by VDDA
 533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableAnalogGpioSwitch(void)
 536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD);
 538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the Analog GPIO switch to control voltage selection
 542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         when the supply voltage is supplied by VDDA
 543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1   ANASWVDD   LL_SYSCFG_DisableAnalogGpioSwitch
 544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Activating the gpio switch enable IOs analog switches supplied by VDDA
 545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableAnalogGpioSwitch(void)
 548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_ANASWVDD);
 550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif
 552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 46


 553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the I2C fast mode plus driving capability.
 555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP   LL_SYSCFG_EnableFastModePlus\n
 556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 I2Cx_FMP      LL_SYSCFG_EnableFastModePlus
 557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
 567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the I2C fast mode plus driving capability.
 573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 I2C_PBx_FMP   LL_SYSCFG_DisableFastModePlus\n
 574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 I2Cx_FMP      LL_SYSCFG_DisableFastModePlus
 575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  ConfigFastModePlus This parameter can be a combination of the following values:
 576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB6
 577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB7
 578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB8
 579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_PB9
 580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C1
 581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_I2C3
 582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
 585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Invalid operation Interrupt
 591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_EnableIT_FPU_IOC
 592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IOC(void)
 595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Divide-by-zero Interrupt
 601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_EnableIT_FPU_DZC
 602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_DZC(void)
 605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
 607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 47


 610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Underflow Interrupt
 611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_EnableIT_FPU_UFC
 612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_UFC(void)
 615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Overflow Interrupt
 621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_EnableIT_FPU_OFC
 622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_OFC(void)
 625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Input denormal Interrupt
 631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_EnableIT_FPU_IDC
 632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IDC(void)
 635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Floating Point Unit Inexact Interrupt
 641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_EnableIT_FPU_IXC
 642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableIT_FPU_IXC(void)
 645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Invalid operation Interrupt
 651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_DisableIT_FPU_IOC
 652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IOC(void)
 655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0);
 657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Divide-by-zero Interrupt
 661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_DisableIT_FPU_DZC
 662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_DZC(void)
 665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 48


 667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Underflow Interrupt
 671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_DisableIT_FPU_UFC
 672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_UFC(void)
 675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2);
 677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Overflow Interrupt
 681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_DisableIT_FPU_OFC
 682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_OFC(void)
 685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3);
 687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Input denormal Interrupt
 691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_DisableIT_FPU_IDC
 692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IDC(void)
 695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4);
 697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Floating Point Unit Inexact Interrupt
 701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_DisableIT_FPU_IXC
 702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableIT_FPU_IXC(void)
 705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5);
 707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Invalid operation Interrupt source is enabled or disabled.
 711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_0      LL_SYSCFG_IsEnabledIT_FPU_IOC
 712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IOC(void)
 715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_0) == (SYSCFG_CFGR1_FPU_IE_0)) ? 1UL : 0UL);
 717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Divide-by-zero Interrupt source is enabled or disabled.
 721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_1      LL_SYSCFG_IsEnabledIT_FPU_DZC
 722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 49


 724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_DZC(void)
 725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_1) == (SYSCFG_CFGR1_FPU_IE_1)) ? 1UL : 0UL);
 727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Underflow Interrupt source is enabled or disabled.
 731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_2      LL_SYSCFG_IsEnabledIT_FPU_UFC
 732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_UFC(void)
 735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_2) == (SYSCFG_CFGR1_FPU_IE_2)) ? 1UL : 0UL);
 737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Overflow Interrupt source is enabled or disabled.
 741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_3      LL_SYSCFG_IsEnabledIT_FPU_OFC
 742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_OFC(void)
 745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_3) == (SYSCFG_CFGR1_FPU_IE_3)) ? 1UL : 0UL);
 747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Input denormal Interrupt source is enabled or disabled.
 751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_4      LL_SYSCFG_IsEnabledIT_FPU_IDC
 752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IDC(void)
 755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_4) == (SYSCFG_CFGR1_FPU_IE_4)) ? 1UL : 0UL);
 757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Floating Point Unit Inexact Interrupt source is enabled or disabled.
 761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR1 FPU_IE_5      LL_SYSCFG_IsEnabledIT_FPU_IXC
 762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledIT_FPU_IXC(void)
 765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR1, SYSCFG_CFGR1_FPU_IE_5) == (SYSCFG_CFGR1_FPU_IE_5)) ? 1UL : 0UL);
 767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Configure source input for the EXTI external interrupt.
 771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_SetEXTISource\n
 772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_SetEXTISource\n
 773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_SetEXTISource\n
 774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_SetEXTISource
 775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Port This parameter can be one of the following values:
 776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 50


 781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *
 783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
 803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(SYSCFG->EXTICR[Line & 0x03U], (Line >> 16U), (Port << ((POSITION_VAL((Line >> 16U))) &
 805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the configured defined for specific EXTI Line
 809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_GetEXTISource\n
 810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_GetEXTISource\n
 811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_GetEXTISource\n
 812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_GetEXTISource
 813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Line This parameter can be one of the following values:
 814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE0
 815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE1
 816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE2
 817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE3
 818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE4
 819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE5
 820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE6
 821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE7
 822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE8
 823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE9
 824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE10
 825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE11
 826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE12
 827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE13
 828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE14
 829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_LINE15
 830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be one of the following values:
 831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTA
 832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTB
 833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTC
 834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTD
 835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTE
 836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_EXTI_PORTH
 837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 51


 838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
 839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0x03U], (Line >> 16U)) >> (POSITION_VAL(Line >> 
 841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable SRAM2 Erase (starts a hardware SRAM2 erase operation. This bit is
 845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * automatically cleared at the end of the SRAM2 erase operation.)
 846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note This bit is write-protected: setting this bit is possible only after the
 847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *       correct key sequence is written in the SYSCFG_SKR register.
 848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  SRAM2ER       LL_SYSCFG_EnableSRAM2Erase
 849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2Erase(void)
 852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2ER);
 854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if SRAM2 erase operation is on going
 858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  SRAM2BSY      LL_SYSCFG_IsSRAM2EraseOngoing
 859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsSRAM2EraseOngoing(void)
 862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->SCSR, SYSCFG_SCSR_SRAM2BSY) == (SYSCFG_SCSR_SRAM2BSY)) ? 1UL : 0UL);
 864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU2 SRAM fetch (execution) (This bit can be set by Firmware
 868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         and will only be reset by a Hardware reset, including a reset after Standby.)
 869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note Firmware writing 0 has no effect.
 870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  C2RFD         LL_SYSCFG_DisableSRAMFetch
 871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableSRAMFetch(void)
 874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SCSR, SYSCFG_SCSR_C2RFD);
 876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if CPU2 SRAM fetch is enabled
 880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SCSR  C2RFD         LL_SYSCFG_IsEnabledSRAMFetch
 881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledSRAMFetch(void)
 884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->SCSR, SYSCFG_SCSR_C2RFD) != (SYSCFG_SCSR_C2RFD)) ? 1UL : 0UL);
 886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set connections to TIM1/16/17 Break inputs
 890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CLL           LL_SYSCFG_SetTIMBreakInputs\n
 891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 SPL           LL_SYSCFG_SetTIMBreakInputs\n
 892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL          LL_SYSCFG_SetTIMBreakInputs\n
 893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL          LL_SYSCFG_SetTIMBreakInputs
 894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Break This parameter can be a combination of the following values:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 52


 895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
 896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM2_PARITY
 898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)
 902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL | SYSCFG_CFGR2_
 904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get connections to TIM1/16/17 Break inputs
 908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 CLL           LL_SYSCFG_GetTIMBreakInputs\n
 909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 SPL           LL_SYSCFG_GetTIMBreakInputs\n
 910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 PVDL          LL_SYSCFG_GetTIMBreakInputs\n
 911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR2 ECCL          LL_SYSCFG_GetTIMBreakInputs
 912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be can be a combination of the following values:
 913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_ECC
 914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
 915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_SRAM2_PARITY
 916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
 917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)
 919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_CLL | SYSCFG_CFGR2_SPL | SYSCFG_CFGR2_PVDL
 921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if SRAM2 parity error detected
 925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF           LL_SYSCFG_IsActiveFlag_SP
 926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
 927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void)
 929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF) == (SYSCFG_CFGR2_SPF)) ? 1UL : 0UL);
 931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Clear SRAM2 parity error flag
 935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_CFGR2 SPF           LL_SYSCFG_ClearFlag_SP
 936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void)
 939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_SPF);
 941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable SRAM2 page write protection for Pages in range 0 to 31
 945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note Write protection is cleared only by a system reset
 946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SWPR1 PxWP          LL_SYSCFG_EnableSRAM2PageWRP_0_31
 947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SRAM2WRP This parameter can be a combination of the following values:
 948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE0
 949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE1
 950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE2
 951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE3
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 53


 952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE4
 953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE5
 954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE6
 955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE7
 956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE8
 957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE9
 958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE10
 959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE11
 960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE12
 961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE13
 962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE14
 963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE15
 964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE16
 965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE17
 966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE18
 967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE19
 968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE20
 969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE21
 970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE22
 971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE23
 972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE24
 973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE25
 974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE26
 975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE27
 976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE28
 977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE29
 978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE30
 979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE31
 980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
 981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
 982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /* Legacy define */
 983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #define LL_SYSCFG_EnableSRAM2PageWRP    LL_SYSCFG_EnableSRAM2PageWRP_0_31
 984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2PageWRP_0_31(uint32_t SRAM2WRP)
 985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
 986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SWPR1, SRAM2WRP);
 987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
 989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
 990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable SRAM2 page write protection for Pages in range 32 to 63
 991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note Write protection is cleared only by a system reset
 992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SWPR2 PxWP          LL_SYSCFG_EnableSRAM2PageWRP_32_63
 993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SRAM2WRP This parameter can be a combination of the following values:
 994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE32
 995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE33
 996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE34
 997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE35
 998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE36
 999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE37
1000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE38
1001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE39
1002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE40
1003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE41
1004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE42
1005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE43
1006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE44
1007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE45
1008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE46
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 54


1009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE47
1010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE48
1011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE49
1012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE50
1013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE51
1014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE52
1015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE53
1016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE54
1017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE55
1018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE56
1019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE57
1020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE58
1021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE59
1022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE60
1023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE61
1024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE62
1025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SRAM2WRP_PAGE63
1026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSRAM2PageWRP_32_63(uint32_t SRAM2WRP)
1029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SWPR2, SRAM2WRP);
1031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  SRAM2 page write protection lock prior to erase
1035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_LockSRAM2WRP
1036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_LockSRAM2WRP(void)
1039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   /* Writing a wrong key reactivates the write protection */
1041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x00U);
1042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  SRAM2 page write protection unlock prior to erase
1046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SKR   KEY           LL_SYSCFG_UnlockSRAM2WRP
1047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_UnlockSRAM2WRP(void)
1050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   /* unlock the write protection of the SRAM2ER bit */
1052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0xCAU);
1053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   WRITE_REG(SYSCFG->SKR, 0x53U);
1054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable CPU1 Interrupt Mask
1058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR1  TIM1IM      LL_SYSCFG_GRP1_EnableIT\n
1059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM16IM     LL_SYSCFG_GRP1_EnableIT\n
1060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM17IM     LL_SYSCFG_GRP1_EnableIT\n
1061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  EXTIxIM     LL_SYSCFG_GRP1_EnableIT
1062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM1
1064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM16
1065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM17
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 55


1066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI5
1067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI6
1068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI7
1069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI8
1070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI9
1071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI10
1072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI11
1073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI12
1074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI13
1075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI14
1076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI15
1077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_GRP1_EnableIT(uint32_t Interrupt)
1080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->IMR1, Interrupt);
1082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable CPU1 Interrupt Mask
1086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR1  PVM1IM      LL_SYSCFG_GRP2_EnableIT\n
1087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  PVM3IM      LL_SYSCFG_GRP2_EnableIT\n
1088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  PVDIM       LL_SYSCFG_GRP2_EnableIT
1089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM1
1091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM3
1092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVD
1093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_GRP2_EnableIT(uint32_t Interrupt)
1096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->IMR2, Interrupt);
1098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU1 Interrupt Mask
1102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR1  TIM1IM      LL_SYSCFG_GRP1_DisableIT\n
1103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM16IM     LL_SYSCFG_GRP1_DisableIT\n
1104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM17IM     LL_SYSCFG_GRP1_DisableIT\n
1105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  EXTIxIM     LL_SYSCFG_GRP1_DisableIT
1106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM1
1108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM16
1109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM17
1110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI5
1111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI6
1112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI7
1113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI8
1114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI9
1115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI10
1116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI11
1117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI12
1118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI13
1119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI14
1120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI15
1121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 56


1123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_GRP1_DisableIT(uint32_t Interrupt)
1124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->IMR1, Interrupt);
1126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU1 Interrupt Mask
1130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR2  PVM1IM      LL_SYSCFG_GRP2_DisableIT\n
1131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR2  PVM3IM      LL_SYSCFG_GRP2_DisableIT\n
1132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR2  PVDIM       LL_SYSCFG_GRP2_DisableIT
1133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM1
1135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM3
1136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVD
1137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_GRP2_DisableIT(uint32_t Interrupt)
1140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->IMR2, Interrupt);
1142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if CPU1 Interrupt Mask is enabled
1146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR1  TIM1IM      LL_SYSCFG_GRP1_IsEnabledIT\n
1147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM16IM     LL_SYSCFG_GRP1_IsEnabledIT\n
1148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  TIM17IM     LL_SYSCFG_GRP1_IsEnabledIT\n
1149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR1  EXTIxIM     LL_SYSCFG_GRP1_IsEnabledIT
1150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be one of the following values:
1151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM1
1152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM16
1153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_TIM17
1154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI5
1155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI6
1156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI7
1157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI8
1158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI9
1159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI10
1160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI11
1161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI12
1162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI13
1163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI14
1164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP1_EXTI15
1165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GRP1_IsEnabledIT(uint32_t Interrupt)
1168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->IMR1, Interrupt) != (Interrupt)) ? 1UL : 0UL);
1170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if CPU1 Interrupt Mask is enabled
1174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_IMR2  PVM1IM      LL_SYSCFG_GRP2_IsEnabledIT\n
1175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR2  PVM3IM      LL_SYSCFG_GRP2_IsEnabledIT\n
1176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_IMR2  PVDIM       LL_SYSCFG_GRP2_IsEnabledIT
1177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be one of the following values:
1178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM1
1179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVM3
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 57


1180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_GRP2_PVD
1181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_GRP2_IsEnabledIT(uint32_t Interrupt)
1184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->IMR2, Interrupt) != (Interrupt)) ? 1UL : 0UL);
1186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable CPU2 Interrupt Mask
1190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR1  RTCSTAMPTAMPLSECSSIM      LL_C2_SYSCFG_GRP1_EnableIT\n
1191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCWKUPIM   LL_C2_SYSCFG_GRP1_EnableIT\n
1192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCALARMIM  LL_C2_SYSCFG_GRP1_EnableIT\n
1193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RCCIM       LL_C2_SYSCFG_GRP1_EnableIT\n
1194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  FLASHIM     LL_C2_SYSCFG_GRP1_EnableIT\n
1195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  PKAIM       LL_C2_SYSCFG_GRP1_EnableIT\n
1196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RNGIM       LL_C2_SYSCFG_GRP1_EnableIT\n
1197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  AES1IM      LL_C2_SYSCFG_GRP1_EnableIT\n
1198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  COMPIM      LL_C2_SYSCFG_GRP1_EnableIT\n
1199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  ADCIM       LL_C2_SYSCFG_GRP1_EnableIT\n
1200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  EXTIxIM     LL_C2_SYSCFG_GRP1_EnableIT
1201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS
1203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCWKUP
1204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCALARM
1205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RCC
1206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_FLASH
1207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_PKA
1208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RNG
1209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_AES1
1210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_COMP
1211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_ADC
1212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI0
1213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI1
1214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI2
1215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI3
1216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI4
1217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI5
1218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI6
1219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI7
1220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI8
1221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI9
1222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI10
1223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI11
1224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI12
1225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI13
1226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI14
1227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI15
1228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_SYSCFG_GRP1_EnableIT(uint32_t Interrupt)
1231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->C2IMR1, Interrupt);
1233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable CPU2 Interrupt Mask
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 58


1237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR2  DMA1CHxIM   LL_C2_SYSCFG_GRP2_EnableIT\n
1238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  DMA2CHxIM   LL_C2_SYSCFG_GRP2_EnableIT\n
1239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM1IM      LL_C2_SYSCFG_GRP2_EnableIT\n
1240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM3IM      LL_C2_SYSCFG_GRP2_EnableIT\n
1241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVDIM       LL_C2_SYSCFG_GRP2_EnableIT\n
1242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  TSCIM       LL_C2_SYSCFG_GRP2_EnableIT\n
1243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  LCDIM       LL_C2_SYSCFG_GRP2_EnableIT
1244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH1
1246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH2
1247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH3
1248:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH4
1249:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH5
1250:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH6
1251:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH7
1252:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH1
1253:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH2
1254:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH3
1255:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH4
1256:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH5
1257:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH6
1258:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH7
1259:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMAMUX1
1260:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM1
1261:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM3
1262:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVD
1263:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_TSC
1264:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_LCD
1265:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1266:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1267:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_SYSCFG_GRP2_EnableIT(uint32_t Interrupt)
1268:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1269:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->C2IMR2, Interrupt);
1270:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1271:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1272:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1273:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU2 Interrupt Mask
1274:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR1  RTCSTAMPTAMPLSECSSIM      LL_C2_SYSCFG_GRP1_DisableIT\n
1275:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCWKUPIM   LL_C2_SYSCFG_GRP1_DisableIT\n
1276:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCALARMIM  LL_C2_SYSCFG_GRP1_DisableIT\n
1277:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RCCIM       LL_C2_SYSCFG_GRP1_DisableIT\n
1278:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  FLASHIM     LL_C2_SYSCFG_GRP1_DisableIT\n
1279:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  PKAIM       LL_C2_SYSCFG_GRP1_DisableIT\n
1280:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RNGIM       LL_C2_SYSCFG_GRP1_DisableIT\n
1281:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  AES1IM      LL_C2_SYSCFG_GRP1_DisableIT\n
1282:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  COMPIM      LL_C2_SYSCFG_GRP1_DisableIT\n
1283:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  ADCIM       LL_C2_SYSCFG_GRP1_DisableIT\n
1284:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  EXTIxIM     LL_C2_SYSCFG_GRP1_DisableIT
1285:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1286:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS
1287:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCWKUP
1288:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCALARM
1289:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RCC
1290:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_FLASH
1291:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_PKA
1292:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RNG
1293:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_AES1
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 59


1294:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_COMP
1295:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_ADC
1296:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI0
1297:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI1
1298:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI2
1299:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI3
1300:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI4
1301:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI5
1302:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI6
1303:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI7
1304:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI8
1305:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI9
1306:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI10
1307:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI11
1308:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI12
1309:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI13
1310:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI14
1311:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI15
1312:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1313:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1314:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_SYSCFG_GRP1_DisableIT(uint32_t Interrupt)
1315:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1316:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->C2IMR1, Interrupt);
1317:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1318:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1319:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1320:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable CPU2 Interrupt Mask
1321:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR2  DMA1CHxIM   LL_C2_SYSCFG_GRP2_DisableIT\n
1322:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  DMA2CHxIM   LL_C2_SYSCFG_GRP2_DisableIT\n
1323:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM1IM      LL_C2_SYSCFG_GRP2_DisableIT\n
1324:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM3IM      LL_C2_SYSCFG_GRP2_DisableIT\n
1325:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVDIM       LL_C2_SYSCFG_GRP2_DisableIT\n
1326:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  TSCIM       LL_C2_SYSCFG_GRP2_DisableIT\n
1327:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  LCDIM       LL_C2_SYSCFG_GRP2_DisableIT
1328:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be a combination of the following values:
1329:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH1
1330:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH2
1331:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH3
1332:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH4
1333:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH5
1334:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH6
1335:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH7
1336:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH1
1337:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH2
1338:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH3
1339:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH4
1340:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH5
1341:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH6
1342:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH7
1343:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMAMUX1
1344:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM1
1345:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM3
1346:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVD
1347:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_TSC
1348:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_LCD
1349:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1350:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 60


1351:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_SYSCFG_GRP2_DisableIT(uint32_t Interrupt)
1352:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1353:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->C2IMR2, Interrupt);
1354:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1355:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1356:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1357:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if CPU2 Interrupt Mask is enabled
1358:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR1  RTCSTAMPTAMPLSECSSIM      LL_C2_SYSCFG_GRP1_EnableIT\n
1359:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCWKUPIM   LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1360:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RTCALARMIM  LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1361:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RCCIM       LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1362:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  FLASHIM     LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1363:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  PKAIM       LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1364:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  RNGIM       LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1365:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  AES1IM      LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1366:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  COMPIM      LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1367:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  ADCIM       LL_C2_SYSCFG_GRP1_IsEnabledIT\n
1368:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR1  EXTIxIM     LL_C2_SYSCFG_GRP1_IsEnabledIT
1369:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be one of the following values:
1370:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCSTAMP_RTCTAMP_LSECSS
1371:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCWKUP
1372:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RTCALARM
1373:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RCC
1374:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_FLASH
1375:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_PKA
1376:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_RNG
1377:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_AES1
1378:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_COMP
1379:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_ADC
1380:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI0
1381:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI1
1382:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI2
1383:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI3
1384:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI4
1385:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI5
1386:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI6
1387:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI7
1388:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI8
1389:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI9
1390:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI10
1391:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI11
1392:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI12
1393:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI13
1394:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI14
1395:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP1_EXTI15
1396:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1397:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1398:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_C2_SYSCFG_GRP1_IsEnabledIT(uint32_t Interrupt)
1399:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1400:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->C2IMR1, Interrupt) != (Interrupt)) ? 1UL : 0UL);
1401:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1402:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1403:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1404:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if CPU2 Interrupt Mask is enabled
1405:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_C2IMR2  DMA1CHxIM   LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1406:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  DMA2CHxIM   LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1407:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM1IM      LL_C2_SYSCFG_GRP2_IsEnabledIT\n
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 61


1408:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVM3IM      LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1409:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  PVDIM       LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1410:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  TSCIM       LL_C2_SYSCFG_GRP2_IsEnabledIT\n
1411:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_C2IMR2  LCDIM       LL_C2_SYSCFG_GRP2_IsEnabledIT
1412:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Interrupt This parameter can be one of the following values:
1413:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH1
1414:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH2
1415:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH3
1416:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH4
1417:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH5
1418:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH6
1419:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA1CH7
1420:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH1
1421:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH2
1422:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH3
1423:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH4
1424:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH5
1425:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH6
1426:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMA2CH7
1427:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_DMAMUX1
1428:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM1
1429:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVM3
1430:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_PVD
1431:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_TSC
1432:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_SYSCFG_GRP2_LCD
1433:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1434:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1435:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_C2_SYSCFG_GRP2_IsEnabledIT(uint32_t Interrupt)
1436:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1437:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->C2IMR2, Interrupt) != (Interrupt)) ? 1UL : 0UL);
1438:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1439:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1440:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1441:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the access for security IP
1442:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SIPCR SAES1         LL_SYSCFG_EnableSecurityAccess\n
1443:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SAES2         LL_SYSCFG_EnableSecurityAccess\n
1444:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SPKA          LL_SYSCFG_EnableSecurityAccess\n
1445:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SRNG          LL_SYSCFG_EnableSecurityAccess
1446:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SecurityAccess This parameter can be a combination of the following values:
1447:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES1
1448:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES2
1449:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_PKA
1450:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_RNG
1451:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1452:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1453:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_EnableSecurityAccess(uint32_t SecurityAccess)
1454:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1455:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(SYSCFG->SIPCR, SecurityAccess);
1456:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1457:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1458:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1459:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the access for security IP
1460:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SIPCR SAES1         LL_SYSCFG_DisableSecurityAccess\n
1461:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SAES2         LL_SYSCFG_DisableSecurityAccess\n
1462:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SPKA          LL_SYSCFG_DisableSecurityAccess\n
1463:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SRNG          LL_SYSCFG_DisableSecurityAccess
1464:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SecurityAccess This parameter can be a combination of the following values:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 62


1465:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES1
1466:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES2
1467:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_PKA
1468:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_RNG
1469:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1470:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1471:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_SYSCFG_DisableSecurityAccess(uint32_t SecurityAccess)
1472:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1473:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(SYSCFG->SIPCR, SecurityAccess);
1474:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1475:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1476:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1477:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if access for security IP is enabled
1478:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll SYSCFG_SIPCR SAES1         LL_SYSCFG_IsEnabledSecurityAccess\n
1479:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SAES2         LL_SYSCFG_IsEnabledSecurityAccess\n
1480:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SPKA          LL_SYSCFG_IsEnabledSecurityAccess\n
1481:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         SYSCFG_CFGR1 SRNG          LL_SYSCFG_IsEnabledSecurityAccess
1482:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  SecurityAccess This parameter can be one of the following values:
1483:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES1
1484:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_AES2
1485:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_PKA
1486:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_SYSCFG_SECURE_ACCESS_RNG
1487:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1488:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1489:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_SYSCFG_IsEnabledSecurityAccess(uint32_t SecurityAccess)
1490:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1491:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(SYSCFG->SIPCR, SecurityAccess) == (SecurityAccess)) ? 1UL : 0UL);
1492:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1493:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1494:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1495:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
1496:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1497:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1498:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
1499:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note  DBGMCU is only accessible by Cortex M4
1500:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *        To access on DBGMCU, Cortex M0+ need to request to the Cortex M4
1501:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *        the action.
1502:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
1503:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1504:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1505:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1506:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the device identifier
1507:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   For STM32WBxxxx devices, the device ID is 0x495
1508:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
1509:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
1510:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1511:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
1512:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1513:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
1514:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1515:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1516:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1517:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the device revision identifier
1518:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   This field indicates the revision of the device.
1519:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
1520:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
1521:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 63


1522:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
1523:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1524:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
1525:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1526:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1527:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1528:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the Debug Module during SLEEP mode
1529:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
1530:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1531:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1532:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
1533:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1534:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1535:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1536:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1537:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1538:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the Debug Module during SLEEP mode
1539:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
1540:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1541:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1542:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
1543:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1544:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
1545:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1546:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1547:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1548:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the Debug Module during STOP mode
1549:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
1550:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1551:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1552:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
1553:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1554:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1555:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1556:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1557:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1558:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the Debug Module during STOP mode
1559:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
1560:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1561:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1562:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
1563:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1564:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
1565:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1566:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1567:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1568:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the Debug Module during STANDBY mode
1569:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
1570:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1571:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1572:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
1573:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1574:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1575:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1576:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1577:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1578:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the Debug Module during STANDBY mode
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 64


1579:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
1580:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1581:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1582:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
1583:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1584:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
1585:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1586:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1587:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1588:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the clock for Trace port
1589:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRACE_CLKEN         LL_DBGMCU_EnableTraceClock\n
1590:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1591:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableTraceClock(void)
1592:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1593:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN);
1594:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1595:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1596:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1597:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the clock for Trace port
1598:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRACE_CLKEN         LL_DBGMCU_DisableTraceClock\n
1599:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1600:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1601:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableTraceClock(void)
1602:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1603:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN);
1604:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1605:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1606:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1607:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if the clock for Trace port is enabled
1608:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRACE_CLKEN         LL_DBGMCU_IsEnabledTraceClock\n
1609:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1610:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1611:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_IsEnabledTraceClock(void)
1612:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1613:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN) == (DBGMCU_CR_TRACE_IOEN)) ? 1UL : 0UL);
1614:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1615:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1616:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1617:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable the external trigger output
1618:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When enable the external trigger is output (state of bit 1),
1619:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         TRGIO pin is connected to TRGOUT.
1620:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRGOEN         LL_DBGMCU_EnableTriggerOutput\n
1621:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1622:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_EnableTriggerOutput(void)
1623:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1624:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->CR, DBGMCU_CR_TRGOEN);
1625:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1626:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1627:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1628:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable the external trigger output
1629:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When disable external trigger is input (state of bit 0),
1630:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         TRGIO pin is connected to TRGIN.
1631:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRGOEN         LL_DBGMCU_DisableTriggerOutput\n
1632:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1633:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1634:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_DisableTriggerOutput(void)
1635:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 65


1636:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_TRGOEN);
1637:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1638:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1639:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1640:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Indicate if the external trigger is output or input direction
1641:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   When the external trigger is output (state of bit 1),
1642:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         TRGIO pin is connected to TRGOUT.
1643:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         When the external trigger is input (state of bit 0),
1644:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         TRGIO pin is connected to TRGIN.
1645:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_CR TRGOEN         LL_DBGMCU_EnableTriggerOutput\n
1646:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1647:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1648:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_DBGMCU_IsEnabledTriggerOutput(void)
1649:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1650:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(DBGMCU->CR, DBGMCU_CR_TRGOEN) == (DBGMCU_CR_TRGOEN)) ? 1UL : 0UL);
1651:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1652:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1653:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1654:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU1 APB1 peripherals (group1 peripherals)
1655:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP1_FreezePeriph
1656:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1657:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1658:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1659:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1660:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1661:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1662:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP
1663:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
1664:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1665:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1666:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
1667:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1668:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZR1, Periphs);
1669:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1670:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1671:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1672:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU2 APB1 peripherals (group1 peripherals)
1673:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB1FZR1 DBG_xxxx_STOP  LL_C2_DBGMCU_APB1_GRP1_FreezePeriph
1674:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1675:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_TIM2_STOP
1676:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_RTC_STOP
1677:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_IWDG_STOP
1678:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_I2C1_STOP
1679:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_I2C3_STOP
1680:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_LPTIM1_STOP
1681:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1682:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1683:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
1684:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1685:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->C2APB1FZR1, Periphs);
1686:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1687:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1688:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1689:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU1 APB1 peripherals (group2 peripherals)
1690:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP2_FreezePeriph
1691:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1692:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_LPTIM2_STOP
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 66


1693:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1694:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1695:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs)
1696:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1697:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->APB1FZR2, Periphs);
1698:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1699:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1700:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1701:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU2 APB1 peripherals (group2 peripherals)
1702:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB1FZR2 DBG_xxxx_STOP  LL_C2_DBGMCU_APB1_GRP2_FreezePeriph
1703:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1704:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP2_LPTIM2_STOP
1705:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1706:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1707:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs)
1708:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1709:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->C2APB1FZR2, Periphs);
1710:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1711:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1712:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1713:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU1 APB1 peripherals (group1 peripherals)
1714:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR1 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP1_UnFreezePeriph
1715:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1716:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP
1717:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
1718:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
1719:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
1720:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
1721:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP
1722:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM1_STOP
1723:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1724:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1725:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
1726:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1727:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZR1, Periphs);
1728:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1729:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1730:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1731:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU2 APB1 peripherals (group1 peripherals)
1732:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB1FZR1 DBG_xxxx_STOP  LL_C2_DBGMCU_APB1_GRP1_UnFreezePeriph
1733:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1734:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_TIM2_STOP
1735:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_RTC_STOP
1736:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_IWDG_STOP
1737:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_I2C1_STOP
1738:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_I2C3_STOP
1739:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP1_LPTIM1_STOP
1740:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1741:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1742:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
1743:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1744:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->C2APB1FZR1, Periphs);
1745:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1746:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1747:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1748:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU1 APB1 peripherals (group2 peripherals)
1749:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB1FZR2 DBG_xxxx_STOP  LL_DBGMCU_APB1_GRP2_UnFreezePeriph
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 67


1750:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1751:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB1_GRP2_LPTIM2_STOP
1752:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1753:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1754:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs)
1755:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1756:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB1FZR2, Periphs);
1757:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1758:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1759:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1760:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU2 APB1 peripherals (group2 peripherals)
1761:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB1FZR2 DBG_xxxx_STOP  LL_C2_DBGMCU_APB1_GRP2_UnFreezePeriph
1762:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1763:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB1_GRP2_LPTIM2_STOP
1764:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1765:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1766:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs)
1767:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1768:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->C2APB1FZR2, Periphs);
1769:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1770:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1771:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1772:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU1 APB2 peripherals
1773:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB2FZR DBG_TIMx_STOP  LL_DBGMCU_APB2_GRP1_FreezePeriph
1774:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1775:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1776:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1777:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1778:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1779:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1780:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
1781:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1782:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->APB2FZR, Periphs);
1783:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1784:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1785:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1786:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Freeze CPU2 APB2 peripherals
1787:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB2FZR DBG_TIMx_STOP  LL_C2_DBGMCU_APB2_GRP1_FreezePeriph
1788:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1789:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM1_STOP
1790:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM16_STOP
1791:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM17_STOP
1792:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1793:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1794:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
1795:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1796:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(DBGMCU->C2APB2FZR, Periphs);
1797:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1798:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1799:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1800:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU1 APB2 peripherals
1801:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_APB2FZR DBG_TIMx_STOP  LL_DBGMCU_APB2_GRP1_UnFreezePeriph
1802:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1803:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
1804:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM16_STOP
1805:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM17_STOP
1806:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 68


1807:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1808:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
1809:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1810:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->APB2FZR, Periphs);
1811:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1812:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1813:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1814:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Unfreeze CPU2 APB2 peripherals
1815:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll DBGMCU_C2APB2FZR DBG_TIMx_STOP  LL_C2_DBGMCU_APB2_GRP1_UnFreezePeriph
1816:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Periphs This parameter can be a combination of the following values:
1817:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM1_STOP
1818:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM16_STOP
1819:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_C2_DBGMCU_APB2_GRP1_TIM17_STOP
1820:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1821:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1822:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_C2_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
1823:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1824:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(DBGMCU->C2APB2FZR, Periphs);
1825:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1826:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1827:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1828:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
1829:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1830:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1831:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #if defined(VREFBUF)
1832:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_VREFBUF VREFBUF
1833:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
1834:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1835:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1836:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1837:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Internal voltage reference
1838:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  ENVR          LL_VREFBUF_Enable
1839:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1840:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1841:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_Enable(void)
1842:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1843:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
1844:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1845:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1846:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1847:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Internal voltage reference
1848:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  ENVR          LL_VREFBUF_Disable
1849:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1850:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1851:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_Disable(void)
1852:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1853:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
1854:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1855:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1856:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1857:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable high impedance (VREF+pin is high impedance)
1858:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  HIZ           LL_VREFBUF_EnableHIZ
1859:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1860:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1861:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_EnableHIZ(void)
1862:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1863:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ);
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 69


1864:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1865:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1866:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1867:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable high impedance (VREF+pin is internally connected to the voltage reference buffe
1868:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  HIZ           LL_VREFBUF_DisableHIZ
1869:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1870:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1871:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_DisableHIZ(void)
1872:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1873:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_HIZ);
1874:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1875:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1876:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1877:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set the Voltage reference scale
1878:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRS           LL_VREFBUF_SetVoltageScaling
1879:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Scale This parameter can be one of the following values:
1880:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
1881:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
1882:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1883:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1884:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_SetVoltageScaling(uint32_t Scale)
1885:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1886:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, Scale);
1887:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1888:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1889:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1890:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the Voltage reference scale
1891:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRS           LL_VREFBUF_GetVoltageScaling
1892:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be one of the following values:
1893:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE0
1894:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_VREFBUF_VOLTAGE_SCALE1
1895:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1896:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_GetVoltageScaling(void)
1897:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1898:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRS));
1899:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1900:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1901:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1902:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the VREFBUF trimming value for VRS=0 (VREF_SC0)
1903:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Between 0 and 0x3F
1904:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1905:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_SC0_GetCalibration(void)
1906:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1907:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(*VREFBUF_SC0_CAL_ADDR);
1908:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1909:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1910:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1911:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the VREFBUF trimming value for VRS=1 (VREF_SC1)
1912:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Between 0 and 0x3F
1913:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1914:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_SC1_GetCalibration(void)
1915:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1916:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(*VREFBUF_SC1_CAL_ADDR);
1917:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1918:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1919:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1920:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Voltage reference buffer is ready
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 70


1921:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CSR  VRR           LL_VREFBUF_IsVREFReady
1922:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
1923:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1924:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_IsVREFReady(void)
1925:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1926:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == (VREFBUF_CSR_VRR)) ? 1UL : 0UL);
1927:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1928:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1929:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1930:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get the trimming code for VREFBUF calibration
1931:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CCR  TRIM          LL_VREFBUF_GetTrimming
1932:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Between 0 and 0x3F
1933:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1934:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_VREFBUF_GetTrimming(void)
1935:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1936:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(VREFBUF->CCR, VREFBUF_CCR_TRIM));
1937:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1938:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1939:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1940:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set the trimming code for VREFBUF calibration (Tune the internal reference buffer volta
1941:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Each VrefBuf voltage scale is calibrated in production for each device,
1942:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         data stored in flash memory.
1943:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         Functions @ref LL_VREFBUF_SC0_GetCalibration and 
1944:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @ref LL_VREFBUF_SC0_GetCalibration can be used to retrieve
1945:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         these calibration data.
1946:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll VREFBUF_CCR  TRIM          LL_VREFBUF_SetTrimming
1947:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Value Between 0 and 0x3F
1948:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1949:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1950:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_VREFBUF_SetTrimming(uint32_t Value)
1951:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1952:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   WRITE_REG(VREFBUF->CCR, Value);
1953:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1954:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1955:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1956:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @}
1957:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1958:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** #endif /* VREFBUF */
1959:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1960:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /** @defgroup SYSTEM_LL_EF_FLASH FLASH
1961:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @{
1962:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1963:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1964:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1965:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set FLASH Latency
1966:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
1967:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @param  Latency This parameter can be one of the following values:
1968:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1969:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1970:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1971:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_3
1972:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1973:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1974:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
1975:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1976:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
1977:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 71


1978:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1979:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1980:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get FLASH Latency
1981:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_GetLatency
1982:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Returned value can be one of the following values:
1983:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_0
1984:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_1
1985:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_2
1986:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         @arg @ref LL_FLASH_LATENCY_3
1987:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1988:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
1989:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
1990:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
1991:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
1992:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
1993:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
1994:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Prefetch
1995:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_EnablePrefetch
1996:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
1997:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
1998:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnablePrefetch(void)
1999:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2000:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
2001:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2002:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2003:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2004:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Prefetch
2005:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_DisablePrefetch
2006:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  PRFTEN        LL_FLASH_DisablePrefetch
2007:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2008:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2009:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisablePrefetch(void)
2010:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2011:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
2012:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2013:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2014:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2015:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if Prefetch buffer is enabled
2016:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_IsPrefetchEnabled
2017:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  C2PRFTEN      LL_FLASH_IsPrefetchEnabled
2018:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
2019:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2020:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_IsPrefetchEnabled(void)
2021:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2022:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(FLASH->ACR, FLASH_ACR_PRFTEN) == (FLASH_ACR_PRFTEN)) ? 1UL : 0UL);
2023:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2024:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2025:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2026:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Instruction cache
2027:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    ICEN          LL_FLASH_EnableInstCache
2028:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  ICEN          LL_FLASH_EnableInstCache
2029:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2030:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2031:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnableInstCache(void)
2032:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2033:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_ICEN);
2034:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 72


2035:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2036:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2037:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Instruction cache
2038:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    ICEN          LL_FLASH_DisableInstCache
2039:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  ICEN          LL_FLASH_DisableInstCache
2040:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2041:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2042:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisableInstCache(void)
2043:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2044:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICEN);
2045:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2046:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2047:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2048:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Data cache
2049:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    DCEN          LL_FLASH_EnableDataCache
2050:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2051:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2052:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnableDataCache(void)
2053:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2054:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_DCEN);
2055:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2056:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2057:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2058:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Data cache
2059:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    DCEN          LL_FLASH_DisableDataCache
2060:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2061:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2062:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisableDataCache(void)
2063:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2064:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_DCEN);
2065:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2066:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2067:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2068:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Instruction cache reset
2069:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note  bit can be written only when the instruction cache is disabled
2070:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    ICRST         LL_FLASH_EnableInstCacheReset
2071:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  ICRST         LL_FLASH_EnableInstCacheReset
2072:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2073:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2074:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnableInstCacheReset(void)
2075:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2076:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_ICRST);
2077:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2078:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2079:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2080:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Instruction cache reset
2081:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    ICRST         LL_FLASH_DisableInstCacheReset
2082:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  ICRST         LL_FLASH_DisableInstCacheReset
2083:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2084:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2085:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisableInstCacheReset(void)
2086:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2087:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICRST);
2088:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2089:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2090:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2091:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Enable Data cache reset
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 73


2092:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note bit can be written only when the data cache is disabled
2093:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    DCRST         LL_FLASH_EnableDataCacheReset
2094:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2095:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2096:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_EnableDataCacheReset(void)
2097:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2098:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_DCRST);
2099:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2100:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2101:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2102:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Disable Data cache reset
2103:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    DCRST         LL_FLASH_DisableDataCacheReset
2104:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2105:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2106:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_DisableDataCacheReset(void)
2107:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2108:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_DCRST);
2109:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2110:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2111:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2112:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Suspend new program or erase operation request
2113:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Any new Flash program and erase operation on both CPU side will be suspended
2114:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         until this bit and the same bit in Flash CPU2 access control register (FLASH_C2ACR) are
2115:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         cleared. The PESD bit in both the Flash status register (FLASH_SR) and Flash
2116:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         CPU2 status register (FLASH_C2SR) register will be set when at least one PES
2117:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         bit in FLASH_ACR or FLASH_C2ACR is set.
2118:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PES         LL_FLASH_SuspendOperation
2119:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  PES         LL_FLASH_SuspendOperation
2120:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2121:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2122:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SuspendOperation(void)
2123:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2124:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_PES);
2125:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2126:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2127:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2128:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Allow new program or erase operation request
2129:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   Any new Flash program and erase operation on both CPU side will be allowed
2130:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         until one of this bit or the same bit in Flash CPU2 access control register (FLASH_C2AC
2131:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         set. The PESD bit in both the Flash status register (FLASH_SR) and Flash
2132:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         CPU2 status register (FLASH_C2SR) register will be clear when both PES
2133:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         bit in FLASH_ACR or FLASH_C2ACR is cleared.
2134:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PES      LL_FLASH_AllowOperation
2135:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  PES      LL_FLASH_AllowOperation
2136:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2137:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2138:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_AllowOperation(void)
2139:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2140:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_PES);
2141:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2142:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2143:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2144:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if new program or erase operation request from CPU2 is suspended
2145:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    PES         LL_FLASH_IsOperationSuspended
2146:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2ACR  PES         LL_FLASH_IsOperationSuspended
2147:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
2148:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 74


2149:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_IsOperationSuspended(void)
2150:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2151:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(FLASH->ACR, FLASH_ACR_PES) == (FLASH_ACR_PES)) ? 1UL : 0UL);
2152:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2153:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2154:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2155:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if new program or erase operation request from CPU1 or CPU2 is suspended
2156:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_SR      PESD         LL_FLASH_IsActiveFlag_OperationSuspended
2157:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_C2SR    PESD         LL_FLASH_IsActiveFlag_OperationSuspended
2158:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
2159:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2160:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_IsActiveFlag_OperationSuspended(void)
2161:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2162:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(FLASH->SR, FLASH_SR_PESD) == (FLASH_SR_PESD)) ? 1UL : 0UL);
2163:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2164:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2165:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2166:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Set EMPTY flag information as Flash User area empty
2167:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    EMPTY      LL_FLASH_SetEmptyFlag
2168:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2169:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2170:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_SetEmptyFlag(void)
2171:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2172:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   SET_BIT(FLASH->ACR, FLASH_ACR_EMPTY);
2173:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2174:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2175:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2176:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Clear EMPTY flag information as Flash User area programmed
2177:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    EMPTY      LL_FLASH_ClearEmptyFlag
2178:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval None
2179:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2180:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE void LL_FLASH_ClearEmptyFlag(void)
2181:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2182:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   CLEAR_BIT(FLASH->ACR, FLASH_ACR_EMPTY);
2183:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2184:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2185:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2186:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Check if the EMPTY flag is set or reset
2187:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_ACR    EMPTY      LL_FLASH_IsEmptyFlag
2188:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval State of bit (1 or 0).
2189:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2190:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_IsEmptyFlag(void)
2191:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2192:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return ((READ_BIT(FLASH->ACR, FLASH_ACR_EMPTY) == FLASH_ACR_EMPTY) ? 1UL : 0UL);
2193:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2194:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2195:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2196:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get IPCC buffer base address
2197:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_IPCCBR    IPCCDBA       LL_FLASH_GetIPCCBufferAddr
2198:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval IPCC data buffer base address offset
2199:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2200:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetIPCCBufferAddr(void)
2201:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2202:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA));
2203:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2204:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2205:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 75


2206:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Get CPU2 boot reset vector
2207:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @rmtoll FLASH_SRRVR    SBRV       LL_FLASH_GetC2BootResetVect
2208:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval CPU2 boot reset vector
2209:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2210:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetC2BootResetVect(void)
2211:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2212:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_BIT(FLASH->SRRVR, FLASH_SRRVR_SBRV));
2213:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2214:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2215:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2216:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the Unique Device Number
2217:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
2218:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         802.15.4 64-bit Device Address EUI-64.
2219:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
2220:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2221:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
 604              		.loc 2 2221 26 view .LVU128
 605              	.LBB12:
2222:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2223:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 606              		.loc 2 2223 3 view .LVU129
 607              		.loc 2 2223 10 is_stmt 0 view .LVU130
 608 0002 0E4B     		ldr	r3, .L46
 609 0004 1A68     		ldr	r2, [r3]
 610              	.LVL45:
 611              		.loc 2 2223 10 view .LVU131
 612              	.LBE12:
 613              	.LBE11:
1112:STM32_WPAN/App/app_ble.c ****   {
 614              		.loc 1 1112 3 is_stmt 1 view .LVU132
1112:STM32_WPAN/App/app_ble.c ****   {
 615              		.loc 1 1112 5 is_stmt 0 view .LVU133
 616 0006 B2F1FF3F 		cmp	r2, #-1
 617 000a 10D0     		beq	.L42
1114:STM32_WPAN/App/app_ble.c ****     device_id = LL_FLASH_GetDeviceID();
 618              		.loc 1 1114 5 is_stmt 1 view .LVU134
 619              	.LBB13:
 620              	.LBI13:
2224:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2225:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2226:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2227:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the Device ID
2228:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
2229:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         802.15.4 64-bit Device Address EUI-64.
2230:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         For STM32WBxxxx devices, the device ID is 0x26
2231:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
2232:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2233:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
2234:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
2236:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
2237:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** 
2238:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** /**
2239:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @brief  Return the ST Company ID
2240:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
2241:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         802.15.4 64-bit Device Address EUI-64.
2242:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 76


2243:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
2244:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   */
2245:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** __STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
 621              		.loc 2 2245 26 view .LVU135
 622              	.LBB14:
2246:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** {
2247:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h ****   return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U ) & 0x00FFFFFFU);
 623              		.loc 2 2247 3 view .LVU136
 624              		.loc 2 2247 23 is_stmt 0 view .LVU137
 625 000c 0433     		adds	r3, r3, #4
 626 000e 1B68     		ldr	r3, [r3]
 627              	.LVL46:
 628              		.loc 2 2247 23 view .LVU138
 629              	.LBE14:
 630              	.LBE13:
1115:STM32_WPAN/App/app_ble.c **** 
 631              		.loc 1 1115 5 is_stmt 1 view .LVU139
2235:Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_ll_system.h **** }
 632              		.loc 2 2235 3 view .LVU140
1125:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[1] = (uint8_t)( (udn & 0x0000FF00) >> 8 );
 633              		.loc 1 1125 5 view .LVU141
1125:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[1] = (uint8_t)( (udn & 0x0000FF00) >> 8 );
 634              		.loc 1 1125 20 is_stmt 0 view .LVU142
 635 0010 0B48     		ldr	r0, .L46+4
 636 0012 0270     		strb	r2, [r0]
1126:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[2] = (uint8_t)device_id;
 637              		.loc 1 1126 5 is_stmt 1 view .LVU143
1126:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[2] = (uint8_t)device_id;
 638              		.loc 1 1126 22 is_stmt 0 view .LVU144
 639 0014 C2F30722 		ubfx	r2, r2, #8, #8
 640              	.LVL47:
1126:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[2] = (uint8_t)device_id;
 641              		.loc 1 1126 20 view .LVU145
 642 0018 4270     		strb	r2, [r0, #1]
1127:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[3] = (uint8_t)(company_id & 0x000000FF);
 643              		.loc 1 1127 5 is_stmt 1 view .LVU146
1127:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[3] = (uint8_t)(company_id & 0x000000FF);
 644              		.loc 1 1127 20 is_stmt 0 view .LVU147
 645 001a 8370     		strb	r3, [r0, #2]
1128:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[4] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
 646              		.loc 1 1128 5 is_stmt 1 view .LVU148
1128:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[4] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
 647              		.loc 1 1128 22 is_stmt 0 view .LVU149
 648 001c C3F30722 		ubfx	r2, r3, #8, #8
1128:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[4] = (uint8_t)( (company_id & 0x0000FF00) >> 8 );
 649              		.loc 1 1128 20 view .LVU150
 650 0020 C270     		strb	r2, [r0, #3]
1129:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[5] = (uint8_t)( (company_id & 0x00FF0000) >> 16 );
 651              		.loc 1 1129 5 is_stmt 1 view .LVU151
1129:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[5] = (uint8_t)( (company_id & 0x00FF0000) >> 16 );
 652              		.loc 1 1129 22 is_stmt 0 view .LVU152
 653 0022 C3F30742 		ubfx	r2, r3, #16, #8
1129:STM32_WPAN/App/app_ble.c ****     bd_addr_udn[5] = (uint8_t)( (company_id & 0x00FF0000) >> 16 );
 654              		.loc 1 1129 20 view .LVU153
 655 0026 0271     		strb	r2, [r0, #4]
1130:STM32_WPAN/App/app_ble.c **** 
 656              		.loc 1 1130 5 is_stmt 1 view .LVU154
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 77


1130:STM32_WPAN/App/app_ble.c **** 
 657              		.loc 1 1130 22 is_stmt 0 view .LVU155
 658 0028 1B0E     		lsrs	r3, r3, #24
 659              	.LVL48:
1130:STM32_WPAN/App/app_ble.c **** 
 660              		.loc 1 1130 20 view .LVU156
 661 002a 4371     		strb	r3, [r0, #5]
1132:STM32_WPAN/App/app_ble.c ****   }
 662              		.loc 1 1132 5 is_stmt 1 view .LVU157
 663              	.LVL49:
 664              	.L41:
1148:STM32_WPAN/App/app_ble.c **** 
 665              		.loc 1 1148 1 is_stmt 0 view .LVU158
 666 002c 08BD     		pop	{r3, pc}
 667              	.LVL50:
 668              	.L42:
1136:STM32_WPAN/App/app_ble.c ****     if(otp_addr)
 669              		.loc 1 1136 5 is_stmt 1 view .LVU159
1136:STM32_WPAN/App/app_ble.c ****     if(otp_addr)
 670              		.loc 1 1136 16 is_stmt 0 view .LVU160
 671 002e 0020     		movs	r0, #0
 672 0030 FFF7FEFF 		bl	OTP_Read
 673              	.LVL51:
1137:STM32_WPAN/App/app_ble.c ****     {
 674              		.loc 1 1137 5 is_stmt 1 view .LVU161
1137:STM32_WPAN/App/app_ble.c ****     {
 675              		.loc 1 1137 7 is_stmt 0 view .LVU162
 676 0034 0028     		cmp	r0, #0
 677 0036 F9D1     		bne	.L41
1143:STM32_WPAN/App/app_ble.c ****     }
 678              		.loc 1 1143 15 view .LVU163
 679 0038 0248     		ldr	r0, .L46+8
 680              	.LVL52:
1147:STM32_WPAN/App/app_ble.c **** }
 681              		.loc 1 1147 3 is_stmt 1 view .LVU164
1147:STM32_WPAN/App/app_ble.c **** }
 682              		.loc 1 1147 10 is_stmt 0 view .LVU165
 683 003a F7E7     		b	.L41
 684              	.L47:
 685              		.align	2
 686              	.L46:
 687 003c 8075FF1F 		.word	536835456
 688 0040 00000000 		.word	.LANCHOR5
 689 0044 00000000 		.word	.LANCHOR6
 690              		.cfi_endproc
 691              	.LFE1271:
 693              		.section	.rodata.Ble_Hci_Gap_Gatt_Init.str1.4,"aMS",%progbits,1
 694              		.align	2
 695              	.LC8:
 696 0000 49554C53 		.ascii	"IULS\000"
 696      00
 697 0005 000000   		.align	2
 698              	.LC9:
 699 0008 44657669 		.ascii	"Device Name aci_gatt_update_char_value failed.\000"
 699      6365204E 
 699      616D6520 
 699      6163695F 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 78


 699      67617474 
 700 0037 00       		.align	2
 701              	.LC10:
 702 0038 41707065 		.ascii	"Appearance aci_gatt_update_char_value failed.\000"
 702      6172616E 
 702      63652061 
 702      63695F67 
 702      6174745F 
 703              		.section	.text.Ble_Hci_Gap_Gatt_Init,"ax",%progbits
 704              		.align	1
 705              		.syntax unified
 706              		.thumb
 707              		.thumb_func
 708              		.fpu fpv4-sp-d16
 710              	Ble_Hci_Gap_Gatt_Init:
 711              	.LFB1269:
 827:STM32_WPAN/App/app_ble.c **** 
 712              		.loc 1 827 40 is_stmt 1 view -0
 713              		.cfi_startproc
 714              		@ args = 0, pretend = 0, frame = 8
 715              		@ frame_needed = 0, uses_anonymous_args = 0
 716 0000 30B5     		push	{r4, r5, lr}
 717              	.LCFI14:
 718              		.cfi_def_cfa_offset 12
 719              		.cfi_offset 4, -12
 720              		.cfi_offset 5, -8
 721              		.cfi_offset 14, -4
 722 0002 89B0     		sub	sp, sp, #36
 723              	.LCFI15:
 724              		.cfi_def_cfa_offset 48
 829:STM32_WPAN/App/app_ble.c ****   uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
 725              		.loc 1 829 3 view .LVU167
 830:STM32_WPAN/App/app_ble.c ****   const uint8_t *bd_addr;
 726              		.loc 1 830 3 view .LVU168
 831:STM32_WPAN/App/app_ble.c ****   uint16_t appearance[1] = { BLE_CFG_GAP_APPEARANCE };
 727              		.loc 1 831 3 view .LVU169
 832:STM32_WPAN/App/app_ble.c **** 
 728              		.loc 1 832 3 view .LVU170
 832:STM32_WPAN/App/app_ble.c **** 
 729              		.loc 1 832 12 is_stmt 0 view .LVU171
 730 0004 0025     		movs	r5, #0
 731 0006 ADF81850 		strh	r5, [sp, #24]	@ movhi
 838:STM32_WPAN/App/app_ble.c **** 
 732              		.loc 1 838 3 is_stmt 1 view .LVU172
 733 000a FFF7FEFF 		bl	hci_reset
 734              	.LVL53:
 844:STM32_WPAN/App/app_ble.c ****   aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 735              		.loc 1 844 3 view .LVU173
 844:STM32_WPAN/App/app_ble.c ****   aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET,
 736              		.loc 1 844 13 is_stmt 0 view .LVU174
 737 000e FFF7FEFF 		bl	BleGetBdAddress
 738              	.LVL54:
 739 0012 0446     		mov	r4, r0
 740              	.LVL55:
 845:STM32_WPAN/App/app_ble.c ****                             CONFIG_DATA_PUBADDR_LEN,
 741              		.loc 1 845 3 is_stmt 1 view .LVU175
 742 0014 0246     		mov	r2, r0
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 79


 743 0016 0621     		movs	r1, #6
 744 0018 2846     		mov	r0, r5
 745              	.LVL56:
 845:STM32_WPAN/App/app_ble.c ****                             CONFIG_DATA_PUBADDR_LEN,
 746              		.loc 1 845 3 is_stmt 0 view .LVU176
 747 001a FFF7FEFF 		bl	aci_hal_write_config_data
 748              	.LVL57:
 851:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-5] = bd_addr[4];
 749              		.loc 1 851 3 is_stmt 1 view .LVU177
 851:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-5] = bd_addr[4];
 750              		.loc 1 851 37 is_stmt 0 view .LVU178
 751 001e 6279     		ldrb	r2, [r4, #5]	@ zero_extendqisi2
 752 0020 3F4B     		ldr	r3, .L56
 753 0022 1A72     		strb	r2, [r3, #8]
 852:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-4] = bd_addr[3];
 754              		.loc 1 852 3 is_stmt 1 view .LVU179
 852:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-4] = bd_addr[3];
 755              		.loc 1 852 37 is_stmt 0 view .LVU180
 756 0024 2279     		ldrb	r2, [r4, #4]	@ zero_extendqisi2
 757 0026 5A72     		strb	r2, [r3, #9]
 853:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-3] = bd_addr[2];
 758              		.loc 1 853 3 is_stmt 1 view .LVU181
 853:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-3] = bd_addr[2];
 759              		.loc 1 853 37 is_stmt 0 view .LVU182
 760 0028 E278     		ldrb	r2, [r4, #3]	@ zero_extendqisi2
 761 002a 9A72     		strb	r2, [r3, #10]
 854:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-2] = bd_addr[1];
 762              		.loc 1 854 3 is_stmt 1 view .LVU183
 854:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-2] = bd_addr[1];
 763              		.loc 1 854 37 is_stmt 0 view .LVU184
 764 002c A278     		ldrb	r2, [r4, #2]	@ zero_extendqisi2
 765 002e DA72     		strb	r2, [r3, #11]
 855:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-1] = bd_addr[0];
 766              		.loc 1 855 3 is_stmt 1 view .LVU185
 855:STM32_WPAN/App/app_ble.c ****   manuf_data[ sizeof(manuf_data)-1] = bd_addr[0];
 767              		.loc 1 855 37 is_stmt 0 view .LVU186
 768 0030 6278     		ldrb	r2, [r4, #1]	@ zero_extendqisi2
 769 0032 1A73     		strb	r2, [r3, #12]
 856:STM32_WPAN/App/app_ble.c **** #endif
 770              		.loc 1 856 3 is_stmt 1 view .LVU187
 856:STM32_WPAN/App/app_ble.c **** #endif
 771              		.loc 1 856 46 is_stmt 0 view .LVU188
 772 0034 2278     		ldrb	r2, [r4]	@ zero_extendqisi2
 856:STM32_WPAN/App/app_ble.c **** #endif
 773              		.loc 1 856 37 view .LVU189
 774 0036 5A73     		strb	r2, [r3, #13]
 918:STM32_WPAN/App/app_ble.c **** 
 775              		.loc 1 918 3 is_stmt 1 view .LVU190
 776 0038 3A4A     		ldr	r2, .L56+4
 777 003a 1021     		movs	r1, #16
 778 003c 1820     		movs	r0, #24
 779 003e FFF7FEFF 		bl	aci_hal_write_config_data
 780              	.LVL58:
 923:STM32_WPAN/App/app_ble.c **** 
 781              		.loc 1 923 3 view .LVU191
 782 0042 394A     		ldr	r2, .L56+8
 783 0044 1021     		movs	r1, #16
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 80


 784 0046 0820     		movs	r0, #8
 785 0048 FFF7FEFF 		bl	aci_hal_write_config_data
 786              	.LVL59:
 928:STM32_WPAN/App/app_ble.c **** 
 787              		.loc 1 928 3 view .LVU192
 788 004c 1821     		movs	r1, #24
 789 004e 0120     		movs	r0, #1
 790 0050 FFF7FEFF 		bl	aci_hal_set_tx_power_level
 791              	.LVL60:
 933:STM32_WPAN/App/app_ble.c **** 
 792              		.loc 1 933 3 view .LVU193
 793 0054 FFF7FEFF 		bl	aci_gatt_init
 794              	.LVL61:
 938:STM32_WPAN/App/app_ble.c **** 
 795              		.loc 1 938 3 view .LVU194
 941:STM32_WPAN/App/app_ble.c **** #endif
 796              		.loc 1 941 3 view .LVU195
 948:STM32_WPAN/App/app_ble.c ****   {
 797              		.loc 1 948 3 view .LVU196
 798              	.LBB15:
 950:STM32_WPAN/App/app_ble.c ****     aci_gap_init(role,
 799              		.loc 1 950 5 view .LVU197
 951:STM32_WPAN/App/app_ble.c **** #if ((CFG_BLE_ADDRESS_TYPE == RESOLVABLE_PRIVATE_ADDR) || (CFG_BLE_ADDRESS_TYPE == NON_RESOLVABLE_P
 800              		.loc 1 951 5 view .LVU198
 801 0058 0DF11A03 		add	r3, sp, #26
 802 005c 0193     		str	r3, [sp, #4]
 803 005e 07AB     		add	r3, sp, #28
 804 0060 0093     		str	r3, [sp]
 805 0062 0DF11E03 		add	r3, sp, #30
 806 0066 0422     		movs	r2, #4
 807 0068 2946     		mov	r1, r5
 808 006a 0120     		movs	r0, #1
 809 006c FFF7FEFF 		bl	aci_gap_init
 810              	.LVL62:
 962:STM32_WPAN/App/app_ble.c ****     {
 811              		.loc 1 962 5 view .LVU199
 962:STM32_WPAN/App/app_ble.c ****     {
 812              		.loc 1 962 9 is_stmt 0 view .LVU200
 813 0070 2E4B     		ldr	r3, .L56+12
 814 0072 0093     		str	r3, [sp]
 815 0074 0423     		movs	r3, #4
 816 0076 2A46     		mov	r2, r5
 817 0078 BDF81C10 		ldrh	r1, [sp, #28]
 818 007c BDF81E00 		ldrh	r0, [sp, #30]
 819 0080 FFF7FEFF 		bl	aci_gatt_update_char_value
 820              	.LVL63:
 962:STM32_WPAN/App/app_ble.c ****     {
 821              		.loc 1 962 8 view .LVU201
 822 0084 68BB     		cbnz	r0, .L53
 823              	.L49:
 964:STM32_WPAN/App/app_ble.c ****     }
 824              		.loc 1 964 7 is_stmt 1 discriminator 1 view .LVU202
 964:STM32_WPAN/App/app_ble.c ****     }
 825              		.loc 1 964 77 discriminator 1 view .LVU203
 826              	.LBE15:
 968:STM32_WPAN/App/app_ble.c ****                                 gap_appearance_char_handle,
 827              		.loc 1 968 3 discriminator 1 view .LVU204
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 81


 968:STM32_WPAN/App/app_ble.c ****                                 gap_appearance_char_handle,
 828              		.loc 1 968 6 is_stmt 0 discriminator 1 view .LVU205
 829 0086 06AB     		add	r3, sp, #24
 830 0088 0093     		str	r3, [sp]
 831 008a 0223     		movs	r3, #2
 832 008c 0022     		movs	r2, #0
 833 008e BDF81A10 		ldrh	r1, [sp, #26]
 834 0092 BDF81E00 		ldrh	r0, [sp, #30]
 835 0096 FFF7FEFF 		bl	aci_gatt_update_char_value
 836              	.LVL64:
 968:STM32_WPAN/App/app_ble.c ****                                 gap_appearance_char_handle,
 837              		.loc 1 968 5 discriminator 1 view .LVU206
 838 009a 80BB     		cbnz	r0, .L54
 839              	.L50:
 974:STM32_WPAN/App/app_ble.c ****   }
 840              		.loc 1 974 5 is_stmt 1 discriminator 1 view .LVU207
 974:STM32_WPAN/App/app_ble.c ****   }
 841              		.loc 1 974 74 discriminator 1 view .LVU208
 979:STM32_WPAN/App/app_ble.c **** 
 842              		.loc 1 979 3 discriminator 1 view .LVU209
 843 009c 0222     		movs	r2, #2
 844 009e 1146     		mov	r1, r2
 845 00a0 0020     		movs	r0, #0
 846 00a2 FFF7FEFF 		bl	hci_le_set_default_phy
 847              	.LVL65:
 984:STM32_WPAN/App/app_ble.c ****   aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioC
 848              		.loc 1 984 3 discriminator 1 view .LVU210
 984:STM32_WPAN/App/app_ble.c ****   aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioC
 849              		.loc 1 984 84 is_stmt 0 discriminator 1 view .LVU211
 850 00a6 224C     		ldr	r4, .L56+16
 851              	.LVL66:
 984:STM32_WPAN/App/app_ble.c ****   aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioC
 852              		.loc 1 984 84 discriminator 1 view .LVU212
 853 00a8 0125     		movs	r5, #1
 854 00aa 2570     		strb	r5, [r4]
 985:STM32_WPAN/App/app_ble.c **** 
 855              		.loc 1 985 3 is_stmt 1 discriminator 1 view .LVU213
 856 00ac 2846     		mov	r0, r5
 857 00ae FFF7FEFF 		bl	aci_gap_set_io_capability
 858              	.LVL67:
 990:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_EN
 859              		.loc 1 990 3 discriminator 1 view .LVU214
 990:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_EN
 860              		.loc 1 990 81 is_stmt 0 discriminator 1 view .LVU215
 861 00b2 6570     		strb	r5, [r4, #1]
 991:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_EN
 862              		.loc 1 991 3 is_stmt 1 discriminator 1 view .LVU216
 991:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_EN
 863              		.loc 1 991 92 is_stmt 0 discriminator 1 view .LVU217
 864 00b4 0822     		movs	r2, #8
 865 00b6 2271     		strb	r2, [r4, #4]
 992:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXE
 866              		.loc 1 992 3 is_stmt 1 discriminator 1 view .LVU218
 992:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXE
 867              		.loc 1 992 92 is_stmt 0 discriminator 1 view .LVU219
 868 00b8 1021     		movs	r1, #16
 869 00ba 6171     		strb	r1, [r4, #5]
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 82


 993:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 870              		.loc 1 993 3 is_stmt 1 discriminator 1 view .LVU220
 993:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 871              		.loc 1 993 85 is_stmt 0 discriminator 1 view .LVU221
 872 00bc 0023     		movs	r3, #0
 873 00be E370     		strb	r3, [r4, #3]
 994:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MO
 874              		.loc 1 994 3 is_stmt 1 discriminator 1 view .LVU222
 994:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MO
 875              		.loc 1 994 81 is_stmt 0 discriminator 1 view .LVU223
 876 00c0 1C48     		ldr	r0, .L56+20
 877 00c2 A060     		str	r0, [r4, #8]
 995:STM32_WPAN/App/app_ble.c **** 
 878              		.loc 1 995 3 is_stmt 1 discriminator 1 view .LVU224
 995:STM32_WPAN/App/app_ble.c **** 
 879              		.loc 1 995 84 is_stmt 0 discriminator 1 view .LVU225
 880 00c4 A570     		strb	r5, [r4, #2]
 997:STM32_WPAN/App/app_ble.c ****                                          BleApplicationContext.BleApplicationContext_legacy.bleSecu
 881              		.loc 1 997 3 is_stmt 1 discriminator 1 view .LVU226
 882 00c6 0493     		str	r3, [sp, #16]
 883 00c8 0390     		str	r0, [sp, #12]
 884 00ca 0293     		str	r3, [sp, #8]
 885 00cc 0191     		str	r1, [sp, #4]
 886 00ce 0092     		str	r2, [sp]
 887 00d0 2A46     		mov	r2, r5
 888 00d2 2946     		mov	r1, r5
 889 00d4 2846     		mov	r0, r5
 890 00d6 FFF7FEFF 		bl	aci_gap_set_authentication_requirement
 891              	.LVL68:
1011:STM32_WPAN/App/app_ble.c ****    {
 892              		.loc 1 1011 4 discriminator 1 view .LVU227
1011:STM32_WPAN/App/app_ble.c ****    {
 893              		.loc 1 1011 75 is_stmt 0 discriminator 1 view .LVU228
 894 00da A378     		ldrb	r3, [r4, #2]	@ zero_extendqisi2
1011:STM32_WPAN/App/app_ble.c ****    {
 895              		.loc 1 1011 7 discriminator 1 view .LVU229
 896 00dc EBB9     		cbnz	r3, .L55
 897              	.L48:
1015:STM32_WPAN/App/app_ble.c **** 
 898              		.loc 1 1015 1 view .LVU230
 899 00de 09B0     		add	sp, sp, #36
 900              	.LCFI16:
 901              		.cfi_remember_state
 902              		.cfi_def_cfa_offset 12
 903              		@ sp needed
 904 00e0 30BD     		pop	{r4, r5, pc}
 905              	.LVL69:
 906              	.L53:
 907              	.LCFI17:
 908              		.cfi_restore_state
 909              	.LBB16:
 964:STM32_WPAN/App/app_ble.c ****     }
 910              		.loc 1 964 7 is_stmt 1 view .LVU231
 964:STM32_WPAN/App/app_ble.c ****     }
 911              		.loc 1 964 7 view .LVU232
 912 00e2 1548     		ldr	r0, .L56+24
 913 00e4 FFF7FEFF 		bl	DbgTraceGetFileName
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 83


 914              	.LVL70:
 915 00e8 0146     		mov	r1, r0
 916 00ea 4FF47173 		mov	r3, #964
 917 00ee 134A     		ldr	r2, .L56+28
 918 00f0 1348     		ldr	r0, .L56+32
 919 00f2 FFF7FEFF 		bl	printf
 920              	.LVL71:
 964:STM32_WPAN/App/app_ble.c ****     }
 921              		.loc 1 964 7 view .LVU233
 922 00f6 1348     		ldr	r0, .L56+36
 923 00f8 FFF7FEFF 		bl	puts
 924              	.LVL72:
 925 00fc C3E7     		b	.L49
 926              	.L54:
 927              	.LBE16:
 974:STM32_WPAN/App/app_ble.c ****   }
 928              		.loc 1 974 5 view .LVU234
 974:STM32_WPAN/App/app_ble.c ****   }
 929              		.loc 1 974 5 view .LVU235
 930 00fe 0E48     		ldr	r0, .L56+24
 931 0100 FFF7FEFF 		bl	DbgTraceGetFileName
 932              	.LVL73:
 933 0104 0146     		mov	r1, r0
 934 0106 40F2CE33 		movw	r3, #974
 935 010a 0C4A     		ldr	r2, .L56+28
 936 010c 0C48     		ldr	r0, .L56+32
 937 010e FFF7FEFF 		bl	printf
 938              	.LVL74:
 974:STM32_WPAN/App/app_ble.c ****   }
 939              		.loc 1 974 5 view .LVU236
 940 0112 0D48     		ldr	r0, .L56+40
 941 0114 FFF7FEFF 		bl	puts
 942              	.LVL75:
 943 0118 C0E7     		b	.L50
 944              	.LVL76:
 945              	.L55:
1013:STM32_WPAN/App/app_ble.c ****    }
 946              		.loc 1 1013 6 view .LVU237
 947 011a FFF7FEFF 		bl	aci_gap_configure_whitelist
 948              	.LVL77:
1015:STM32_WPAN/App/app_ble.c **** 
 949              		.loc 1 1015 1 is_stmt 0 view .LVU238
 950 011e DEE7     		b	.L48
 951              	.L57:
 952              		.align	2
 953              	.L56:
 954 0120 00000000 		.word	.LANCHOR7
 955 0124 00000000 		.word	.LANCHOR8
 956 0128 00000000 		.word	.LANCHOR9
 957 012c 00000000 		.word	.LC8
 958 0130 00000000 		.word	.LANCHOR1
 959 0134 07B20100 		.word	111111
 960 0138 00000000 		.word	.LC1
 961 013c 00000000 		.word	.LANCHOR10
 962 0140 1C000000 		.word	.LC2
 963 0144 08000000 		.word	.LC9
 964 0148 38000000 		.word	.LC10
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 84


 965              		.cfi_endproc
 966              	.LFE1269:
 968              		.section	.rodata.Adv_Request.str1.4,"aMS",%progbits,1
 969              		.align	2
 970              	.LC11:
 971 0000 46697273 		.ascii	"First index in %d state \012\000"
 971      7420696E 
 971      64657820 
 971      696E2025 
 971      64207374 
 972 001a 0000     		.align	2
 973              	.LC12:
 974 001c 53756363 		.ascii	"Successfully Stopped Advertising \000"
 974      65737366 
 974      756C6C79 
 974      2053746F 
 974      70706564 
 975 003e 0000     		.align	2
 976              	.LC13:
 977 0040 53746F70 		.ascii	"Stop Advertising Failed , result: %d \012\000"
 977      20416476 
 977      65727469 
 977      73696E67 
 977      20466169 
 978 0067 00       		.align	2
 979              	.LC14:
 980 0068 53756363 		.ascii	"Successfully Start Fast Advertising \000"
 980      65737366 
 980      756C6C79 
 980      20537461 
 980      72742046 
 981 008d 000000   		.align	2
 982              	.LC15:
 983 0090 53756363 		.ascii	"Successfully Start Low Power Advertising \000"
 983      65737366 
 983      756C6C79 
 983      20537461 
 983      7274204C 
 984 00ba 0000     		.align	2
 985              	.LC16:
 986 00bc 53746172 		.ascii	"Start Fast Advertising Failed , result: %d \012\000"
 986      74204661 
 986      73742041 
 986      64766572 
 986      74697369 
 987 00e9 000000   		.align	2
 988              	.LC17:
 989 00ec 53746172 		.ascii	"Start Low Power Advertising Failed , result: %d \012"
 989      74204C6F 
 989      7720506F 
 989      77657220 
 989      41647665 
 990 011d 00       		.ascii	"\000"
 991              		.section	.text.Adv_Request,"ax",%progbits
 992              		.align	1
 993              		.syntax unified
 994              		.thumb
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 85


 995              		.thumb_func
 996              		.fpu fpv4-sp-d16
 998              	Adv_Request:
 999              	.LVL78:
 1000              	.LFB1270:
1018:STM32_WPAN/App/app_ble.c ****   tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 1001              		.loc 1 1018 1 is_stmt 1 view -0
 1002              		.cfi_startproc
 1003              		@ args = 0, pretend = 0, frame = 0
 1004              		@ frame_needed = 0, uses_anonymous_args = 0
1018:STM32_WPAN/App/app_ble.c ****   tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 1005              		.loc 1 1018 1 is_stmt 0 view .LVU240
 1006 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1007              	.LCFI18:
 1008              		.cfi_def_cfa_offset 20
 1009              		.cfi_offset 4, -20
 1010              		.cfi_offset 5, -16
 1011              		.cfi_offset 6, -12
 1012              		.cfi_offset 7, -8
 1013              		.cfi_offset 14, -4
 1014 0002 89B0     		sub	sp, sp, #36
 1015              	.LCFI19:
 1016              		.cfi_def_cfa_offset 56
 1017 0004 0446     		mov	r4, r0
1019:STM32_WPAN/App/app_ble.c ****   uint16_t Min_Inter, Max_Inter;
 1018              		.loc 1 1019 3 is_stmt 1 view .LVU241
 1019              	.LVL79:
1020:STM32_WPAN/App/app_ble.c **** 
 1020              		.loc 1 1020 3 view .LVU242
1022:STM32_WPAN/App/app_ble.c ****   {
 1021              		.loc 1 1022 3 view .LVU243
1022:STM32_WPAN/App/app_ble.c ****   {
 1022              		.loc 1 1022 6 is_stmt 0 view .LVU244
 1023 0006 0128     		cmp	r0, #1
 1024 0008 46D0     		beq	.L68
1030:STM32_WPAN/App/app_ble.c ****   }
 1025              		.loc 1 1030 15 view .LVU245
 1026 000a 4FF47A67 		mov	r7, #4000
1029:STM32_WPAN/App/app_ble.c ****     Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 1027              		.loc 1 1029 15 view .LVU246
 1028 000e 4FF4C866 		mov	r6, #1600
 1029              	.L59:
 1030              	.LVL80:
1037:STM32_WPAN/App/app_ble.c **** 
 1031              		.loc 1 1037 5 is_stmt 1 view .LVU247
 1032 0012 524D     		ldr	r5, .L72
 1033 0014 95F88100 		ldrb	r0, [r5, #129]	@ zero_extendqisi2
 1034              	.LVL81:
1037:STM32_WPAN/App/app_ble.c **** 
 1035              		.loc 1 1037 5 is_stmt 0 view .LVU248
 1036 0018 FFF7FEFF 		bl	HW_TS_Stop
 1037              	.LVL82:
1039:STM32_WPAN/App/app_ble.c **** 
 1038              		.loc 1 1039 5 is_stmt 1 view .LVU249
1039:STM32_WPAN/App/app_ble.c **** 
 1039              		.loc 1 1039 5 view .LVU250
 1040 001c 5048     		ldr	r0, .L72+4
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 86


 1041 001e FFF7FEFF 		bl	DbgTraceGetFileName
 1042              	.LVL83:
 1043 0022 0146     		mov	r1, r0
 1044 0024 40F20F43 		movw	r3, #1039
 1045 0028 4E4A     		ldr	r2, .L72+8
 1046 002a 4F48     		ldr	r0, .L72+12
 1047 002c FFF7FEFF 		bl	printf
 1048              	.LVL84:
1039:STM32_WPAN/App/app_ble.c **** 
 1049              		.loc 1 1039 5 view .LVU251
 1050 0030 95F88010 		ldrb	r1, [r5, #128]	@ zero_extendqisi2
 1051 0034 4D48     		ldr	r0, .L72+16
 1052 0036 FFF7FEFF 		bl	printf
 1053              	.LVL85:
1039:STM32_WPAN/App/app_ble.c **** 
 1054              		.loc 1 1039 5 view .LVU252
1039:STM32_WPAN/App/app_ble.c **** 
 1055              		.loc 1 1039 94 view .LVU253
1041:STM32_WPAN/App/app_ble.c ****         && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 1056              		.loc 1 1041 5 view .LVU254
1041:STM32_WPAN/App/app_ble.c ****         && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 1057              		.loc 1 1041 8 is_stmt 0 view .LVU255
 1058 003a 022C     		cmp	r4, #2
 1059 003c 32D0     		beq	.L69
 1060              	.LVL86:
 1061              	.L60:
1053:STM32_WPAN/App/app_ble.c ****       }
 1062              		.loc 1 1053 9 is_stmt 1 discriminator 1 view .LVU256
1053:STM32_WPAN/App/app_ble.c ****       }
 1063              		.loc 1 1053 68 discriminator 1 view .LVU257
1057:STM32_WPAN/App/app_ble.c ****     /* Start Fast or Low Power Advertising */
 1064              		.loc 1 1057 5 discriminator 1 view .LVU258
1057:STM32_WPAN/App/app_ble.c ****     /* Start Fast or Low Power Advertising */
 1065              		.loc 1 1057 52 is_stmt 0 discriminator 1 view .LVU259
 1066 003e 474B     		ldr	r3, .L72
 1067 0040 83F88040 		strb	r4, [r3, #128]
1059:STM32_WPAN/App/app_ble.c ****         ADV_IND,
 1068              		.loc 1 1059 5 is_stmt 1 discriminator 1 view .LVU260
1059:STM32_WPAN/App/app_ble.c ****         ADV_IND,
 1069              		.loc 1 1059 11 is_stmt 0 discriminator 1 view .LVU261
 1070 0044 0020     		movs	r0, #0
 1071 0046 0690     		str	r0, [sp, #24]
 1072 0048 0590     		str	r0, [sp, #20]
 1073 004a 03F11902 		add	r2, r3, #25
 1074 004e 0492     		str	r2, [sp, #16]
 1075 0050 1B7E     		ldrb	r3, [r3, #24]	@ zero_extendqisi2
 1076 0052 0393     		str	r3, [sp, #12]
 1077 0054 464B     		ldr	r3, .L72+20
 1078 0056 0293     		str	r3, [sp, #8]
 1079 0058 0A23     		movs	r3, #10
 1080 005a 0193     		str	r3, [sp, #4]
 1081 005c 0090     		str	r0, [sp]
 1082 005e 0346     		mov	r3, r0
 1083 0060 3A46     		mov	r2, r7
 1084 0062 3146     		mov	r1, r6
 1085 0064 FFF7FEFF 		bl	aci_gap_set_discoverable
 1086              	.LVL87:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 87


1073:STM32_WPAN/App/app_ble.c ****     if (ret == BLE_STATUS_SUCCESS)
 1087              		.loc 1 1073 5 is_stmt 1 discriminator 1 view .LVU262
1073:STM32_WPAN/App/app_ble.c ****     if (ret == BLE_STATUS_SUCCESS)
 1088              		.loc 1 1073 11 is_stmt 0 discriminator 1 view .LVU263
 1089 0068 4249     		ldr	r1, .L72+24
 1090 006a 0E20     		movs	r0, #14
 1091 006c FFF7FEFF 		bl	aci_gap_update_adv_data
 1092              	.LVL88:
1074:STM32_WPAN/App/app_ble.c ****     {
 1093              		.loc 1 1074 5 is_stmt 1 discriminator 1 view .LVU264
1074:STM32_WPAN/App/app_ble.c ****     {
 1094              		.loc 1 1074 8 is_stmt 0 discriminator 1 view .LVU265
 1095 0070 0546     		mov	r5, r0
 1096 0072 0028     		cmp	r0, #0
 1097 0074 51D1     		bne	.L62
1076:STM32_WPAN/App/app_ble.c ****       {
 1098              		.loc 1 1076 7 is_stmt 1 view .LVU266
1076:STM32_WPAN/App/app_ble.c ****       {
 1099              		.loc 1 1076 10 is_stmt 0 view .LVU267
 1100 0076 012C     		cmp	r4, #1
 1101 0078 3BD0     		beq	.L70
1084:STM32_WPAN/App/app_ble.c ****       }
 1102              		.loc 1 1084 9 is_stmt 1 view .LVU268
1084:STM32_WPAN/App/app_ble.c ****       }
 1103              		.loc 1 1084 9 view .LVU269
 1104 007a 3948     		ldr	r0, .L72+4
 1105              	.LVL89:
1084:STM32_WPAN/App/app_ble.c ****       }
 1106              		.loc 1 1084 9 is_stmt 0 view .LVU270
 1107 007c FFF7FEFF 		bl	DbgTraceGetFileName
 1108              	.LVL90:
 1109 0080 0146     		mov	r1, r0
 1110 0082 40F23C43 		movw	r3, #1084
 1111 0086 374A     		ldr	r2, .L72+8
 1112 0088 3748     		ldr	r0, .L72+12
 1113 008a FFF7FEFF 		bl	printf
 1114              	.LVL91:
1084:STM32_WPAN/App/app_ble.c ****       }
 1115              		.loc 1 1084 9 is_stmt 1 view .LVU271
 1116 008e 3A48     		ldr	r0, .L72+28
 1117 0090 FFF7FEFF 		bl	puts
 1118              	.LVL92:
 1119              	.L58:
1100:STM32_WPAN/App/app_ble.c **** 
 1120              		.loc 1 1100 1 is_stmt 0 view .LVU272
 1121 0094 09B0     		add	sp, sp, #36
 1122              	.LCFI20:
 1123              		.cfi_remember_state
 1124              		.cfi_def_cfa_offset 20
 1125              		@ sp needed
 1126 0096 F0BD     		pop	{r4, r5, r6, r7, pc}
 1127              	.LVL93:
 1128              	.L68:
 1129              	.LCFI21:
 1130              		.cfi_restore_state
1024:STM32_WPAN/App/app_ble.c ****     Max_Inter = AdvIntervalMax;
 1131              		.loc 1 1024 5 is_stmt 1 view .LVU273
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 88


1024:STM32_WPAN/App/app_ble.c ****     Max_Inter = AdvIntervalMax;
 1132              		.loc 1 1024 15 is_stmt 0 view .LVU274
 1133 0098 304B     		ldr	r3, .L72
 1134 009a B3F88460 		ldrh	r6, [r3, #132]
 1135              	.LVL94:
1025:STM32_WPAN/App/app_ble.c ****   }
 1136              		.loc 1 1025 5 is_stmt 1 view .LVU275
1025:STM32_WPAN/App/app_ble.c ****   }
 1137              		.loc 1 1025 15 is_stmt 0 view .LVU276
 1138 009e B3F88670 		ldrh	r7, [r3, #134]
 1139              	.LVL95:
1025:STM32_WPAN/App/app_ble.c ****   }
 1140              		.loc 1 1025 15 view .LVU277
 1141 00a2 B6E7     		b	.L59
 1142              	.LVL96:
 1143              	.L69:
1042:STM32_WPAN/App/app_ble.c ****             || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 1144              		.loc 1 1042 35 view .LVU278
 1145 00a4 95F88030 		ldrb	r3, [r5, #128]	@ zero_extendqisi2
1043:STM32_WPAN/App/app_ble.c ****     {
 1146              		.loc 1 1043 13 view .LVU279
 1147 00a8 013B     		subs	r3, r3, #1
 1148 00aa DBB2     		uxtb	r3, r3
1042:STM32_WPAN/App/app_ble.c ****             || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 1149              		.loc 1 1042 9 view .LVU280
 1150 00ac 012B     		cmp	r3, #1
 1151 00ae C6D8     		bhi	.L60
1046:STM32_WPAN/App/app_ble.c ****       if (ret == BLE_STATUS_SUCCESS)
 1152              		.loc 1 1046 7 is_stmt 1 view .LVU281
1046:STM32_WPAN/App/app_ble.c ****       if (ret == BLE_STATUS_SUCCESS)
 1153              		.loc 1 1046 13 is_stmt 0 view .LVU282
 1154 00b0 FFF7FEFF 		bl	aci_gap_set_non_discoverable
 1155              	.LVL97:
1047:STM32_WPAN/App/app_ble.c ****       {
 1156              		.loc 1 1047 7 is_stmt 1 view .LVU283
1047:STM32_WPAN/App/app_ble.c ****       {
 1157              		.loc 1 1047 10 is_stmt 0 view .LVU284
 1158 00b4 0546     		mov	r5, r0
 1159 00b6 68B9     		cbnz	r0, .L61
1049:STM32_WPAN/App/app_ble.c ****       }
 1160              		.loc 1 1049 9 is_stmt 1 view .LVU285
1049:STM32_WPAN/App/app_ble.c ****       }
 1161              		.loc 1 1049 9 view .LVU286
 1162 00b8 2948     		ldr	r0, .L72+4
 1163              	.LVL98:
1049:STM32_WPAN/App/app_ble.c ****       }
 1164              		.loc 1 1049 9 is_stmt 0 view .LVU287
 1165 00ba FFF7FEFF 		bl	DbgTraceGetFileName
 1166              	.LVL99:
 1167 00be 0146     		mov	r1, r0
 1168 00c0 40F21943 		movw	r3, #1049
 1169 00c4 274A     		ldr	r2, .L72+8
 1170 00c6 2848     		ldr	r0, .L72+12
 1171 00c8 FFF7FEFF 		bl	printf
 1172              	.LVL100:
1049:STM32_WPAN/App/app_ble.c ****       }
 1173              		.loc 1 1049 9 is_stmt 1 view .LVU288
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 89


 1174 00cc 2B48     		ldr	r0, .L72+32
 1175 00ce FFF7FEFF 		bl	puts
 1176              	.LVL101:
1049:STM32_WPAN/App/app_ble.c ****       }
 1177              		.loc 1 1049 9 view .LVU289
1049:STM32_WPAN/App/app_ble.c ****       }
 1178              		.loc 1 1049 59 view .LVU290
 1179 00d2 B4E7     		b	.L60
 1180              	.LVL102:
 1181              	.L61:
1053:STM32_WPAN/App/app_ble.c ****       }
 1182              		.loc 1 1053 9 view .LVU291
1053:STM32_WPAN/App/app_ble.c ****       }
 1183              		.loc 1 1053 9 view .LVU292
 1184 00d4 2248     		ldr	r0, .L72+4
 1185              	.LVL103:
1053:STM32_WPAN/App/app_ble.c ****       }
 1186              		.loc 1 1053 9 is_stmt 0 view .LVU293
 1187 00d6 FFF7FEFF 		bl	DbgTraceGetFileName
 1188              	.LVL104:
 1189 00da 0146     		mov	r1, r0
 1190 00dc 40F21D43 		movw	r3, #1053
 1191 00e0 204A     		ldr	r2, .L72+8
 1192 00e2 2148     		ldr	r0, .L72+12
 1193 00e4 FFF7FEFF 		bl	printf
 1194              	.LVL105:
1053:STM32_WPAN/App/app_ble.c ****       }
 1195              		.loc 1 1053 9 is_stmt 1 view .LVU294
 1196 00e8 2946     		mov	r1, r5
 1197 00ea 2548     		ldr	r0, .L72+36
 1198 00ec FFF7FEFF 		bl	printf
 1199              	.LVL106:
 1200 00f0 A5E7     		b	.L60
 1201              	.LVL107:
 1202              	.L70:
1078:STM32_WPAN/App/app_ble.c ****         /* Start Timer to STOP ADV - TIMEOUT */
 1203              		.loc 1 1078 9 view .LVU295
1078:STM32_WPAN/App/app_ble.c ****         /* Start Timer to STOP ADV - TIMEOUT */
 1204              		.loc 1 1078 9 view .LVU296
 1205 00f2 1B48     		ldr	r0, .L72+4
 1206              	.LVL108:
1078:STM32_WPAN/App/app_ble.c ****         /* Start Timer to STOP ADV - TIMEOUT */
 1207              		.loc 1 1078 9 is_stmt 0 view .LVU297
 1208 00f4 FFF7FEFF 		bl	DbgTraceGetFileName
 1209              	.LVL109:
 1210 00f8 0146     		mov	r1, r0
 1211 00fa 40F23643 		movw	r3, #1078
 1212 00fe 194A     		ldr	r2, .L72+8
 1213 0100 1948     		ldr	r0, .L72+12
 1214 0102 FFF7FEFF 		bl	printf
 1215              	.LVL110:
1078:STM32_WPAN/App/app_ble.c ****         /* Start Timer to STOP ADV - TIMEOUT */
 1216              		.loc 1 1078 9 is_stmt 1 view .LVU298
 1217 0106 1F48     		ldr	r0, .L72+40
 1218 0108 FFF7FEFF 		bl	puts
 1219              	.LVL111:
1078:STM32_WPAN/App/app_ble.c ****         /* Start Timer to STOP ADV - TIMEOUT */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 90


 1220              		.loc 1 1078 9 view .LVU299
1078:STM32_WPAN/App/app_ble.c ****         /* Start Timer to STOP ADV - TIMEOUT */
 1221              		.loc 1 1078 63 view .LVU300
1080:STM32_WPAN/App/app_ble.c ****       }
 1222              		.loc 1 1080 9 view .LVU301
 1223 010c 1E49     		ldr	r1, .L72+44
 1224 010e 134B     		ldr	r3, .L72
 1225 0110 93F88100 		ldrb	r0, [r3, #129]	@ zero_extendqisi2
 1226 0114 FFF7FEFF 		bl	HW_TS_Start
 1227              	.LVL112:
 1228 0118 BCE7     		b	.L58
 1229              	.LVL113:
 1230              	.L62:
1089:STM32_WPAN/App/app_ble.c ****       {
 1231              		.loc 1 1089 7 view .LVU302
1089:STM32_WPAN/App/app_ble.c ****       {
 1232              		.loc 1 1089 10 is_stmt 0 view .LVU303
 1233 011a 012C     		cmp	r4, #1
 1234 011c 0ED0     		beq	.L71
1095:STM32_WPAN/App/app_ble.c ****       }
 1235              		.loc 1 1095 9 is_stmt 1 discriminator 1 view .LVU304
1095:STM32_WPAN/App/app_ble.c ****       }
 1236              		.loc 1 1095 9 discriminator 1 view .LVU305
 1237 011e 1048     		ldr	r0, .L72+4
 1238              	.LVL114:
1095:STM32_WPAN/App/app_ble.c ****       }
 1239              		.loc 1 1095 9 is_stmt 0 discriminator 1 view .LVU306
 1240 0120 FFF7FEFF 		bl	DbgTraceGetFileName
 1241              	.LVL115:
 1242 0124 0146     		mov	r1, r0
 1243 0126 40F24743 		movw	r3, #1095
 1244 012a 0E4A     		ldr	r2, .L72+8
 1245 012c 0E48     		ldr	r0, .L72+12
 1246 012e FFF7FEFF 		bl	printf
 1247              	.LVL116:
1095:STM32_WPAN/App/app_ble.c ****       }
 1248              		.loc 1 1095 9 is_stmt 1 discriminator 1 view .LVU307
 1249 0132 2946     		mov	r1, r5
 1250 0134 1548     		ldr	r0, .L72+48
 1251 0136 FFF7FEFF 		bl	printf
 1252              	.LVL117:
1095:STM32_WPAN/App/app_ble.c ****       }
 1253              		.loc 1 1095 9 discriminator 1 view .LVU308
1095:STM32_WPAN/App/app_ble.c ****       }
 1254              		.loc 1 1095 79 discriminator 1 view .LVU309
1099:STM32_WPAN/App/app_ble.c **** }
 1255              		.loc 1 1099 3 discriminator 1 view .LVU310
 1256 013a ABE7     		b	.L58
 1257              	.LVL118:
 1258              	.L71:
1091:STM32_WPAN/App/app_ble.c ****       }
 1259              		.loc 1 1091 9 view .LVU311
1091:STM32_WPAN/App/app_ble.c ****       }
 1260              		.loc 1 1091 9 view .LVU312
 1261 013c 0848     		ldr	r0, .L72+4
 1262              	.LVL119:
1091:STM32_WPAN/App/app_ble.c ****       }
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 91


 1263              		.loc 1 1091 9 is_stmt 0 view .LVU313
 1264 013e FFF7FEFF 		bl	DbgTraceGetFileName
 1265              	.LVL120:
 1266 0142 0146     		mov	r1, r0
 1267 0144 40F24343 		movw	r3, #1091
 1268 0148 064A     		ldr	r2, .L72+8
 1269 014a 0748     		ldr	r0, .L72+12
 1270 014c FFF7FEFF 		bl	printf
 1271              	.LVL121:
1091:STM32_WPAN/App/app_ble.c ****       }
 1272              		.loc 1 1091 9 is_stmt 1 view .LVU314
 1273 0150 2946     		mov	r1, r5
 1274 0152 0F48     		ldr	r0, .L72+52
 1275 0154 FFF7FEFF 		bl	printf
 1276              	.LVL122:
1091:STM32_WPAN/App/app_ble.c ****       }
 1277              		.loc 1 1091 9 view .LVU315
1091:STM32_WPAN/App/app_ble.c ****       }
 1278              		.loc 1 1091 74 view .LVU316
 1279 0158 9CE7     		b	.L58
 1280              	.L73:
 1281 015a 00BF     		.align	2
 1282              	.L72:
 1283 015c 00000000 		.word	.LANCHOR1
 1284 0160 00000000 		.word	.LC1
 1285 0164 00000000 		.word	.LANCHOR11
 1286 0168 1C000000 		.word	.LC2
 1287 016c 00000000 		.word	.LC11
 1288 0170 00000000 		.word	.LANCHOR12
 1289 0174 00000000 		.word	.LANCHOR7
 1290 0178 90000000 		.word	.LC15
 1291 017c 1C000000 		.word	.LC12
 1292 0180 40000000 		.word	.LC13
 1293 0184 68000000 		.word	.LC14
 1294 0188 46E00100 		.word	122950
 1295 018c EC000000 		.word	.LC17
 1296 0190 BC000000 		.word	.LC16
 1297              		.cfi_endproc
 1298              	.LFE1270:
 1300              		.section	.text.APP_BLE_ComputeCRC8,"ax",%progbits
 1301              		.align	1
 1302              		.global	APP_BLE_ComputeCRC8
 1303              		.syntax unified
 1304              		.thumb
 1305              		.thumb_func
 1306              		.fpu fpv4-sp-d16
 1308              	APP_BLE_ComputeCRC8:
 1309              	.LVL123:
 1310              	.LFB1261:
 168:STM32_WPAN/App/app_ble.c ****   uint8_t i, j;
 1311              		.loc 1 168 1 view -0
 1312              		.cfi_startproc
 1313              		@ args = 0, pretend = 0, frame = 0
 1314              		@ frame_needed = 0, uses_anonymous_args = 0
 169:STM32_WPAN/App/app_ble.c ****   const uint8_t PolynomeCRC = 0x97;
 1315              		.loc 1 169 3 view .LVU318
 170:STM32_WPAN/App/app_ble.c ****   uint8_t CRC8 = 0x00;
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 92


 1316              		.loc 1 170 3 view .LVU319
 171:STM32_WPAN/App/app_ble.c **** 
 1317              		.loc 1 171 3 view .LVU320
 173:STM32_WPAN/App/app_ble.c ****   {
 1318              		.loc 1 173 3 view .LVU321
 173:STM32_WPAN/App/app_ble.c ****   {
 1319              		.loc 1 173 3 is_stmt 0 view .LVU322
 1320 0000 0246     		mov	r2, r0
 1321 0002 0144     		add	r1, r1, r0
 1322              	.LVL124:
 173:STM32_WPAN/App/app_ble.c ****   {
 1323              		.loc 1 173 3 view .LVU323
 1324 0004 9142     		cmp	r1, r2
 171:STM32_WPAN/App/app_ble.c **** 
 1325              		.loc 1 171 11 view .LVU324
 1326 0006 4FF00000 		mov	r0, #0
 1327              	.LVL125:
 173:STM32_WPAN/App/app_ble.c ****   {
 1328              		.loc 1 173 15 is_stmt 1 view .LVU325
 173:STM32_WPAN/App/app_ble.c ****   {
 1329              		.loc 1 173 3 is_stmt 0 view .LVU326
 1330 000a 00D1     		bne	.L83
 1331 000c 7047     		bx	lr
 1332              	.L83:
 168:STM32_WPAN/App/app_ble.c ****   uint8_t i, j;
 1333              		.loc 1 168 1 view .LVU327
 1334 000e 10B5     		push	{r4, lr}
 1335              	.LCFI22:
 1336              		.cfi_def_cfa_offset 8
 1337              		.cfi_offset 4, -8
 1338              		.cfi_offset 14, -4
 1339              	.LVL126:
 1340              	.L79:
 175:STM32_WPAN/App/app_ble.c ****     for (j = 0; j < 8; j++)
 1341              		.loc 1 175 5 is_stmt 1 view .LVU328
 175:STM32_WPAN/App/app_ble.c ****     for (j = 0; j < 8; j++)
 1342              		.loc 1 175 20 is_stmt 0 view .LVU329
 1343 0010 12F8013B 		ldrb	r3, [r2], #1	@ zero_extendqisi2
 175:STM32_WPAN/App/app_ble.c ****     for (j = 0; j < 8; j++)
 1344              		.loc 1 175 10 view .LVU330
 1345 0014 0824     		movs	r4, #8
 1346 0016 5840     		eors	r0, r0, r3
 1347              	.LVL127:
 176:STM32_WPAN/App/app_ble.c ****     {
 1348              		.loc 1 176 5 is_stmt 1 view .LVU331
 176:STM32_WPAN/App/app_ble.c ****     {
 1349              		.loc 1 176 17 view .LVU332
 1350              	.L78:
 178:STM32_WPAN/App/app_ble.c ****       {
 1351              		.loc 1 178 7 view .LVU333
 178:STM32_WPAN/App/app_ble.c ****       {
 1352              		.loc 1 178 10 is_stmt 0 view .LVU334
 1353 0018 10F0800F 		tst	r0, #128
 1354 001c 4FEA4003 		lsl	r3, r0, #1
 180:STM32_WPAN/App/app_ble.c ****       }
 1355              		.loc 1 180 9 is_stmt 1 view .LVU335
 1356 0020 04F1FF34 		add	r4, r4, #-1
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 93


 1357              	.LVL128:
 180:STM32_WPAN/App/app_ble.c ****       }
 1358              		.loc 1 180 39 is_stmt 0 view .LVU336
 1359 0024 18BF     		it	ne
 1360 0026 83F09703 		eorne	r3, r3, #151
 184:STM32_WPAN/App/app_ble.c ****       }
 1361              		.loc 1 184 9 is_stmt 1 view .LVU337
 176:STM32_WPAN/App/app_ble.c ****     {
 1362              		.loc 1 176 5 is_stmt 0 view .LVU338
 1363 002a 14F0FF04 		ands	r4, r4, #255
 184:STM32_WPAN/App/app_ble.c ****       }
 1364              		.loc 1 184 14 view .LVU339
 1365 002e D8B2     		uxtb	r0, r3
 1366              	.LVL129:
 176:STM32_WPAN/App/app_ble.c ****     {
 1367              		.loc 1 176 24 is_stmt 1 view .LVU340
 176:STM32_WPAN/App/app_ble.c ****     {
 1368              		.loc 1 176 17 view .LVU341
 176:STM32_WPAN/App/app_ble.c ****     {
 1369              		.loc 1 176 5 is_stmt 0 view .LVU342
 1370 0030 F2D1     		bne	.L78
 1371              	.LVL130:
 173:STM32_WPAN/App/app_ble.c ****   {
 1372              		.loc 1 173 15 is_stmt 1 discriminator 1 view .LVU343
 173:STM32_WPAN/App/app_ble.c ****   {
 1373              		.loc 1 173 3 is_stmt 0 discriminator 1 view .LVU344
 1374 0032 9142     		cmp	r1, r2
 1375 0034 ECD1     		bne	.L79
 189:STM32_WPAN/App/app_ble.c **** /* USER CODE END PTD */
 1376              		.loc 1 189 1 view .LVU345
 1377 0036 10BD     		pop	{r4, pc}
 1378              		.cfi_endproc
 1379              	.LFE1261:
 1381              		.section	.text.APP_BLE_Init,"ax",%progbits
 1382              		.align	1
 1383              		.global	APP_BLE_Init
 1384              		.syntax unified
 1385              		.thumb
 1386              		.thumb_func
 1387              		.fpu fpv4-sp-d16
 1389              	APP_BLE_Init:
 1390              	.LFB1262:
 406:STM32_WPAN/App/app_ble.c **** /* USER CODE BEGIN APP_BLE_Init_1 */
 1391              		.loc 1 406 1 is_stmt 1 view -0
 1392              		.cfi_startproc
 1393              		@ args = 0, pretend = 0, frame = 56
 1394              		@ frame_needed = 0, uses_anonymous_args = 0
 1395 0000 70B5     		push	{r4, r5, r6, lr}
 1396              	.LCFI23:
 1397              		.cfi_def_cfa_offset 16
 1398              		.cfi_offset 4, -16
 1399              		.cfi_offset 5, -12
 1400              		.cfi_offset 6, -8
 1401              		.cfi_offset 14, -4
 1402 0002 8EB0     		sub	sp, sp, #56
 1403              	.LCFI24:
 1404              		.cfi_def_cfa_offset 72
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 94


 410:STM32_WPAN/App/app_ble.c ****   {
 1405              		.loc 1 410 3 view .LVU347
 410:STM32_WPAN/App/app_ble.c ****   {
 1406              		.loc 1 410 33 is_stmt 0 view .LVU348
 1407 0004 01AC     		add	r4, sp, #4
 1408 0006 2B4D     		ldr	r5, .L88
 1409 0008 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1410 000a 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1411 000c 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1412 000e 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1413 0010 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1414 0012 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1415 0014 2B68     		ldr	r3, [r5]
 1416 0016 2370     		strb	r3, [r4]
 440:STM32_WPAN/App/app_ble.c **** 
 1417              		.loc 1 440 3 is_stmt 1 view .LVU349
 1418 0018 FFF7FEFF 		bl	Ble_Tl_Init
 1419              	.LVL131:
 445:STM32_WPAN/App/app_ble.c **** 
 1420              		.loc 1 445 3 view .LVU350
 1421 001c 0121     		movs	r1, #1
 1422 001e 0220     		movs	r0, #2
 1423 0020 FFF7FEFF 		bl	UTIL_LPM_SetOffMode
 1424              	.LVL132:
 450:STM32_WPAN/App/app_ble.c **** 
 1425              		.loc 1 450 3 view .LVU351
 1426 0024 244A     		ldr	r2, .L88+4
 1427 0026 0021     		movs	r1, #0
 1428 0028 0420     		movs	r0, #4
 1429 002a FFF7FEFF 		bl	UTIL_SEQ_RegTask
 1430              	.LVL133:
 455:STM32_WPAN/App/app_ble.c ****   {
 1431              		.loc 1 455 3 view .LVU352
 455:STM32_WPAN/App/app_ble.c ****   {
 1432              		.loc 1 455 7 is_stmt 0 view .LVU353
 1433 002e 01A8     		add	r0, sp, #4
 1434 0030 FFF7FEFF 		bl	SHCI_C2_BLE_Init
 1435              	.LVL134:
 455:STM32_WPAN/App/app_ble.c ****   {
 1436              		.loc 1 455 6 view .LVU354
 1437 0034 0028     		cmp	r0, #0
 1438 0036 39D1     		bne	.L87
 1439              	.L85:
 463:STM32_WPAN/App/app_ble.c **** 
 1440              		.loc 1 463 3 is_stmt 1 view .LVU355
 1441 0038 FFF7FEFF 		bl	Ble_Hci_Gap_Gatt_Init
 1442              	.LVL135:
 468:STM32_WPAN/App/app_ble.c **** 
 1443              		.loc 1 468 3 view .LVU356
 1444 003c FFF7FEFF 		bl	SVCCTL_Init
 1445              	.LVL136:
 473:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 1446              		.loc 1 473 3 view .LVU357
 473:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 1447              		.loc 1 473 50 is_stmt 0 view .LVU358
 1448 0040 1E4D     		ldr	r5, .L88+8
 1449 0042 0024     		movs	r4, #0
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 95


 1450 0044 85F88040 		strb	r4, [r5, #128]
 474:STM32_WPAN/App/app_ble.c ****   /**
 1451              		.loc 1 474 3 is_stmt 1 view .LVU359
 474:STM32_WPAN/App/app_ble.c ****   /**
 1452              		.loc 1 474 71 is_stmt 0 view .LVU360
 1453 0048 4FF6FF73 		movw	r3, #65535
 1454 004c EB82     		strh	r3, [r5, #22]	@ movhi
 478:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 )
 1455              		.loc 1 478 3 is_stmt 1 view .LVU361
 1456 004e 1C4A     		ldr	r2, .L88+12
 1457 0050 2146     		mov	r1, r4
 1458 0052 0120     		movs	r0, #1
 1459 0054 FFF7FEFF 		bl	UTIL_SEQ_RegTask
 1460              	.LVL137:
 480:STM32_WPAN/App/app_ble.c **** #endif
 1461              		.loc 1 480 3 view .LVU362
 1462 0058 1A4A     		ldr	r2, .L88+16
 1463 005a 2146     		mov	r1, r4
 1464 005c 0220     		movs	r0, #2
 1465 005e FFF7FEFF 		bl	UTIL_SEQ_RegTask
 1466              	.LVL138:
 490:STM32_WPAN/App/app_ble.c **** #endif
 1467              		.loc 1 490 3 view .LVU363
 1468 0062 0620     		movs	r0, #6
 1469 0064 FFF7FEFF 		bl	aci_hal_set_radio_activity_mask
 1470              	.LVL139:
 494:STM32_WPAN/App/app_ble.c ****   mutex = 1;
 1471              		.loc 1 494 3 view .LVU364
 494:STM32_WPAN/App/app_ble.c ****   mutex = 1;
 1472              		.loc 1 494 17 is_stmt 0 view .LVU365
 1473 0068 174B     		ldr	r3, .L88+20
 1474 006a 1C70     		strb	r4, [r3]
 495:STM32_WPAN/App/app_ble.c **** #endif
 1475              		.loc 1 495 3 is_stmt 1 view .LVU366
 495:STM32_WPAN/App/app_ble.c **** #endif
 1476              		.loc 1 495 9 is_stmt 0 view .LVU367
 1477 006c 0126     		movs	r6, #1
 1478 006e 174B     		ldr	r3, .L88+24
 1479 0070 1E70     		strb	r6, [r3]
 500:STM32_WPAN/App/app_ble.c **** 
 1480              		.loc 1 500 3 is_stmt 1 view .LVU368
 1481 0072 FFF7FEFF 		bl	P2PS_APP_Init
 1482              	.LVL140:
 509:STM32_WPAN/App/app_ble.c ****   /**
 1483              		.loc 1 509 3 view .LVU369
 1484 0076 164B     		ldr	r3, .L88+28
 1485 0078 2246     		mov	r2, r4
 1486 007a 05F18101 		add	r1, r5, #129
 1487 007e 2046     		mov	r0, r4
 1488 0080 FFF7FEFF 		bl	HW_TS_Create
 1489              	.LVL141:
 513:STM32_WPAN/App/app_ble.c **** 
 1490              		.loc 1 513 3 view .LVU370
 1491 0084 134B     		ldr	r3, .L88+32
 1492 0086 2246     		mov	r2, r4
 1493 0088 05F18201 		add	r1, r5, #130
 1494 008c 2046     		mov	r0, r4
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 96


 1495 008e FFF7FEFF 		bl	HW_TS_Create
 1496              	.LVL142:
 518:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 1497              		.loc 1 518 3 view .LVU371
 518:STM32_WPAN/App/app_ble.c ****   BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 0;
 1498              		.loc 1 518 70 is_stmt 0 view .LVU372
 1499 0092 6C76     		strb	r4, [r5, #25]
 519:STM32_WPAN/App/app_ble.c **** 
 1500              		.loc 1 519 3 is_stmt 1 view .LVU373
 519:STM32_WPAN/App/app_ble.c **** 
 1501              		.loc 1 519 70 is_stmt 0 view .LVU374
 1502 0094 2C76     		strb	r4, [r5, #24]
 522:STM32_WPAN/App/app_ble.c ****   AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 1503              		.loc 1 522 3 is_stmt 1 view .LVU375
 522:STM32_WPAN/App/app_ble.c ****   AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 1504              		.loc 1 522 18 is_stmt 0 view .LVU376
 1505 0096 8023     		movs	r3, #128
 1506 0098 A5F88430 		strh	r3, [r5, #132]	@ movhi
 523:STM32_WPAN/App/app_ble.c **** 
 1507              		.loc 1 523 3 is_stmt 1 view .LVU377
 523:STM32_WPAN/App/app_ble.c **** 
 1508              		.loc 1 523 18 is_stmt 0 view .LVU378
 1509 009c A023     		movs	r3, #160
 1510 009e A5F88630 		strh	r3, [r5, #134]	@ movhi
 528:STM32_WPAN/App/app_ble.c **** 
 1511              		.loc 1 528 4 is_stmt 1 view .LVU379
 1512 00a2 3046     		mov	r0, r6
 1513 00a4 FFF7FEFF 		bl	Adv_Request
 1514              	.LVL143:
 533:STM32_WPAN/App/app_ble.c **** }
 1515              		.loc 1 533 3 view .LVU380
 534:STM32_WPAN/App/app_ble.c **** 
 1516              		.loc 1 534 1 is_stmt 0 view .LVU381
 1517 00a8 0EB0     		add	sp, sp, #56
 1518              	.LCFI25:
 1519              		.cfi_remember_state
 1520              		.cfi_def_cfa_offset 16
 1521              		@ sp needed
 1522 00aa 70BD     		pop	{r4, r5, r6, pc}
 1523              	.L87:
 1524              	.LCFI26:
 1525              		.cfi_restore_state
 457:STM32_WPAN/App/app_ble.c ****   }
 1526              		.loc 1 457 5 is_stmt 1 view .LVU382
 1527 00ac FFF7FEFF 		bl	Error_Handler
 1528              	.LVL144:
 1529 00b0 C2E7     		b	.L85
 1530              	.L89:
 1531 00b2 00BF     		.align	2
 1532              	.L88:
 1533 00b4 00000000 		.word	.LANCHOR13
 1534 00b8 00000000 		.word	hci_user_evt_proc
 1535 00bc 00000000 		.word	.LANCHOR1
 1536 00c0 00000000 		.word	Adv_Cancel
 1537 00c4 00000000 		.word	Connection_Interval_Update_Req
 1538 00c8 00000000 		.word	index_con_int
 1539 00cc 00000000 		.word	mutex
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 97


 1540 00d0 00000000 		.word	Adv_Cancel_Req
 1541 00d4 00000000 		.word	Switch_OFF_GPIO
 1542              		.cfi_endproc
 1543              	.LFE1262:
 1545              		.section	.rodata.SVCCTL_App_Notification.str1.4,"aMS",%progbits,1
 1546              		.align	2
 1547              	.LC18:
 1548 0000 0D0A0D2A 		.ascii	"\015\012\015** DISCONNECTION EVENT WITH CLIENT \000"
 1548      2A204449 
 1548      53434F4E 
 1548      4E454354 
 1548      494F4E20 
 1549 0027 00       		.align	2
 1550              	.LC19:
 1551 0028 0D0A0D2A 		.ascii	"\015\012\015** CONNECTION UPDATE EVENT WITH CLIENT "
 1551      2A20434F 
 1551      4E4E4543 
 1551      54494F4E 
 1551      20555044 
 1552 0052 00       		.ascii	"\000"
 1553 0053 00       		.align	2
 1554              	.LC20:
 1555 0054 4556545F 		.ascii	"EVT_UPDATE_PHY_COMPLETE \000"
 1555      55504441 
 1555      54455F50 
 1555      48595F43 
 1555      4F4D504C 
 1556 006d 000000   		.align	2
 1557              	.LC21:
 1558 0070 4556545F 		.ascii	"EVT_UPDATE_PHY_COMPLETE, status ok \000"
 1558      55504441 
 1558      54455F50 
 1558      48595F43 
 1558      4F4D504C 
 1559              		.align	2
 1560              	.LC22:
 1561 0094 4556545F 		.ascii	"EVT_UPDATE_PHY_COMPLETE, status nok \000"
 1561      55504441 
 1561      54455F50 
 1561      48595F43 
 1561      4F4D504C 
 1562 00b9 000000   		.align	2
 1563              	.LC23:
 1564 00bc 52656164 		.ascii	"Read_PHY success \000"
 1564      5F504859 
 1564      20737563 
 1564      63657373 
 1564      2000
 1565 00ce 0000     		.align	2
 1566              	.LC24:
 1567 00d0 50485920 		.ascii	"PHY Param  TX= %d, RX= %d \012\000"
 1567      50617261 
 1567      6D202054 
 1567      583D2025 
 1567      642C2052 
 1568              		.align	2
 1569              	.LC25:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 98


 1570 00ec 52656164 		.ascii	"Read conf not succeess \000"
 1570      20636F6E 
 1570      66206E6F 
 1570      74207375 
 1570      63636565 
 1571              		.align	2
 1572              	.LC26:
 1573 0104 4843495F 		.ascii	"HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE for connecti"
 1573      4C455F43 
 1573      4F4E4E45 
 1573      4354494F 
 1573      4E5F434F 
 1574 0137 6F6E2068 		.ascii	"on handle 0x%x\012\000"
 1574      616E646C 
 1574      65203078 
 1574      25780A00 
 1575 0147 00       		.align	2
 1576              	.LC27:
 1577 0148 0D0A0D2A 		.ascii	"\015\012\015** ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_C"
 1577      2A204143 
 1577      495F4741 
 1577      505F4C49 
 1577      4D495445 
 1578 0172 4F444520 		.ascii	"ODE \000"
 1578      00
 1579 0177 00       		.align	2
 1580              	.LC28:
 1581 0178 0D0A0D2A 		.ascii	"\015\012\015** ACI_GAP_PASS_KEY_REQ_VSEVT_CODE \000"
 1581      2A204143 
 1581      495F4741 
 1581      505F5041 
 1581      53535F4B 
 1582 019f 00       		.align	2
 1583              	.LC29:
 1584 01a0 0D0A0D2A 		.ascii	"\015\012\015** aci_gap_pass_key_resp \000"
 1584      2A206163 
 1584      695F6761 
 1584      705F7061 
 1584      73735F6B 
 1585 01bd 000000   		.align	2
 1586              	.LC30:
 1587 01c0 0D0A0D2A 		.ascii	"\015\012\015** ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE"
 1587      2A204143 
 1587      495F4741 
 1587      505F4155 
 1587      54484F52 
 1588 01ea 2000     		.ascii	" \000"
 1589              		.align	2
 1590              	.LC31:
 1591 01ec 0D0A0D2A 		.ascii	"\015\012\015** ACI_GAP_SLAVE_SECURITY_INITIATED_VSE"
 1591      2A204143 
 1591      495F4741 
 1591      505F534C 
 1591      4156455F 
 1592 0216 56545F43 		.ascii	"VT_CODE \000"
 1592      4F444520 
 1592      00
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 99


 1593 021f 00       		.align	2
 1594              	.LC32:
 1595 0220 0D0A0D2A 		.ascii	"\015\012\015** ACI_GAP_BOND_LOST_VSEVT_CODE \000"
 1595      2A204143 
 1595      495F4741 
 1595      505F424F 
 1595      4E445F4C 
 1596              		.align	2
 1597              	.LC33:
 1598 0244 0D0A0D2A 		.ascii	"\015\012\015** Send allow rebond \000"
 1598      2A205365 
 1598      6E642061 
 1598      6C6C6F77 
 1598      20726562 
 1599 025d 000000   		.align	2
 1600              	.LC34:
 1601 0260 0D0A0D2A 		.ascii	"\015\012\015** ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE"
 1601      2A204143 
 1601      495F4741 
 1601      505F4144 
 1601      44525F4E 
 1602 028a 2000     		.ascii	" \000"
 1603              		.align	2
 1604              	.LC35:
 1605 028c 0D0A0D2A 		.ascii	"\015\012\015** ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_"
 1605      2A204143 
 1605      495F4741 
 1605      505F4B45 
 1605      59505245 
 1606 02b6 434F4445 		.ascii	"CODE\000"
 1606      00
 1607 02bb 00       		.align	2
 1608              	.LC36:
 1609 02bc 6E756D65 		.ascii	"numeric_value = %ld\012\000"
 1609      7269635F 
 1609      76616C75 
 1609      65203D20 
 1609      256C640A 
 1610 02d1 000000   		.align	2
 1611              	.LC37:
 1612 02d4 4865785F 		.ascii	"Hex_value = %lx\012\000"
 1612      76616C75 
 1612      65203D20 
 1612      256C780A 
 1612      00
 1613 02e5 000000   		.align	2
 1614              	.LC38:
 1615 02e8 0D0A0D2A 		.ascii	"\015\012\015** aci_gap_numeric_comparison_value_con"
 1615      2A206163 
 1615      695F6761 
 1615      705F6E75 
 1615      6D657269 
 1616 0312 6669726D 		.ascii	"firm_yesno-->YES \000"
 1616      5F796573 
 1616      6E6F2D2D 
 1616      3E594553 
 1616      2000
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 100


 1617              		.align	2
 1618              	.LC39:
 1619 0324 424C455F 		.ascii	"BLE_CTRL_App_Notification: ACI_GAP_PAIRING_COMPLETE"
 1619      4354524C 
 1619      5F417070 
 1619      5F4E6F74 
 1619      69666963 
 1620 0357 5F565345 		.ascii	"_VSEVT_CODE, pairing_complete->Status = %d\012\000"
 1620      56545F43 
 1620      4F44452C 
 1620      20706169 
 1620      72696E67 
 1621 0383 00       		.align	2
 1622              	.LC40:
 1623 0384 0D0A0D2A 		.ascii	"\015\012\015** Pairing OK \000"
 1623      2A205061 
 1623      6972696E 
 1623      67204F4B 
 1623      2000
 1624 0396 0000     		.align	2
 1625              	.LC41:
 1626 0398 0D0A0D2A 		.ascii	"\015\012\015** Pairing KO \000"
 1626      2A205061 
 1626      6972696E 
 1626      67204B4F 
 1626      2000
 1627 03aa 0000     		.align	2
 1628              	.LC42:
 1629 03ac 0D0A0D2A 		.ascii	"\015\012\015** ACI_GAP_PROC_COMPLETE_VSEVT_CODE \000"
 1629      2A204143 
 1629      495F4741 
 1629      505F5052 
 1629      4F435F43 
 1630              		.section	.text.SVCCTL_App_Notification,"ax",%progbits
 1631              		.align	1
 1632              		.global	SVCCTL_App_Notification
 1633              		.syntax unified
 1634              		.thumb
 1635              		.thumb_func
 1636              		.fpu fpv4-sp-d16
 1638              	SVCCTL_App_Notification:
 1639              	.LVL145:
 1640              	.LFB1263:
 537:STM32_WPAN/App/app_ble.c ****   hci_event_pckt *event_pckt;
 1641              		.loc 1 537 1 view -0
 1642              		.cfi_startproc
 1643              		@ args = 0, pretend = 0, frame = 8
 1644              		@ frame_needed = 0, uses_anonymous_args = 0
 537:STM32_WPAN/App/app_ble.c ****   hci_event_pckt *event_pckt;
 1645              		.loc 1 537 1 is_stmt 0 view .LVU384
 1646 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1647              	.LCFI27:
 1648              		.cfi_def_cfa_offset 20
 1649              		.cfi_offset 4, -20
 1650              		.cfi_offset 5, -16
 1651              		.cfi_offset 6, -12
 1652              		.cfi_offset 7, -8
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 101


 1653              		.cfi_offset 14, -4
 1654 0002 83B0     		sub	sp, sp, #12
 1655              	.LCFI28:
 1656              		.cfi_def_cfa_offset 32
 1657 0004 0446     		mov	r4, r0
 538:STM32_WPAN/App/app_ble.c ****   evt_le_meta_event *meta_evt;
 1658              		.loc 1 538 3 is_stmt 1 view .LVU385
 539:STM32_WPAN/App/app_ble.c ****   evt_blecore_aci *blecore_evt;
 1659              		.loc 1 539 3 view .LVU386
 540:STM32_WPAN/App/app_ble.c ****   hci_le_phy_update_complete_event_rp0 *evt_le_phy_update_complete;
 1660              		.loc 1 540 3 view .LVU387
 541:STM32_WPAN/App/app_ble.c ****   uint8_t TX_PHY, RX_PHY;
 1661              		.loc 1 541 3 view .LVU388
 542:STM32_WPAN/App/app_ble.c ****   tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 1662              		.loc 1 542 3 view .LVU389
 543:STM32_WPAN/App/app_ble.c **** 
 1663              		.loc 1 543 3 view .LVU390
 1664              	.LVL146:
 545:STM32_WPAN/App/app_ble.c **** 
 1665              		.loc 1 545 3 view .LVU391
 551:STM32_WPAN/App/app_ble.c ****   {
 1666              		.loc 1 551 3 view .LVU392
 551:STM32_WPAN/App/app_ble.c ****   {
 1667              		.loc 1 551 21 is_stmt 0 view .LVU393
 1668 0006 4378     		ldrb	r3, [r0, #1]	@ zero_extendqisi2
 551:STM32_WPAN/App/app_ble.c ****   {
 1669              		.loc 1 551 3 view .LVU394
 1670 0008 3E2B     		cmp	r3, #62
 1671 000a 2BD0     		beq	.L91
 1672 000c FF2B     		cmp	r3, #255
 1673 000e 00F0E680 		beq	.L92
 1674 0012 052B     		cmp	r3, #5
 1675 0014 02D0     		beq	.L121
 1676              	.LVL147:
 1677              	.L93:
 783:STM32_WPAN/App/app_ble.c **** }
 1678              		.loc 1 783 3 is_stmt 1 view .LVU395
 784:STM32_WPAN/App/app_ble.c **** 
 1679              		.loc 1 784 1 is_stmt 0 view .LVU396
 1680 0016 0120     		movs	r0, #1
 1681 0018 03B0     		add	sp, sp, #12
 1682              	.LCFI29:
 1683              		.cfi_remember_state
 1684              		.cfi_def_cfa_offset 20
 1685              		@ sp needed
 1686 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 1687              	.LVL148:
 1688              	.L121:
 1689              	.LCFI30:
 1690              		.cfi_restore_state
 1691              	.LBB17:
 555:STM32_WPAN/App/app_ble.c ****       disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) event_pckt->data;
 1692              		.loc 1 555 7 is_stmt 1 view .LVU397
 556:STM32_WPAN/App/app_ble.c **** 
 1693              		.loc 1 556 7 view .LVU398
 558:STM32_WPAN/App/app_ble.c ****       {
 1694              		.loc 1 558 7 view .LVU399
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 102


 558:STM32_WPAN/App/app_ble.c ****       {
 1695              		.loc 1 558 39 is_stmt 0 view .LVU400
 1696 001c 8288     		ldrh	r2, [r0, #4]	@ unaligned
 558:STM32_WPAN/App/app_ble.c ****       {
 1697              		.loc 1 558 112 view .LVU401
 1698 001e C34B     		ldr	r3, .L126
 1699 0020 DB8A     		ldrh	r3, [r3, #22]
 558:STM32_WPAN/App/app_ble.c ****       {
 1700              		.loc 1 558 10 view .LVU402
 1701 0022 9A42     		cmp	r2, r3
 1702 0024 0BD0     		beq	.L122
 1703              	.LVL149:
 1704              	.L94:
 563:STM32_WPAN/App/app_ble.c ****       }
 1705              		.loc 1 563 9 is_stmt 1 discriminator 1 view .LVU403
 563:STM32_WPAN/App/app_ble.c ****       }
 1706              		.loc 1 563 67 discriminator 1 view .LVU404
 567:STM32_WPAN/App/app_ble.c **** 
 1707              		.loc 1 567 7 discriminator 1 view .LVU405
 1708 0026 0120     		movs	r0, #1
 1709 0028 FFF7FEFF 		bl	Adv_Request
 1710              	.LVL150:
 572:STM32_WPAN/App/app_ble.c ****       handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.conn
 1711              		.loc 1 572 7 discriminator 1 view .LVU406
 572:STM32_WPAN/App/app_ble.c ****       handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.conn
 1712              		.loc 1 572 41 is_stmt 0 discriminator 1 view .LVU407
 1713 002c C048     		ldr	r0, .L126+4
 1714 002e 0123     		movs	r3, #1
 1715 0030 0370     		strb	r3, [r0]
 573:STM32_WPAN/App/app_ble.c ****       P2PS_APP_Notification(&handleNotification);
 1716              		.loc 1 573 7 is_stmt 1 discriminator 1 view .LVU408
 573:STM32_WPAN/App/app_ble.c ****       P2PS_APP_Notification(&handleNotification);
 1717              		.loc 1 573 95 is_stmt 0 discriminator 1 view .LVU409
 1718 0032 BE4B     		ldr	r3, .L126
 1719 0034 DB8A     		ldrh	r3, [r3, #22]
 573:STM32_WPAN/App/app_ble.c ****       P2PS_APP_Notification(&handleNotification);
 1720              		.loc 1 573 43 discriminator 1 view .LVU410
 1721 0036 4380     		strh	r3, [r0, #2]	@ movhi
 574:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_DISCONN_COMPLETE */
 1722              		.loc 1 574 7 is_stmt 1 discriminator 1 view .LVU411
 1723 0038 FFF7FEFF 		bl	P2PS_APP_Notification
 1724              	.LVL151:
 1725              	.LBE17:
 580:STM32_WPAN/App/app_ble.c **** 
 1726              		.loc 1 580 5 discriminator 1 view .LVU412
 1727 003c EBE7     		b	.L93
 1728              	.LVL152:
 1729              	.L122:
 1730              	.LBB18:
 560:STM32_WPAN/App/app_ble.c ****         BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 1731              		.loc 1 560 9 view .LVU413
 560:STM32_WPAN/App/app_ble.c ****         BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 1732              		.loc 1 560 77 is_stmt 0 view .LVU414
 1733 003e BB4B     		ldr	r3, .L126
 1734 0040 0022     		movs	r2, #0
 1735 0042 DA82     		strh	r2, [r3, #22]	@ movhi
 561:STM32_WPAN/App/app_ble.c **** 
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 103


 1736              		.loc 1 561 9 is_stmt 1 view .LVU415
 561:STM32_WPAN/App/app_ble.c **** 
 1737              		.loc 1 561 56 is_stmt 0 view .LVU416
 1738 0044 83F88020 		strb	r2, [r3, #128]
 563:STM32_WPAN/App/app_ble.c ****       }
 1739              		.loc 1 563 9 is_stmt 1 view .LVU417
 563:STM32_WPAN/App/app_ble.c ****       }
 1740              		.loc 1 563 9 view .LVU418
 1741 0048 BA48     		ldr	r0, .L126+8
 1742              	.LVL153:
 563:STM32_WPAN/App/app_ble.c ****       }
 1743              		.loc 1 563 9 is_stmt 0 view .LVU419
 1744 004a FFF7FEFF 		bl	DbgTraceGetFileName
 1745              	.LVL154:
 1746 004e 0146     		mov	r1, r0
 1747 0050 40F23323 		movw	r3, #563
 1748 0054 B84A     		ldr	r2, .L126+12
 1749 0056 B948     		ldr	r0, .L126+16
 1750 0058 FFF7FEFF 		bl	printf
 1751              	.LVL155:
 563:STM32_WPAN/App/app_ble.c ****       }
 1752              		.loc 1 563 9 is_stmt 1 view .LVU420
 1753 005c B848     		ldr	r0, .L126+20
 1754 005e FFF7FEFF 		bl	puts
 1755              	.LVL156:
 1756 0062 E0E7     		b	.L94
 1757              	.LVL157:
 1758              	.L91:
 563:STM32_WPAN/App/app_ble.c ****       }
 1759              		.loc 1 563 9 is_stmt 0 view .LVU421
 1760              	.LBE18:
 584:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_LE_META_EVENT */
 1761              		.loc 1 584 7 is_stmt 1 view .LVU422
 588:STM32_WPAN/App/app_ble.c ****       {
 1762              		.loc 1 588 7 view .LVU423
 588:STM32_WPAN/App/app_ble.c ****       {
 1763              		.loc 1 588 23 is_stmt 0 view .LVU424
 1764 0064 C378     		ldrb	r3, [r0, #3]	@ zero_extendqisi2
 1765 0066 032B     		cmp	r3, #3
 1766 0068 2BD0     		beq	.L95
 1767 006a 0C2B     		cmp	r3, #12
 1768 006c 37D0     		beq	.L96
 1769 006e 012B     		cmp	r3, #1
 1770 0070 D1D1     		bne	.L93
 1771              	.LBB19:
 633:STM32_WPAN/App/app_ble.c **** 
 1772              		.loc 1 633 11 is_stmt 1 view .LVU425
 638:STM32_WPAN/App/app_ble.c **** 
 1773              		.loc 1 638 11 view .LVU426
 1774              	.LVL158:
 640:STM32_WPAN/App/app_ble.c **** 
 1775              		.loc 1 640 11 view .LVU427
 1776 0072 AE4D     		ldr	r5, .L126
 1777 0074 95F88100 		ldrb	r0, [r5, #129]	@ zero_extendqisi2
 1778              	.LVL159:
 640:STM32_WPAN/App/app_ble.c **** 
 1779              		.loc 1 640 11 is_stmt 0 view .LVU428
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 104


 1780 0078 FFF7FEFF 		bl	HW_TS_Stop
 1781              	.LVL160:
 642:STM32_WPAN/App/app_ble.c ****           if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 1782              		.loc 1 642 11 is_stmt 1 view .LVU429
 642:STM32_WPAN/App/app_ble.c ****           if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 1783              		.loc 1 642 11 view .LVU430
 1784 007c AD48     		ldr	r0, .L126+8
 1785 007e FFF7FEFF 		bl	DbgTraceGetFileName
 1786              	.LVL161:
 1787 0082 0146     		mov	r1, r0
 1788 0084 40F28223 		movw	r3, #642
 1789 0088 AB4A     		ldr	r2, .L126+12
 1790 008a AC48     		ldr	r0, .L126+16
 1791 008c FFF7FEFF 		bl	printf
 1792              	.LVL162:
 642:STM32_WPAN/App/app_ble.c ****           if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 1793              		.loc 1 642 11 view .LVU431
 1794 0090 B4F80510 		ldrh	r1, [r4, #5]	@ unaligned
 1795 0094 AB48     		ldr	r0, .L126+24
 1796 0096 FFF7FEFF 		bl	printf
 1797              	.LVL163:
 642:STM32_WPAN/App/app_ble.c ****           if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 1798              		.loc 1 642 11 view .LVU432
 642:STM32_WPAN/App/app_ble.c ****           if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 1799              		.loc 1 642 139 view .LVU433
 643:STM32_WPAN/App/app_ble.c ****           {
 1800              		.loc 1 643 11 view .LVU434
 643:STM32_WPAN/App/app_ble.c ****           {
 1801              		.loc 1 643 36 is_stmt 0 view .LVU435
 1802 009a 95F88030 		ldrb	r3, [r5, #128]	@ zero_extendqisi2
 643:STM32_WPAN/App/app_ble.c ****           {
 1803              		.loc 1 643 14 view .LVU436
 1804 009e 042B     		cmp	r3, #4
 1805 00a0 00F09980 		beq	.L123
 651:STM32_WPAN/App/app_ble.c ****           }
 1806              		.loc 1 651 13 is_stmt 1 view .LVU437
 651:STM32_WPAN/App/app_ble.c ****           }
 1807              		.loc 1 651 60 is_stmt 0 view .LVU438
 1808 00a4 A14B     		ldr	r3, .L126
 1809 00a6 0522     		movs	r2, #5
 1810 00a8 83F88020 		strb	r2, [r3, #128]
 1811              	.L103:
 653:STM32_WPAN/App/app_ble.c ****           /**
 1812              		.loc 1 653 11 is_stmt 1 view .LVU439
 653:STM32_WPAN/App/app_ble.c ****           /**
 1813              		.loc 1 653 106 is_stmt 0 view .LVU440
 1814 00ac B4F80530 		ldrh	r3, [r4, #5]	@ unaligned
 653:STM32_WPAN/App/app_ble.c ****           /**
 1815              		.loc 1 653 79 view .LVU441
 1816 00b0 9E4A     		ldr	r2, .L126
 1817 00b2 D382     		strh	r3, [r2, #22]	@ movhi
 657:STM32_WPAN/App/app_ble.c ****           handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.
 1818              		.loc 1 657 11 is_stmt 1 view .LVU442
 657:STM32_WPAN/App/app_ble.c ****           handleNotification.ConnectionHandle = BleApplicationContext.BleApplicationContext_legacy.
 1819              		.loc 1 657 45 is_stmt 0 view .LVU443
 1820 00b4 9E48     		ldr	r0, .L126+4
 1821 00b6 0022     		movs	r2, #0
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 105


 1822 00b8 0270     		strb	r2, [r0]
 658:STM32_WPAN/App/app_ble.c ****           P2PS_APP_Notification(&handleNotification);
 1823              		.loc 1 658 11 is_stmt 1 view .LVU444
 658:STM32_WPAN/App/app_ble.c ****           P2PS_APP_Notification(&handleNotification);
 1824              		.loc 1 658 47 is_stmt 0 view .LVU445
 1825 00ba 4380     		strh	r3, [r0, #2]	@ movhi
 659:STM32_WPAN/App/app_ble.c ****           /* USER CODE BEGIN HCI_EVT_LE_CONN_COMPLETE */
 1826              		.loc 1 659 11 is_stmt 1 view .LVU446
 1827 00bc FFF7FEFF 		bl	P2PS_APP_Notification
 1828              	.LVL164:
 1829              	.LBE19:
 664:STM32_WPAN/App/app_ble.c **** 
 1830              		.loc 1 664 9 view .LVU447
 1831 00c0 A9E7     		b	.L93
 1832              	.LVL165:
 1833              	.L95:
 591:STM32_WPAN/App/app_ble.c **** 
 1834              		.loc 1 591 11 view .LVU448
 591:STM32_WPAN/App/app_ble.c **** 
 1835              		.loc 1 591 11 view .LVU449
 1836 00c2 9C48     		ldr	r0, .L126+8
 1837              	.LVL166:
 591:STM32_WPAN/App/app_ble.c **** 
 1838              		.loc 1 591 11 is_stmt 0 view .LVU450
 1839 00c4 FFF7FEFF 		bl	DbgTraceGetFileName
 1840              	.LVL167:
 1841 00c8 0146     		mov	r1, r0
 1842 00ca 40F24F23 		movw	r3, #591
 1843 00ce 9A4A     		ldr	r2, .L126+12
 1844 00d0 9A48     		ldr	r0, .L126+16
 1845 00d2 FFF7FEFF 		bl	printf
 1846              	.LVL168:
 591:STM32_WPAN/App/app_ble.c **** 
 1847              		.loc 1 591 11 is_stmt 1 view .LVU451
 1848 00d6 9C48     		ldr	r0, .L126+28
 1849 00d8 FFF7FEFF 		bl	puts
 1850              	.LVL169:
 591:STM32_WPAN/App/app_ble.c **** 
 1851              		.loc 1 591 11 view .LVU452
 591:STM32_WPAN/App/app_ble.c **** 
 1852              		.loc 1 591 73 view .LVU453
 596:STM32_WPAN/App/app_ble.c ****         case HCI_LE_PHY_UPDATE_COMPLETE_SUBEVT_CODE:
 1853              		.loc 1 596 11 view .LVU454
 1854 00dc 9BE7     		b	.L93
 1855              	.LVL170:
 1856              	.L96:
 598:STM32_WPAN/App/app_ble.c ****           evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)meta_evt->data;
 1857              		.loc 1 598 11 view .LVU455
 598:STM32_WPAN/App/app_ble.c ****           evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)meta_evt->data;
 1858              		.loc 1 598 11 view .LVU456
 1859 00de 9548     		ldr	r0, .L126+8
 1860              	.LVL171:
 598:STM32_WPAN/App/app_ble.c ****           evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)meta_evt->data;
 1861              		.loc 1 598 11 is_stmt 0 view .LVU457
 1862 00e0 FFF7FEFF 		bl	DbgTraceGetFileName
 1863              	.LVL172:
 1864 00e4 0146     		mov	r1, r0
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 106


 1865 00e6 40F25623 		movw	r3, #598
 1866 00ea 934A     		ldr	r2, .L126+12
 1867 00ec 9348     		ldr	r0, .L126+16
 1868 00ee FFF7FEFF 		bl	printf
 1869              	.LVL173:
 598:STM32_WPAN/App/app_ble.c ****           evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)meta_evt->data;
 1870              		.loc 1 598 11 is_stmt 1 view .LVU458
 1871 00f2 9648     		ldr	r0, .L126+32
 1872 00f4 FFF7FEFF 		bl	puts
 1873              	.LVL174:
 598:STM32_WPAN/App/app_ble.c ****           evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)meta_evt->data;
 1874              		.loc 1 598 11 view .LVU459
 598:STM32_WPAN/App/app_ble.c ****           evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)meta_evt->data;
 1875              		.loc 1 598 52 view .LVU460
 599:STM32_WPAN/App/app_ble.c ****           if (evt_le_phy_update_complete->Status == 0)
 1876              		.loc 1 599 11 view .LVU461
 600:STM32_WPAN/App/app_ble.c ****           {
 1877              		.loc 1 600 11 view .LVU462
 600:STM32_WPAN/App/app_ble.c ****           {
 1878              		.loc 1 600 41 is_stmt 0 view .LVU463
 1879 00f8 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 600:STM32_WPAN/App/app_ble.c ****           {
 1880              		.loc 1 600 14 view .LVU464
 1881 00fa 002B     		cmp	r3, #0
 1882 00fc 3DD1     		bne	.L98
 602:STM32_WPAN/App/app_ble.c ****           }
 1883              		.loc 1 602 13 is_stmt 1 view .LVU465
 602:STM32_WPAN/App/app_ble.c ****           }
 1884              		.loc 1 602 13 view .LVU466
 1885 00fe 8D48     		ldr	r0, .L126+8
 1886 0100 FFF7FEFF 		bl	DbgTraceGetFileName
 1887              	.LVL175:
 1888 0104 0146     		mov	r1, r0
 1889 0106 40F25A23 		movw	r3, #602
 1890 010a 8B4A     		ldr	r2, .L126+12
 1891 010c 8B48     		ldr	r0, .L126+16
 1892 010e FFF7FEFF 		bl	printf
 1893              	.LVL176:
 602:STM32_WPAN/App/app_ble.c ****           }
 1894              		.loc 1 602 13 view .LVU467
 1895 0112 8F48     		ldr	r0, .L126+36
 1896 0114 FFF7FEFF 		bl	puts
 1897              	.LVL177:
 602:STM32_WPAN/App/app_ble.c ****           }
 1898              		.loc 1 602 13 view .LVU468
 602:STM32_WPAN/App/app_ble.c ****           }
 1899              		.loc 1 602 65 view .LVU469
 1900              	.L99:
 606:STM32_WPAN/App/app_ble.c ****           }
 1901              		.loc 1 606 13 discriminator 1 view .LVU470
 606:STM32_WPAN/App/app_ble.c ****           }
 1902              		.loc 1 606 66 discriminator 1 view .LVU471
 609:STM32_WPAN/App/app_ble.c ****           if (ret == BLE_STATUS_SUCCESS)
 1903              		.loc 1 609 11 discriminator 1 view .LVU472
 609:STM32_WPAN/App/app_ble.c ****           if (ret == BLE_STATUS_SUCCESS)
 1904              		.loc 1 609 17 is_stmt 0 discriminator 1 view .LVU473
 1905 0118 0DF10602 		add	r2, sp, #6
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 107


 1906 011c 0DF10701 		add	r1, sp, #7
 1907 0120 824B     		ldr	r3, .L126
 1908 0122 D88A     		ldrh	r0, [r3, #22]
 1909 0124 FFF7FEFF 		bl	hci_le_read_phy
 1910              	.LVL178:
 610:STM32_WPAN/App/app_ble.c ****           {
 1911              		.loc 1 610 11 is_stmt 1 discriminator 1 view .LVU474
 610:STM32_WPAN/App/app_ble.c ****           {
 1912              		.loc 1 610 14 is_stmt 0 discriminator 1 view .LVU475
 1913 0128 0028     		cmp	r0, #0
 1914 012a 46D1     		bne	.L100
 612:STM32_WPAN/App/app_ble.c **** 
 1915              		.loc 1 612 13 is_stmt 1 view .LVU476
 612:STM32_WPAN/App/app_ble.c **** 
 1916              		.loc 1 612 13 view .LVU477
 1917 012c 8148     		ldr	r0, .L126+8
 1918              	.LVL179:
 612:STM32_WPAN/App/app_ble.c **** 
 1919              		.loc 1 612 13 is_stmt 0 view .LVU478
 1920 012e FFF7FEFF 		bl	DbgTraceGetFileName
 1921              	.LVL180:
 1922 0132 0146     		mov	r1, r0
 1923 0134 4FF41973 		mov	r3, #612
 1924 0138 7F4A     		ldr	r2, .L126+12
 1925 013a 8048     		ldr	r0, .L126+16
 1926 013c FFF7FEFF 		bl	printf
 1927              	.LVL181:
 612:STM32_WPAN/App/app_ble.c **** 
 1928              		.loc 1 612 13 is_stmt 1 view .LVU479
 1929 0140 8448     		ldr	r0, .L126+40
 1930 0142 FFF7FEFF 		bl	puts
 1931              	.LVL182:
 612:STM32_WPAN/App/app_ble.c **** 
 1932              		.loc 1 612 13 view .LVU480
 612:STM32_WPAN/App/app_ble.c **** 
 1933              		.loc 1 612 47 view .LVU481
 614:STM32_WPAN/App/app_ble.c ****             {
 1934              		.loc 1 614 13 view .LVU482
 614:STM32_WPAN/App/app_ble.c ****             {
 1935              		.loc 1 614 25 is_stmt 0 view .LVU483
 1936 0146 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 614:STM32_WPAN/App/app_ble.c ****             {
 1937              		.loc 1 614 16 view .LVU484
 1938 014a 022B     		cmp	r3, #2
 1939 014c 03D1     		bne	.L101
 614:STM32_WPAN/App/app_ble.c ****             {
 1940              		.loc 1 614 46 discriminator 1 view .LVU485
 1941 014e 9DF80630 		ldrb	r3, [sp, #6]	@ zero_extendqisi2
 614:STM32_WPAN/App/app_ble.c ****             {
 1942              		.loc 1 614 35 discriminator 1 view .LVU486
 1943 0152 022B     		cmp	r3, #2
 1944 0154 1FD0     		beq	.L124
 1945              	.L101:
 620:STM32_WPAN/App/app_ble.c ****             }
 1946              		.loc 1 620 15 is_stmt 1 view .LVU487
 620:STM32_WPAN/App/app_ble.c ****             }
 1947              		.loc 1 620 15 view .LVU488
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 108


 1948 0156 7748     		ldr	r0, .L126+8
 1949 0158 FFF7FEFF 		bl	DbgTraceGetFileName
 1950              	.LVL183:
 1951 015c 0146     		mov	r1, r0
 1952 015e 4FF41B73 		mov	r3, #620
 1953 0162 754A     		ldr	r2, .L126+12
 1954 0164 7548     		ldr	r0, .L126+16
 1955 0166 FFF7FEFF 		bl	printf
 1956              	.LVL184:
 620:STM32_WPAN/App/app_ble.c ****             }
 1957              		.loc 1 620 15 view .LVU489
 1958 016a 9DF80620 		ldrb	r2, [sp, #6]	@ zero_extendqisi2
 1959 016e 9DF80710 		ldrb	r1, [sp, #7]	@ zero_extendqisi2
 1960 0172 7948     		ldr	r0, .L126+44
 1961 0174 FFF7FEFF 		bl	printf
 1962              	.LVL185:
 1963 0178 4DE7     		b	.L93
 1964              	.LVL186:
 1965              	.L98:
 606:STM32_WPAN/App/app_ble.c ****           }
 1966              		.loc 1 606 13 view .LVU490
 606:STM32_WPAN/App/app_ble.c ****           }
 1967              		.loc 1 606 13 view .LVU491
 1968 017a 6E48     		ldr	r0, .L126+8
 1969 017c FFF7FEFF 		bl	DbgTraceGetFileName
 1970              	.LVL187:
 1971 0180 0146     		mov	r1, r0
 1972 0182 40F25E23 		movw	r3, #606
 1973 0186 6C4A     		ldr	r2, .L126+12
 1974 0188 6C48     		ldr	r0, .L126+16
 1975 018a FFF7FEFF 		bl	printf
 1976              	.LVL188:
 606:STM32_WPAN/App/app_ble.c ****           }
 1977              		.loc 1 606 13 view .LVU492
 1978 018e 7348     		ldr	r0, .L126+48
 1979 0190 FFF7FEFF 		bl	puts
 1980              	.LVL189:
 1981 0194 C0E7     		b	.L99
 1982              	.LVL190:
 1983              	.L124:
 616:STM32_WPAN/App/app_ble.c ****             }
 1984              		.loc 1 616 15 view .LVU493
 616:STM32_WPAN/App/app_ble.c ****             }
 1985              		.loc 1 616 15 view .LVU494
 1986 0196 6748     		ldr	r0, .L126+8
 1987 0198 FFF7FEFF 		bl	DbgTraceGetFileName
 1988              	.LVL191:
 1989 019c 0146     		mov	r1, r0
 1990 019e 4FF41A73 		mov	r3, #616
 1991 01a2 654A     		ldr	r2, .L126+12
 1992 01a4 6548     		ldr	r0, .L126+16
 1993 01a6 FFF7FEFF 		bl	printf
 1994              	.LVL192:
 616:STM32_WPAN/App/app_ble.c ****             }
 1995              		.loc 1 616 15 view .LVU495
 1996 01aa 9DF80620 		ldrb	r2, [sp, #6]	@ zero_extendqisi2
 1997 01ae 9DF80710 		ldrb	r1, [sp, #7]	@ zero_extendqisi2
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 109


 1998 01b2 6948     		ldr	r0, .L126+44
 1999 01b4 FFF7FEFF 		bl	printf
 2000              	.LVL193:
 616:STM32_WPAN/App/app_ble.c ****             }
 2001              		.loc 1 616 15 view .LVU496
 616:STM32_WPAN/App/app_ble.c ****             }
 2002              		.loc 1 616 74 view .LVU497
 616:STM32_WPAN/App/app_ble.c ****             }
 2003              		.loc 1 616 15 is_stmt 0 view .LVU498
 2004 01b8 2DE7     		b	.L93
 2005              	.LVL194:
 2006              	.L100:
 625:STM32_WPAN/App/app_ble.c ****           }
 2007              		.loc 1 625 13 is_stmt 1 discriminator 1 view .LVU499
 625:STM32_WPAN/App/app_ble.c ****           }
 2008              		.loc 1 625 13 discriminator 1 view .LVU500
 2009 01ba 5E48     		ldr	r0, .L126+8
 2010              	.LVL195:
 625:STM32_WPAN/App/app_ble.c ****           }
 2011              		.loc 1 625 13 is_stmt 0 discriminator 1 view .LVU501
 2012 01bc FFF7FEFF 		bl	DbgTraceGetFileName
 2013              	.LVL196:
 2014 01c0 0146     		mov	r1, r0
 2015 01c2 40F27123 		movw	r3, #625
 2016 01c6 5C4A     		ldr	r2, .L126+12
 2017 01c8 5C48     		ldr	r0, .L126+16
 2018 01ca FFF7FEFF 		bl	printf
 2019              	.LVL197:
 625:STM32_WPAN/App/app_ble.c ****           }
 2020              		.loc 1 625 13 is_stmt 1 discriminator 1 view .LVU502
 2021 01ce 6448     		ldr	r0, .L126+52
 2022 01d0 FFF7FEFF 		bl	puts
 2023              	.LVL198:
 2024 01d4 1FE7     		b	.L93
 2025              	.LVL199:
 2026              	.L123:
 2027              	.LBB20:
 646:STM32_WPAN/App/app_ble.c ****           }
 2028              		.loc 1 646 13 view .LVU503
 646:STM32_WPAN/App/app_ble.c ****           }
 2029              		.loc 1 646 60 is_stmt 0 view .LVU504
 2030 01d6 0622     		movs	r2, #6
 2031 01d8 85F88020 		strb	r2, [r5, #128]
 2032 01dc 66E7     		b	.L103
 2033              	.LVL200:
 2034              	.L92:
 646:STM32_WPAN/App/app_ble.c ****           }
 2035              		.loc 1 646 60 view .LVU505
 2036              	.LBE20:
 680:STM32_WPAN/App/app_ble.c ****       /* USER CODE BEGIN EVT_VENDOR */
 2037              		.loc 1 680 7 is_stmt 1 view .LVU506
 684:STM32_WPAN/App/app_ble.c ****       {
 2038              		.loc 1 684 7 view .LVU507
 684:STM32_WPAN/App/app_ble.c ****       {
 2039              		.loc 1 684 26 is_stmt 0 view .LVU508
 2040 01de B0F80330 		ldrh	r3, [r0, #3]	@ unaligned
 2041 01e2 40F20A42 		movw	r2, #1034
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 110


 2042 01e6 9342     		cmp	r3, r2
 2043 01e8 2DD8     		bhi	.L104
 2044 01ea B3F5806F 		cmp	r3, #1024
 2045 01ee 1DD3     		bcc	.L125
 2046 01f0 A3F58063 		sub	r3, r3, #1024
 2047 01f4 0A2B     		cmp	r3, #10
 2048 01f6 3FF60EAF 		bhi	.L93
 2049 01fa 01A2     		adr	r2, .L108
 2050 01fc 52F823F0 		ldr	pc, [r2, r3, lsl #2]
 2051              		.p2align 2
 2052              	.L108:
 2053 0200 57020000 		.word	.L117+1
 2054 0204 25040000 		.word	.L116+1
 2055 0208 73020000 		.word	.L115+1
 2056 020c AF020000 		.word	.L114+1
 2057 0210 CB020000 		.word	.L113+1
 2058 0214 E7020000 		.word	.L112+1
 2059 0218 17000000 		.word	.L93+1
 2060 021c 7D040000 		.word	.L111+1
 2061 0220 85030000 		.word	.L110+1
 2062 0224 BD030000 		.word	.L109+1
 2063 0228 A1030000 		.word	.L107+1
 2064              		.p2align 1
 2065              	.L125:
 2066 022c 042B     		cmp	r3, #4
 2067 022e 7FF4F2AE 		bne	.L93
 2068              	.LBB21:
 760:STM32_WPAN/App/app_ble.c ****           HW_TS_Start(BleApplicationContext.SwitchOffGPIO_timer_Id, (uint32_t)LED_ON_TIMEOUT);
 2069              		.loc 1 760 11 is_stmt 1 view .LVU509
 2070 0232 0120     		movs	r0, #1
 2071              	.LVL201:
 760:STM32_WPAN/App/app_ble.c ****           HW_TS_Start(BleApplicationContext.SwitchOffGPIO_timer_Id, (uint32_t)LED_ON_TIMEOUT);
 2072              		.loc 1 760 11 is_stmt 0 view .LVU510
 2073 0234 FFF7FEFF 		bl	BSP_LED_On
 2074              	.LVL202:
 761:STM32_WPAN/App/app_ble.c ****         /* USER CODE END RADIO_ACTIVITY_EVENT*/
 2075              		.loc 1 761 11 is_stmt 1 view .LVU511
 2076 0238 0A21     		movs	r1, #10
 2077 023a 3C4B     		ldr	r3, .L126
 2078 023c 93F88200 		ldrb	r0, [r3, #130]	@ zero_extendqisi2
 2079 0240 FFF7FEFF 		bl	HW_TS_Start
 2080              	.LVL203:
 763:STM32_WPAN/App/app_ble.c **** #endif
 2081              		.loc 1 763 11 view .LVU512
 2082 0244 E7E6     		b	.L93
 2083              	.LVL204:
 2084              	.L104:
 763:STM32_WPAN/App/app_ble.c **** #endif
 2085              		.loc 1 763 11 is_stmt 0 view .LVU513
 2086              	.LBE21:
 2087 0246 B3F5006F 		cmp	r3, #2048
 2088 024a 7FF4E4AE 		bne	.L93
 2089              	.LBB22:
 745:STM32_WPAN/App/app_ble.c **** #endif
 2090              		.loc 1 745 11 is_stmt 1 view .LVU514
 745:STM32_WPAN/App/app_ble.c **** #endif
 2091              		.loc 1 745 17 is_stmt 0 view .LVU515
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 111


 2092 024e 454B     		ldr	r3, .L126+56
 2093 0250 0122     		movs	r2, #1
 2094 0252 1A70     		strb	r2, [r3]
 750:STM32_WPAN/App/app_ble.c ****         case ACI_GAP_PROC_COMPLETE_VSEVT_CODE:
 2095              		.loc 1 750 7 is_stmt 1 view .LVU516
 2096 0254 DFE6     		b	.L93
 2097              	.L117:
 687:STM32_WPAN/App/app_ble.c **** 
 2098              		.loc 1 687 9 view .LVU517
 690:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 2099              		.loc 1 690 9 view .LVU518
 690:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 2100              		.loc 1 690 9 view .LVU519
 2101 0256 3748     		ldr	r0, .L126+8
 2102              	.LVL205:
 690:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 2103              		.loc 1 690 9 is_stmt 0 view .LVU520
 2104 0258 FFF7FEFF 		bl	DbgTraceGetFileName
 2105              	.LVL206:
 2106 025c 0146     		mov	r1, r0
 2107 025e 40F2B223 		movw	r3, #690
 2108 0262 354A     		ldr	r2, .L126+12
 2109 0264 3548     		ldr	r0, .L126+16
 2110 0266 FFF7FEFF 		bl	printf
 2111              	.LVL207:
 690:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 2112              		.loc 1 690 9 is_stmt 1 view .LVU521
 2113 026a 3F48     		ldr	r0, .L126+60
 2114 026c FFF7FEFF 		bl	puts
 2115              	.LVL208:
 690:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 2116              		.loc 1 690 9 view .LVU522
 690:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 2117              		.loc 1 690 75 view .LVU523
 691:STM32_WPAN/App/app_ble.c ****       case ACI_GAP_PASS_KEY_REQ_VSEVT_CODE:  
 2118              		.loc 1 691 11 view .LVU524
 2119 0270 D1E6     		b	.L93
 2120              	.LVL209:
 2121              	.L115:
 693:STM32_WPAN/App/app_ble.c **** /*
 2122              		.loc 1 693 9 view .LVU525
 693:STM32_WPAN/App/app_ble.c **** /*
 2123              		.loc 1 693 9 view .LVU526
 2124 0272 304E     		ldr	r6, .L126+8
 2125 0274 3046     		mov	r0, r6
 2126              	.LVL210:
 693:STM32_WPAN/App/app_ble.c **** /*
 2127              		.loc 1 693 9 is_stmt 0 view .LVU527
 2128 0276 FFF7FEFF 		bl	DbgTraceGetFileName
 2129              	.LVL211:
 2130 027a 0146     		mov	r1, r0
 2131 027c 2E4D     		ldr	r5, .L126+12
 2132 027e 2F4C     		ldr	r4, .L126+16
 2133              	.LVL212:
 693:STM32_WPAN/App/app_ble.c **** /*
 2134              		.loc 1 693 9 view .LVU528
 2135 0280 40F2B523 		movw	r3, #693
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 112


 2136 0284 2A46     		mov	r2, r5
 2137 0286 2046     		mov	r0, r4
 2138 0288 FFF7FEFF 		bl	printf
 2139              	.LVL213:
 693:STM32_WPAN/App/app_ble.c **** /*
 2140              		.loc 1 693 9 is_stmt 1 view .LVU529
 2141 028c 3748     		ldr	r0, .L126+64
 2142 028e FFF7FEFF 		bl	puts
 2143              	.LVL214:
 693:STM32_WPAN/App/app_ble.c **** /*
 2144              		.loc 1 693 9 view .LVU530
 693:STM32_WPAN/App/app_ble.c **** /*
 2145              		.loc 1 693 67 view .LVU531
 697:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 2146              		.loc 1 697 9 view .LVU532
 697:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 2147              		.loc 1 697 9 view .LVU533
 2148 0292 3046     		mov	r0, r6
 2149 0294 FFF7FEFF 		bl	DbgTraceGetFileName
 2150              	.LVL215:
 2151 0298 0146     		mov	r1, r0
 2152 029a 40F2B923 		movw	r3, #697
 2153 029e 2A46     		mov	r2, r5
 2154 02a0 2046     		mov	r0, r4
 2155 02a2 FFF7FEFF 		bl	printf
 2156              	.LVL216:
 697:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 2157              		.loc 1 697 9 view .LVU534
 2158 02a6 3248     		ldr	r0, .L126+68
 2159 02a8 FFF7FEFF 		bl	puts
 2160              	.LVL217:
 697:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 2161              		.loc 1 697 9 view .LVU535
 697:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 2162              		.loc 1 697 57 view .LVU536
 698:STM32_WPAN/App/app_ble.c ****       case ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE:    
 2163              		.loc 1 698 11 view .LVU537
 2164 02ac B3E6     		b	.L93
 2165              	.LVL218:
 2166              	.L114:
 700:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE */
 2167              		.loc 1 700 9 view .LVU538
 700:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE */
 2168              		.loc 1 700 9 view .LVU539
 2169 02ae 2148     		ldr	r0, .L126+8
 2170              	.LVL219:
 700:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE */
 2171              		.loc 1 700 9 is_stmt 0 view .LVU540
 2172 02b0 FFF7FEFF 		bl	DbgTraceGetFileName
 2173              	.LVL220:
 2174 02b4 0146     		mov	r1, r0
 2175 02b6 4FF42F73 		mov	r3, #700
 2176 02ba 1F4A     		ldr	r2, .L126+12
 2177 02bc 1F48     		ldr	r0, .L126+16
 2178 02be FFF7FEFF 		bl	printf
 2179              	.LVL221:
 700:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE */
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 113


 2180              		.loc 1 700 9 is_stmt 1 view .LVU541
 2181 02c2 2C48     		ldr	r0, .L126+72
 2182 02c4 FFF7FEFF 		bl	puts
 2183              	.LVL222:
 700:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE */
 2184              		.loc 1 700 9 view .LVU542
 700:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE */
 2185              		.loc 1 700 72 view .LVU543
 701:STM32_WPAN/App/app_ble.c ****       case ACI_GAP_SLAVE_SECURITY_INITIATED_VSEVT_CODE:   
 2186              		.loc 1 701 11 view .LVU544
 2187 02c8 A5E6     		b	.L93
 2188              	.LVL223:
 2189              	.L113:
 703:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_SLAVE_SECURITY_INITIATED_VSEVT_CODE */
 2190              		.loc 1 703 9 view .LVU545
 703:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_SLAVE_SECURITY_INITIATED_VSEVT_CODE */
 2191              		.loc 1 703 9 view .LVU546
 2192 02ca 1A48     		ldr	r0, .L126+8
 2193              	.LVL224:
 703:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_SLAVE_SECURITY_INITIATED_VSEVT_CODE */
 2194              		.loc 1 703 9 is_stmt 0 view .LVU547
 2195 02cc FFF7FEFF 		bl	DbgTraceGetFileName
 2196              	.LVL225:
 2197 02d0 0146     		mov	r1, r0
 2198 02d2 40F2BF23 		movw	r3, #703
 2199 02d6 184A     		ldr	r2, .L126+12
 2200 02d8 1848     		ldr	r0, .L126+16
 2201 02da FFF7FEFF 		bl	printf
 2202              	.LVL226:
 703:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_SLAVE_SECURITY_INITIATED_VSEVT_CODE */
 2203              		.loc 1 703 9 is_stmt 1 view .LVU548
 2204 02de 2648     		ldr	r0, .L126+76
 2205 02e0 FFF7FEFF 		bl	puts
 2206              	.LVL227:
 703:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_SLAVE_SECURITY_INITIATED_VSEVT_CODE */
 2207              		.loc 1 703 9 view .LVU549
 703:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_SLAVE_SECURITY_INITIATED_VSEVT_CODE */
 2208              		.loc 1 703 79 view .LVU550
 704:STM32_WPAN/App/app_ble.c ****       case ACI_GAP_BOND_LOST_VSEVT_CODE:    
 2209              		.loc 1 704 11 view .LVU551
 2210 02e4 97E6     		b	.L93
 2211              	.LVL228:
 2212              	.L112:
 706:STM32_WPAN/App/app_ble.c ****           aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 2213              		.loc 1 706 9 view .LVU552
 706:STM32_WPAN/App/app_ble.c ****           aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 2214              		.loc 1 706 9 view .LVU553
 2215 02e6 134E     		ldr	r6, .L126+8
 2216 02e8 3046     		mov	r0, r6
 2217              	.LVL229:
 706:STM32_WPAN/App/app_ble.c ****           aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 2218              		.loc 1 706 9 is_stmt 0 view .LVU554
 2219 02ea FFF7FEFF 		bl	DbgTraceGetFileName
 2220              	.LVL230:
 2221 02ee 0146     		mov	r1, r0
 2222 02f0 114D     		ldr	r5, .L126+12
 2223 02f2 124C     		ldr	r4, .L126+16
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 114


 2224              	.LVL231:
 706:STM32_WPAN/App/app_ble.c ****           aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 2225              		.loc 1 706 9 view .LVU555
 2226 02f4 40F2C223 		movw	r3, #706
 2227 02f8 2A46     		mov	r2, r5
 2228 02fa 2046     		mov	r0, r4
 2229 02fc FFF7FEFF 		bl	printf
 2230              	.LVL232:
 706:STM32_WPAN/App/app_ble.c ****           aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 2231              		.loc 1 706 9 is_stmt 1 view .LVU556
 2232 0300 1E48     		ldr	r0, .L126+80
 2233 0302 FFF7FEFF 		bl	puts
 2234              	.LVL233:
 706:STM32_WPAN/App/app_ble.c ****           aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 2235              		.loc 1 706 9 view .LVU557
 706:STM32_WPAN/App/app_ble.c ****           aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 2236              		.loc 1 706 64 view .LVU558
 707:STM32_WPAN/App/app_ble.c ****         APP_DBG_MSG("\r\n\r** Send allow rebond \n");
 2237              		.loc 1 707 11 view .LVU559
 2238 0306 094B     		ldr	r3, .L126
 2239 0308 D88A     		ldrh	r0, [r3, #22]
 2240 030a FFF7FEFF 		bl	aci_gap_allow_rebond
 2241              	.LVL234:
 708:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 2242              		.loc 1 708 9 view .LVU560
 708:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 2243              		.loc 1 708 9 view .LVU561
 2244 030e 3046     		mov	r0, r6
 2245 0310 FFF7FEFF 		bl	DbgTraceGetFileName
 2246              	.LVL235:
 2247 0314 0146     		mov	r1, r0
 2248 0316 4FF43173 		mov	r3, #708
 2249 031a 2A46     		mov	r2, r5
 2250 031c 2046     		mov	r0, r4
 2251 031e FFF7FEFF 		bl	printf
 2252              	.LVL236:
 708:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 2253              		.loc 1 708 9 view .LVU562
 2254 0322 1748     		ldr	r0, .L126+84
 2255 0324 FFF7FEFF 		bl	puts
 2256              	.LVL237:
 708:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 2257              		.loc 1 708 9 view .LVU563
 708:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 2258              		.loc 1 708 53 view .LVU564
 709:STM32_WPAN/App/app_ble.c **** 
 2259              		.loc 1 709 11 view .LVU565
 2260 0328 75E6     		b	.L93
 2261              	.L127:
 2262 032a 00BF     		.align	2
 2263              	.L126:
 2264 032c 00000000 		.word	.LANCHOR1
 2265 0330 00000000 		.word	handleNotification
 2266 0334 00000000 		.word	.LC1
 2267 0338 00000000 		.word	.LANCHOR14
 2268 033c 1C000000 		.word	.LC2
 2269 0340 00000000 		.word	.LC18
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 115


 2270 0344 04010000 		.word	.LC26
 2271 0348 28000000 		.word	.LC19
 2272 034c 54000000 		.word	.LC20
 2273 0350 70000000 		.word	.LC21
 2274 0354 BC000000 		.word	.LC23
 2275 0358 D0000000 		.word	.LC24
 2276 035c 94000000 		.word	.LC22
 2277 0360 EC000000 		.word	.LC25
 2278 0364 00000000 		.word	mutex
 2279 0368 48010000 		.word	.LC27
 2280 036c 78010000 		.word	.LC28
 2281 0370 A0010000 		.word	.LC29
 2282 0374 C0010000 		.word	.LC30
 2283 0378 EC010000 		.word	.LC31
 2284 037c 20020000 		.word	.LC32
 2285 0380 44020000 		.word	.LC33
 2286              	.LVL238:
 2287              	.L110:
 712:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE */
 2288              		.loc 1 712 10 view .LVU566
 712:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE */
 2289              		.loc 1 712 10 view .LVU567
 2290 0384 4448     		ldr	r0, .L128
 2291              	.LVL239:
 712:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE */
 2292              		.loc 1 712 10 is_stmt 0 view .LVU568
 2293 0386 FFF7FEFF 		bl	DbgTraceGetFileName
 2294              	.LVL240:
 2295 038a 0146     		mov	r1, r0
 2296 038c 4FF43273 		mov	r3, #712
 2297 0390 424A     		ldr	r2, .L128+4
 2298 0392 4348     		ldr	r0, .L128+8
 2299 0394 FFF7FEFF 		bl	printf
 2300              	.LVL241:
 712:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE */
 2301              		.loc 1 712 10 is_stmt 1 view .LVU569
 2302 0398 4248     		ldr	r0, .L128+12
 2303 039a FFF7FEFF 		bl	puts
 2304              	.LVL242:
 712:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE */
 2305              		.loc 1 712 10 view .LVU570
 712:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE */
 2306              		.loc 1 712 73 view .LVU571
 713:STM32_WPAN/App/app_ble.c ****       case (ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE):
 2307              		.loc 1 713 11 view .LVU572
 2308 039e 3AE6     		b	.L93
 2309              	.LVL243:
 2310              	.L107:
 715:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE */    
 2311              		.loc 1 715 10 view .LVU573
 715:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE */    
 2312              		.loc 1 715 10 view .LVU574
 2313 03a0 3D48     		ldr	r0, .L128
 2314              	.LVL244:
 715:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE */    
 2315              		.loc 1 715 10 is_stmt 0 view .LVU575
 2316 03a2 FFF7FEFF 		bl	DbgTraceGetFileName
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 116


 2317              	.LVL245:
 2318 03a6 0146     		mov	r1, r0
 2319 03a8 40F2CB23 		movw	r3, #715
 2320 03ac 3B4A     		ldr	r2, .L128+4
 2321 03ae 3C48     		ldr	r0, .L128+8
 2322 03b0 FFF7FEFF 		bl	printf
 2323              	.LVL246:
 715:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE */    
 2324              		.loc 1 715 10 is_stmt 1 view .LVU576
 2325 03b4 3C48     		ldr	r0, .L128+16
 2326 03b6 FFF7FEFF 		bl	puts
 2327              	.LVL247:
 715:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE */    
 2328              		.loc 1 715 10 view .LVU577
 715:STM32_WPAN/App/app_ble.c ****           break; /* ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE */    
 2329              		.loc 1 715 76 view .LVU578
 716:STM32_WPAN/App/app_ble.c ****        case (ACI_GAP_NUMERIC_COMPARISON_VALUE_VSEVT_CODE):
 2330              		.loc 1 716 11 view .LVU579
 2331 03ba 2CE6     		b	.L93
 2332              	.LVL248:
 2333              	.L109:
 718:STM32_WPAN/App/app_ble.c ****                       ((aci_gap_numeric_comparison_value_event_rp0 *)(blecore_evt->data))->Numeric_
 2334              		.loc 1 718 11 view .LVU580
 718:STM32_WPAN/App/app_ble.c ****                       ((aci_gap_numeric_comparison_value_event_rp0 *)(blecore_evt->data))->Numeric_
 2335              		.loc 1 718 11 view .LVU581
 2336 03bc 364F     		ldr	r7, .L128
 2337 03be 3846     		mov	r0, r7
 2338              	.LVL249:
 718:STM32_WPAN/App/app_ble.c ****                       ((aci_gap_numeric_comparison_value_event_rp0 *)(blecore_evt->data))->Numeric_
 2339              		.loc 1 718 11 is_stmt 0 view .LVU582
 2340 03c0 FFF7FEFF 		bl	DbgTraceGetFileName
 2341              	.LVL250:
 2342 03c4 0146     		mov	r1, r0
 2343 03c6 354E     		ldr	r6, .L128+4
 2344 03c8 354D     		ldr	r5, .L128+8
 2345 03ca 40F2CE23 		movw	r3, #718
 2346 03ce 3246     		mov	r2, r6
 2347 03d0 2846     		mov	r0, r5
 2348 03d2 FFF7FEFF 		bl	printf
 2349              	.LVL251:
 718:STM32_WPAN/App/app_ble.c ****                       ((aci_gap_numeric_comparison_value_event_rp0 *)(blecore_evt->data))->Numeric_
 2350              		.loc 1 718 11 is_stmt 1 view .LVU583
 2351 03d6 D4F80710 		ldr	r1, [r4, #7]	@ unaligned
 2352 03da 3448     		ldr	r0, .L128+20
 2353 03dc FFF7FEFF 		bl	printf
 2354              	.LVL252:
 718:STM32_WPAN/App/app_ble.c ****                       ((aci_gap_numeric_comparison_value_event_rp0 *)(blecore_evt->data))->Numeric_
 2355              		.loc 1 718 11 view .LVU584
 719:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG("Hex_value = %lx\n",
 2356              		.loc 1 719 106 view .LVU585
 720:STM32_WPAN/App/app_ble.c ****                       ((aci_gap_numeric_comparison_value_event_rp0 *)(blecore_evt->data))->Numeric_
 2357              		.loc 1 720 11 view .LVU586
 720:STM32_WPAN/App/app_ble.c ****                       ((aci_gap_numeric_comparison_value_event_rp0 *)(blecore_evt->data))->Numeric_
 2358              		.loc 1 720 11 view .LVU587
 2359 03e0 3846     		mov	r0, r7
 2360 03e2 FFF7FEFF 		bl	DbgTraceGetFileName
 2361              	.LVL253:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 117


 2362 03e6 0146     		mov	r1, r0
 2363 03e8 4FF43473 		mov	r3, #720
 2364 03ec 3246     		mov	r2, r6
 2365 03ee 2846     		mov	r0, r5
 2366 03f0 FFF7FEFF 		bl	printf
 2367              	.LVL254:
 720:STM32_WPAN/App/app_ble.c ****                       ((aci_gap_numeric_comparison_value_event_rp0 *)(blecore_evt->data))->Numeric_
 2368              		.loc 1 720 11 view .LVU588
 2369 03f4 D4F80710 		ldr	r1, [r4, #7]	@ unaligned
 2370 03f8 2D48     		ldr	r0, .L128+24
 2371 03fa FFF7FEFF 		bl	printf
 2372              	.LVL255:
 720:STM32_WPAN/App/app_ble.c ****                       ((aci_gap_numeric_comparison_value_event_rp0 *)(blecore_evt->data))->Numeric_
 2373              		.loc 1 720 11 view .LVU589
 721:STM32_WPAN/App/app_ble.c ****           aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContex
 2374              		.loc 1 721 106 view .LVU590
 722:STM32_WPAN/App/app_ble.c ****           APP_DBG_MSG("\r\n\r** aci_gap_numeric_comparison_value_confirm_yesno-->YES \n");
 2375              		.loc 1 722 11 view .LVU591
 2376 03fe 0121     		movs	r1, #1
 2377 0400 2C4B     		ldr	r3, .L128+28
 2378 0402 D88A     		ldrh	r0, [r3, #22]
 2379 0404 FFF7FEFF 		bl	aci_gap_numeric_comparison_value_confirm_yesno
 2380              	.LVL256:
 723:STM32_WPAN/App/app_ble.c ****       break;
 2381              		.loc 1 723 11 view .LVU592
 723:STM32_WPAN/App/app_ble.c ****       break;
 2382              		.loc 1 723 11 view .LVU593
 2383 0408 3846     		mov	r0, r7
 2384 040a FFF7FEFF 		bl	DbgTraceGetFileName
 2385              	.LVL257:
 2386 040e 0146     		mov	r1, r0
 2387 0410 40F2D323 		movw	r3, #723
 2388 0414 3246     		mov	r2, r6
 2389 0416 2846     		mov	r0, r5
 2390 0418 FFF7FEFF 		bl	printf
 2391              	.LVL258:
 723:STM32_WPAN/App/app_ble.c ****       break;
 2392              		.loc 1 723 11 view .LVU594
 2393 041c 2648     		ldr	r0, .L128+32
 2394 041e FFF7FEFF 		bl	puts
 2395              	.LVL259:
 723:STM32_WPAN/App/app_ble.c ****       break;
 2396              		.loc 1 723 11 view .LVU595
 723:STM32_WPAN/App/app_ble.c ****       break;
 2397              		.loc 1 723 90 view .LVU596
 724:STM32_WPAN/App/app_ble.c ****           case (ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE):
 2398              		.loc 1 724 7 view .LVU597
 2399 0422 F8E5     		b	.L93
 2400              	.LVL260:
 2401              	.L116:
 727:STM32_WPAN/App/app_ble.c ****             APP_DBG_MSG("BLE_CTRL_App_Notification: ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE, pairing_co
 2402              		.loc 1 727 13 view .LVU598
 728:STM32_WPAN/App/app_ble.c ****             if (pairing_complete->Status == 0)
 2403              		.loc 1 728 13 view .LVU599
 728:STM32_WPAN/App/app_ble.c ****             if (pairing_complete->Status == 0)
 2404              		.loc 1 728 13 view .LVU600
 2405 0424 1C48     		ldr	r0, .L128
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 118


 2406              	.LVL261:
 728:STM32_WPAN/App/app_ble.c ****             if (pairing_complete->Status == 0)
 2407              		.loc 1 728 13 is_stmt 0 view .LVU601
 2408 0426 FFF7FEFF 		bl	DbgTraceGetFileName
 2409              	.LVL262:
 2410 042a 0146     		mov	r1, r0
 2411 042c 4FF43673 		mov	r3, #728
 2412 0430 1A4A     		ldr	r2, .L128+4
 2413 0432 1B48     		ldr	r0, .L128+8
 2414 0434 FFF7FEFF 		bl	printf
 2415              	.LVL263:
 728:STM32_WPAN/App/app_ble.c ****             if (pairing_complete->Status == 0)
 2416              		.loc 1 728 13 is_stmt 1 view .LVU602
 2417 0438 E179     		ldrb	r1, [r4, #7]	@ zero_extendqisi2
 2418 043a 2048     		ldr	r0, .L128+36
 2419 043c FFF7FEFF 		bl	printf
 2420              	.LVL264:
 728:STM32_WPAN/App/app_ble.c ****             if (pairing_complete->Status == 0)
 2421              		.loc 1 728 13 view .LVU603
 728:STM32_WPAN/App/app_ble.c ****             if (pairing_complete->Status == 0)
 2422              		.loc 1 728 148 view .LVU604
 729:STM32_WPAN/App/app_ble.c ****             {
 2423              		.loc 1 729 13 view .LVU605
 729:STM32_WPAN/App/app_ble.c ****             {
 2424              		.loc 1 729 33 is_stmt 0 view .LVU606
 2425 0440 E379     		ldrb	r3, [r4, #7]	@ zero_extendqisi2
 729:STM32_WPAN/App/app_ble.c ****             {
 2426              		.loc 1 729 16 view .LVU607
 2427 0442 6BB9     		cbnz	r3, .L119
 731:STM32_WPAN/App/app_ble.c ****             }
 2428              		.loc 1 731 15 is_stmt 1 view .LVU608
 731:STM32_WPAN/App/app_ble.c ****             }
 2429              		.loc 1 731 15 view .LVU609
 2430 0444 1448     		ldr	r0, .L128
 2431 0446 FFF7FEFF 		bl	DbgTraceGetFileName
 2432              	.LVL265:
 2433 044a 0146     		mov	r1, r0
 2434 044c 40F2DB23 		movw	r3, #731
 2435 0450 124A     		ldr	r2, .L128+4
 2436 0452 1348     		ldr	r0, .L128+8
 2437 0454 FFF7FEFF 		bl	printf
 2438              	.LVL266:
 731:STM32_WPAN/App/app_ble.c ****             }
 2439              		.loc 1 731 15 view .LVU610
 2440 0458 1948     		ldr	r0, .L128+40
 2441 045a FFF7FEFF 		bl	puts
 2442              	.LVL267:
 731:STM32_WPAN/App/app_ble.c ****             }
 2443              		.loc 1 731 15 view .LVU611
 731:STM32_WPAN/App/app_ble.c ****             }
 2444              		.loc 1 731 52 view .LVU612
 2445 045e DAE5     		b	.L93
 2446              	.L119:
 735:STM32_WPAN/App/app_ble.c ****             }
 2447              		.loc 1 735 15 view .LVU613
 735:STM32_WPAN/App/app_ble.c ****             }
 2448              		.loc 1 735 15 view .LVU614
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 119


 2449 0460 0D48     		ldr	r0, .L128
 2450 0462 FFF7FEFF 		bl	DbgTraceGetFileName
 2451              	.LVL268:
 2452 0466 0146     		mov	r1, r0
 2453 0468 40F2DF23 		movw	r3, #735
 2454 046c 0B4A     		ldr	r2, .L128+4
 2455 046e 0C48     		ldr	r0, .L128+8
 2456 0470 FFF7FEFF 		bl	printf
 2457              	.LVL269:
 735:STM32_WPAN/App/app_ble.c ****             }
 2458              		.loc 1 735 15 view .LVU615
 2459 0474 1348     		ldr	r0, .L128+44
 2460 0476 FFF7FEFF 		bl	puts
 2461              	.LVL270:
 2462 047a CCE5     		b	.L93
 2463              	.LVL271:
 2464              	.L111:
 752:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 2465              		.loc 1 752 9 view .LVU616
 752:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 2466              		.loc 1 752 9 view .LVU617
 2467 047c 0648     		ldr	r0, .L128
 2468              	.LVL272:
 752:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 2469              		.loc 1 752 9 is_stmt 0 view .LVU618
 2470 047e FFF7FEFF 		bl	DbgTraceGetFileName
 2471              	.LVL273:
 2472 0482 0146     		mov	r1, r0
 2473 0484 4FF43C73 		mov	r3, #752
 2474 0488 044A     		ldr	r2, .L128+4
 2475 048a 0548     		ldr	r0, .L128+8
 2476 048c FFF7FEFF 		bl	printf
 2477              	.LVL274:
 752:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 2478              		.loc 1 752 9 is_stmt 1 view .LVU619
 2479 0490 0D48     		ldr	r0, .L128+48
 2480 0492 FFF7FEFF 		bl	puts
 2481              	.LVL275:
 752:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 2482              		.loc 1 752 9 view .LVU620
 752:STM32_WPAN/App/app_ble.c ****         /* USER CODE BEGIN EVT_BLUE_GAP_PROCEDURE_COMPLETE */
 2483              		.loc 1 752 68 view .LVU621
 756:STM32_WPAN/App/app_ble.c **** #if(RADIO_ACTIVITY_EVENT != 0)
 2484              		.loc 1 756 11 view .LVU622
 2485 0496 BEE5     		b	.L93
 2486              	.L129:
 2487              		.align	2
 2488              	.L128:
 2489 0498 00000000 		.word	.LC1
 2490 049c 00000000 		.word	.LANCHOR14
 2491 04a0 1C000000 		.word	.LC2
 2492 04a4 60020000 		.word	.LC34
 2493 04a8 8C020000 		.word	.LC35
 2494 04ac BC020000 		.word	.LC36
 2495 04b0 D4020000 		.word	.LC37
 2496 04b4 00000000 		.word	.LANCHOR1
 2497 04b8 E8020000 		.word	.LC38
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 120


 2498 04bc 24030000 		.word	.LC39
 2499 04c0 84030000 		.word	.LC40
 2500 04c4 98030000 		.word	.LC41
 2501 04c8 AC030000 		.word	.LC42
 2502              	.LBE22:
 2503              		.cfi_endproc
 2504              	.LFE1263:
 2506              		.section	.text.APP_BLE_Get_Server_Connection_Status,"ax",%progbits
 2507              		.align	1
 2508              		.global	APP_BLE_Get_Server_Connection_Status
 2509              		.syntax unified
 2510              		.thumb
 2511              		.thumb_func
 2512              		.fpu fpv4-sp-d16
 2514              	APP_BLE_Get_Server_Connection_Status:
 2515              	.LFB1264:
 787:STM32_WPAN/App/app_ble.c ****     return BleApplicationContext.Device_Connection_Status;
 2516              		.loc 1 787 1 view -0
 2517              		.cfi_startproc
 2518              		@ args = 0, pretend = 0, frame = 0
 2519              		@ frame_needed = 0, uses_anonymous_args = 0
 2520              		@ link register save eliminated.
 788:STM32_WPAN/App/app_ble.c **** }
 2521              		.loc 1 788 5 view .LVU624
 789:STM32_WPAN/App/app_ble.c **** 
 2522              		.loc 1 789 1 is_stmt 0 view .LVU625
 2523 0000 014B     		ldr	r3, .L131
 2524 0002 93F88000 		ldrb	r0, [r3, #128]	@ zero_extendqisi2
 2525 0006 7047     		bx	lr
 2526              	.L132:
 2527              		.align	2
 2528              	.L131:
 2529 0008 00000000 		.word	.LANCHOR1
 2530              		.cfi_endproc
 2531              	.LFE1264:
 2533              		.section	.text.APP_BLE_Key_Button1_Action,"ax",%progbits
 2534              		.align	1
 2535              		.global	APP_BLE_Key_Button1_Action
 2536              		.syntax unified
 2537              		.thumb
 2538              		.thumb_func
 2539              		.fpu fpv4-sp-d16
 2541              	APP_BLE_Key_Button1_Action:
 2542              	.LFB1265:
 793:STM32_WPAN/App/app_ble.c ****   P2PS_APP_SW1_Button_Action();
 2543              		.loc 1 793 1 is_stmt 1 view -0
 2544              		.cfi_startproc
 2545              		@ args = 0, pretend = 0, frame = 0
 2546              		@ frame_needed = 0, uses_anonymous_args = 0
 2547 0000 08B5     		push	{r3, lr}
 2548              	.LCFI31:
 2549              		.cfi_def_cfa_offset 8
 2550              		.cfi_offset 3, -8
 2551              		.cfi_offset 14, -4
 794:STM32_WPAN/App/app_ble.c **** }
 2552              		.loc 1 794 3 view .LVU627
 2553 0002 FFF7FEFF 		bl	P2PS_APP_SW1_Button_Action
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 121


 2554              	.LVL276:
 795:STM32_WPAN/App/app_ble.c **** 
 2555              		.loc 1 795 1 is_stmt 0 view .LVU628
 2556 0006 08BD     		pop	{r3, pc}
 2557              		.cfi_endproc
 2558              	.LFE1265:
 2560              		.section	.text.APP_BLE_Key_Button2_Action,"ax",%progbits
 2561              		.align	1
 2562              		.global	APP_BLE_Key_Button2_Action
 2563              		.syntax unified
 2564              		.thumb
 2565              		.thumb_func
 2566              		.fpu fpv4-sp-d16
 2568              	APP_BLE_Key_Button2_Action:
 2569              	.LFB1266:
 798:STM32_WPAN/App/app_ble.c **** #if (L2CAP_REQUEST_NEW_CONN_PARAM != 0 )    
 2570              		.loc 1 798 1 is_stmt 1 view -0
 2571              		.cfi_startproc
 2572              		@ args = 0, pretend = 0, frame = 0
 2573              		@ frame_needed = 0, uses_anonymous_args = 0
 2574 0000 08B5     		push	{r3, lr}
 2575              	.LCFI32:
 2576              		.cfi_def_cfa_offset 8
 2577              		.cfi_offset 3, -8
 2578              		.cfi_offset 14, -4
 800:STM32_WPAN/App/app_ble.c **** #endif
 2579              		.loc 1 800 3 view .LVU630
 2580 0002 0021     		movs	r1, #0
 2581 0004 0220     		movs	r0, #2
 2582 0006 FFF7FEFF 		bl	UTIL_SEQ_SetTask
 2583              	.LVL277:
 803:STM32_WPAN/App/app_ble.c **** }
 2584              		.loc 1 803 3 view .LVU631
 804:STM32_WPAN/App/app_ble.c **** 
 2585              		.loc 1 804 1 is_stmt 0 view .LVU632
 2586 000a 08BD     		pop	{r3, pc}
 2587              		.cfi_endproc
 2588              	.LFE1266:
 2590              		.section	.text.APP_BLE_Key_Button3_Action,"ax",%progbits
 2591              		.align	1
 2592              		.global	APP_BLE_Key_Button3_Action
 2593              		.syntax unified
 2594              		.thumb
 2595              		.thumb_func
 2596              		.fpu fpv4-sp-d16
 2598              	APP_BLE_Key_Button3_Action:
 2599              	.LFB1267:
 807:STM32_WPAN/App/app_ble.c **** }
 2600              		.loc 1 807 1 is_stmt 1 view -0
 2601              		.cfi_startproc
 2602              		@ args = 0, pretend = 0, frame = 0
 2603              		@ frame_needed = 0, uses_anonymous_args = 0
 2604              		@ link register save eliminated.
 808:STM32_WPAN/App/app_ble.c **** 
 2605              		.loc 1 808 1 view .LVU634
 2606 0000 7047     		bx	lr
 2607              		.cfi_endproc
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 122


 2608              	.LFE1267:
 2610              		.section	.text.hci_notify_asynch_evt,"ax",%progbits
 2611              		.align	1
 2612              		.global	hci_notify_asynch_evt
 2613              		.syntax unified
 2614              		.thumb
 2615              		.thumb_func
 2616              		.fpu fpv4-sp-d16
 2618              	hci_notify_asynch_evt:
 2619              	.LVL278:
 2620              	.LFB1277:
1263:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 2621              		.loc 1 1263 1 view -0
 2622              		.cfi_startproc
 2623              		@ args = 0, pretend = 0, frame = 0
 2624              		@ frame_needed = 0, uses_anonymous_args = 0
1263:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 2625              		.loc 1 1263 1 is_stmt 0 view .LVU636
 2626 0000 08B5     		push	{r3, lr}
 2627              	.LCFI33:
 2628              		.cfi_def_cfa_offset 8
 2629              		.cfi_offset 3, -8
 2630              		.cfi_offset 14, -4
1264:STM32_WPAN/App/app_ble.c ****   return;
 2631              		.loc 1 1264 3 is_stmt 1 view .LVU637
 2632 0002 0021     		movs	r1, #0
 2633 0004 0420     		movs	r0, #4
 2634              	.LVL279:
1264:STM32_WPAN/App/app_ble.c ****   return;
 2635              		.loc 1 1264 3 is_stmt 0 view .LVU638
 2636 0006 FFF7FEFF 		bl	UTIL_SEQ_SetTask
 2637              	.LVL280:
1265:STM32_WPAN/App/app_ble.c **** }
 2638              		.loc 1 1265 3 is_stmt 1 view .LVU639
1266:STM32_WPAN/App/app_ble.c **** 
 2639              		.loc 1 1266 1 is_stmt 0 view .LVU640
 2640 000a 08BD     		pop	{r3, pc}
 2641              		.cfi_endproc
 2642              	.LFE1277:
 2644              		.section	.text.hci_cmd_resp_release,"ax",%progbits
 2645              		.align	1
 2646              		.global	hci_cmd_resp_release
 2647              		.syntax unified
 2648              		.thumb
 2649              		.thumb_func
 2650              		.fpu fpv4-sp-d16
 2652              	hci_cmd_resp_release:
 2653              	.LVL281:
 2654              	.LFB1278:
1269:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 2655              		.loc 1 1269 1 is_stmt 1 view -0
 2656              		.cfi_startproc
 2657              		@ args = 0, pretend = 0, frame = 0
 2658              		@ frame_needed = 0, uses_anonymous_args = 0
1269:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 2659              		.loc 1 1269 1 is_stmt 0 view .LVU642
 2660 0000 08B5     		push	{r3, lr}
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 123


 2661              	.LCFI34:
 2662              		.cfi_def_cfa_offset 8
 2663              		.cfi_offset 3, -8
 2664              		.cfi_offset 14, -4
1270:STM32_WPAN/App/app_ble.c ****   return;
 2665              		.loc 1 1270 3 is_stmt 1 view .LVU643
 2666 0002 0120     		movs	r0, #1
 2667              	.LVL282:
1270:STM32_WPAN/App/app_ble.c ****   return;
 2668              		.loc 1 1270 3 is_stmt 0 view .LVU644
 2669 0004 FFF7FEFF 		bl	UTIL_SEQ_SetEvt
 2670              	.LVL283:
1271:STM32_WPAN/App/app_ble.c **** }
 2671              		.loc 1 1271 3 is_stmt 1 view .LVU645
1272:STM32_WPAN/App/app_ble.c **** 
 2672              		.loc 1 1272 1 is_stmt 0 view .LVU646
 2673 0008 08BD     		pop	{r3, pc}
 2674              		.cfi_endproc
 2675              	.LFE1278:
 2677              		.section	.text.hci_cmd_resp_wait,"ax",%progbits
 2678              		.align	1
 2679              		.global	hci_cmd_resp_wait
 2680              		.syntax unified
 2681              		.thumb
 2682              		.thumb_func
 2683              		.fpu fpv4-sp-d16
 2685              	hci_cmd_resp_wait:
 2686              	.LVL284:
 2687              	.LFB1279:
1275:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 2688              		.loc 1 1275 1 is_stmt 1 view -0
 2689              		.cfi_startproc
 2690              		@ args = 0, pretend = 0, frame = 0
 2691              		@ frame_needed = 0, uses_anonymous_args = 0
1275:STM32_WPAN/App/app_ble.c ****   UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 2692              		.loc 1 1275 1 is_stmt 0 view .LVU648
 2693 0000 08B5     		push	{r3, lr}
 2694              	.LCFI35:
 2695              		.cfi_def_cfa_offset 8
 2696              		.cfi_offset 3, -8
 2697              		.cfi_offset 14, -4
1276:STM32_WPAN/App/app_ble.c ****   return;
 2698              		.loc 1 1276 3 is_stmt 1 view .LVU649
 2699 0002 0120     		movs	r0, #1
 2700              	.LVL285:
1276:STM32_WPAN/App/app_ble.c ****   return;
 2701              		.loc 1 1276 3 is_stmt 0 view .LVU650
 2702 0004 FFF7FEFF 		bl	UTIL_SEQ_WaitEvt
 2703              	.LVL286:
1277:STM32_WPAN/App/app_ble.c **** }
 2704              		.loc 1 1277 3 is_stmt 1 view .LVU651
1278:STM32_WPAN/App/app_ble.c **** 
 2705              		.loc 1 1278 1 is_stmt 0 view .LVU652
 2706 0008 08BD     		pop	{r3, pc}
 2707              		.cfi_endproc
 2708              	.LFE1279:
 2710              		.section	.text.SVCCTL_ResumeUserEventFlow,"ax",%progbits
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 124


 2711              		.align	1
 2712              		.global	SVCCTL_ResumeUserEventFlow
 2713              		.syntax unified
 2714              		.thumb
 2715              		.thumb_func
 2716              		.fpu fpv4-sp-d16
 2718              	SVCCTL_ResumeUserEventFlow:
 2719              	.LFB1282:
1330:STM32_WPAN/App/app_ble.c **** 
1331:STM32_WPAN/App/app_ble.c **** void SVCCTL_ResumeUserEventFlow( void )
1332:STM32_WPAN/App/app_ble.c **** {
 2720              		.loc 1 1332 1 is_stmt 1 view -0
 2721              		.cfi_startproc
 2722              		@ args = 0, pretend = 0, frame = 0
 2723              		@ frame_needed = 0, uses_anonymous_args = 0
 2724 0000 08B5     		push	{r3, lr}
 2725              	.LCFI36:
 2726              		.cfi_def_cfa_offset 8
 2727              		.cfi_offset 3, -8
 2728              		.cfi_offset 14, -4
1333:STM32_WPAN/App/app_ble.c ****   hci_resume_flow();
 2729              		.loc 1 1333 3 view .LVU654
 2730 0002 FFF7FEFF 		bl	hci_resume_flow
 2731              	.LVL287:
1334:STM32_WPAN/App/app_ble.c ****   return;
 2732              		.loc 1 1334 3 view .LVU655
1335:STM32_WPAN/App/app_ble.c **** }
 2733              		.loc 1 1335 1 is_stmt 0 view .LVU656
 2734 0006 08BD     		pop	{r3, pc}
 2735              		.cfi_endproc
 2736              	.LFE1282:
 2738              		.global	manuf_data
 2739              		.comm	mutex,1,1
 2740              		.comm	index_con_int,1,1
 2741              		.global	tab_conn_interval
 2742              		.comm	handleNotification,4,4
 2743              		.global	MagicKeywordAddress
 2744              		.global	MagicKeywordValue
 2745              		.section	.rodata
 2746              		.align	2
 2747              		.set	.LANCHOR13,. + 0
 2748              	.LC0:
 2749 0000 00000000 		.word	0
 2750 0004 00000000 		.word	0
 2751 0008 00000000 		.word	0
 2752 000c 00000000 		.word	0
 2753 0010 00000000 		.word	0
 2754 0014 4400     		.short	68
 2755 0016 0A00     		.short	10
 2756 0018 4005     		.short	1344
 2757 001a 02       		.byte	2
 2758 001b 01       		.byte	1
 2759 001c 1C       		.byte	28
 2760 001d 3A       		.byte	58
 2761 001e FB00     		.short	251
 2762 0020 F401     		.short	500
 2763 0022 00       		.byte	0
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 125


 2764 0023 00       		.byte	0
 2765 0024 FFFFFFFF 		.word	-1
 2766 0028 4801     		.short	328
 2767 002a 01       		.byte	1
 2768 002b 00       		.byte	0
 2769 002c 00       		.byte	0
 2770 002d 20       		.byte	32
 2771 002e 00       		.byte	0
 2772 002f 00       		.byte	0
 2773 0030 00       		.byte	0
 2774              		.section	.bss.bd_addr_udn,"aw",%nobits
 2775              		.align	2
 2776              		.set	.LANCHOR5,. + 0
 2779              	bd_addr_udn:
 2780 0000 00000000 		.space	6
 2780      0000
 2781              		.section	.data.manuf_data,"aw"
 2782              		.align	2
 2783              		.set	.LANCHOR7,. + 0
 2786              	manuf_data:
 2787 0000 0DFF0183 		.ascii	"\015\377\001\203\000\000\000\000\000\000\000\000\000"
 2787      00000000 
 2787      00000000 
 2787      00
 2788 000d 00       		.ascii	"\000"
 2789              		.section	.data.tab_conn_interval,"aw"
 2790              		.align	2
 2791              		.set	.LANCHOR0,. + 0
 2794              	tab_conn_interval:
 2795 0000 00004842 		.word	1112014848
 2796 0004 00007A44 		.word	1148846080
 2797              		.section	.rodata.BLE_CFG_ER_VALUE,"a"
 2798              		.align	2
 2799              		.set	.LANCHOR9,. + 0
 2802              	BLE_CFG_ER_VALUE:
 2803 0000 FEDCBA09 		.ascii	"\376\334\272\011\207eC!\376\334\272\011\207eC!"
 2803      87654321 
 2803      FEDCBA09 
 2803      87654321 
 2804              		.section	.rodata.BLE_CFG_IR_VALUE,"a"
 2805              		.align	2
 2806              		.set	.LANCHOR8,. + 0
 2809              	BLE_CFG_IR_VALUE:
 2810 0000 12345678 		.ascii	"\0224Vx\232\274\336\360\0224Vx\232\274\336\360"
 2810      9ABCDEF0 
 2810      12345678 
 2810      9ABCDEF0 
 2811              		.section	.rodata.M_bd_addr,"a"
 2812              		.align	2
 2813              		.set	.LANCHOR6,. + 0
 2816              	M_bd_addr:
 2817 0000 6C7AD8AC 		.ascii	"lz\330\254Wr"
 2817      5772
 2818              		.section	.rodata.__FUNCTION__.18724,"a"
 2819              		.align	2
 2820              		.set	.LANCHOR14,. + 0
 2823              	__FUNCTION__.18724:
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 126


 2824 0000 53564343 		.ascii	"SVCCTL_App_Notification\000"
 2824      544C5F41 
 2824      70705F4E 
 2824      6F746966 
 2824      69636174 
 2825              		.section	.rodata.__FUNCTION__.18775,"a"
 2826              		.align	2
 2827              		.set	.LANCHOR10,. + 0
 2830              	__FUNCTION__.18775:
 2831 0000 426C655F 		.ascii	"Ble_Hci_Gap_Gatt_Init\000"
 2831      4863695F 
 2831      4761705F 
 2831      47617474 
 2831      5F496E69 
 2832              		.section	.rodata.__FUNCTION__.18782,"a"
 2833              		.align	2
 2834              		.set	.LANCHOR11,. + 0
 2837              	__FUNCTION__.18782:
 2838 0000 4164765F 		.ascii	"Adv_Request\000"
 2838      52657175 
 2838      65737400 
 2839              		.section	.rodata.__FUNCTION__.18795,"a"
 2840              		.align	2
 2841              		.set	.LANCHOR3,. + 0
 2844              	__FUNCTION__.18795:
 2845 0000 4164765F 		.ascii	"Adv_Cancel\000"
 2845      43616E63 
 2845      656C00
 2846              		.section	.rodata.__FUNCTION__.18809,"a"
 2847              		.align	2
 2848              		.set	.LANCHOR2,. + 0
 2851              	__FUNCTION__.18809:
 2852 0000 424C455F 		.ascii	"BLE_SVC_L2CAP_Conn_Update\000"
 2852      5356435F 
 2852      4C324341 
 2852      505F436F 
 2852      6E6E5F55 
 2853              		.section	.rodata.local_name,"a"
 2854              		.align	2
 2855              		.set	.LANCHOR12,. + 0
 2858              	local_name:
 2859 0000 0949554C 		.ascii	"\011IULS_DEMO"
 2859      535F4445 
 2859      4D4F
 2860              		.section	BLE_APP_CONTEXT,"aw"
 2861              		.align	2
 2862              		.set	.LANCHOR1,. + 0
 2865              	BleApplicationContext:
 2866 0000 00000000 		.space	132
 2866      00000000 
 2866      00000000 
 2866      00000000 
 2866      00000000 
 2869              	AdvIntervalMin:
 2870 0084 0000     		.space	2
 2873              	AdvIntervalMax:
 2874 0086 0000     		.space	2
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 127


 2875              		.section	MB_MEM1,"aw"
 2876              		.align	2
 2877              		.set	.LANCHOR4,. + 0
 2880              	BleCmdBuffer:
 2881 0000 00000000 		.space	267
 2881      00000000 
 2881      00000000 
 2881      00000000 
 2881      00000000 
 2882              		.section	TAG_OTA_END,"a"
 2883              		.align	2
 2886              	MagicKeywordValue:
 2887 0000 298A4494 		.word	-1807447511
 2888              		.section	TAG_OTA_START,"a"
 2889              		.align	2
 2892              	MagicKeywordAddress:
 2893 0000 00000000 		.word	MagicKeywordValue
 2894              		.text
 2895              	.Letext0:
 2896              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/_de
 2897              		.file 4 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_stdint
 2898              		.file 5 "Drivers/CMSIS/Include/core_cm4.h"
 2899              		.file 6 "Drivers/CMSIS/Device/ST/STM32WBxx/Include/system_stm32wbxx.h"
 2900              		.file 7 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_def.h"
 2901              		.file 8 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_flash.h"
 2902              		.file 9 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal_uart.h"
 2903              		.file 10 "Drivers/STM32WBxx_HAL_Driver/Inc/stm32wbxx_hal.h"
 2904              		.file 11 "Drivers/BSP/P-NUCLEO-WB55.Nucleo/stm32wbxx_nucleo.h"
 2905              		.file 12 "Core/Inc/hw_if.h"
 2906              		.file 13 "Core/Inc/app_conf.h"
 2907              		.file 14 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/lock.h
 2908              		.file 15 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_types
 2909              		.file 16 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/lib/gcc/arm-none-eabi/9.2.1/incl
 2910              		.file 17 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/reent.
 2911              		.file 18 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/stdlib.h"
 2912              		.file 19 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_types.h"
 2913              		.file 20 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_events.h"
 2914              		.file 21 "Middlewares/ST/STM32_WPAN/ble/core/ble_legacy.h"
 2915              		.file 22 "Middlewares/ST/STM32_WPAN/ble/svc/Inc/svc_ctl.h"
 2916              		.file 23 "Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/tl.h"
 2917              		.file 24 "Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/tl/hci_tl.h"
 2918              		.file 25 "STM32_WPAN/App/app_ble.h"
 2919              		.file 26 "Middlewares/ST/STM32_WPAN/interface/patterns/ble_thread/shci/shci.h"
 2920              		.file 27 "Utilities/lpm/tiny_lpm/stm32_lpm.h"
 2921              		.file 28 "Middlewares/ST/STM32_WPAN/utilities/otp.h"
 2922              		.file 29 "STM32_WPAN/App/p2p_server_app.h"
 2923              		.file 30 "Utilities/sequencer/stm32_seq.h"
 2924              		.file 31 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_l2cap_aci.h"
 2925              		.file 32 "Middlewares/ST/STM32_WPAN/utilities/dbg_trace.h"
 2926              		.file 33 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/stdio.h"
 2927              		.file 34 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gap_aci.h"
 2928              		.file 35 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_gatt_aci.h"
 2929              		.file 36 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hci_le.h"
 2930              		.file 37 "Middlewares/ST/STM32_WPAN/ble/core/auto/ble_hal_aci.h"
 2931              		.file 38 "Core/Inc/main.h"
 2932              		.file 39 "<built-in>"
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 128


DEFINED SYMBOLS
                            *ABS*:0000000000000000 app_ble.c
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:18     .text.Switch_OFF_GPIO:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:25     .text.Switch_OFF_GPIO:0000000000000000 Switch_OFF_GPIO
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:47     .text.Adv_Cancel_Req:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:53     .text.Adv_Cancel_Req:0000000000000000 Adv_Cancel_Req
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:76     .rodata.BLE_SVC_L2CAP_Conn_Update.str1.4:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:90     .text.BLE_SVC_L2CAP_Conn_Update:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:96     .text.BLE_SVC_L2CAP_Conn_Update:0000000000000000 BLE_SVC_L2CAP_Conn_Update
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:226    .text.BLE_SVC_L2CAP_Conn_Update:0000000000000090 $d
                            *COM*:0000000000000001 mutex
                            *COM*:0000000000000001 index_con_int
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:239    .text.Connection_Interval_Update_Req:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:245    .text.Connection_Interval_Update_Req:0000000000000000 Connection_Interval_Update_Req
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:277    .text.Connection_Interval_Update_Req:0000000000000018 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:282    .rodata.Adv_Cancel.str1.4:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:292    .text.Adv_Cancel:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:298    .text.Adv_Cancel:0000000000000000 Adv_Cancel
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:408    .text.Adv_Cancel:000000000000007c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:419    .text.Ble_Tl_Init:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:425    .text.Ble_Tl_Init:0000000000000000 Ble_Tl_Init
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:462    .text.Ble_Tl_Init:000000000000001c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:529    .text.BLE_StatusNot:0000000000000000 BLE_StatusNot
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:475    .text.BLE_UserEvtRx:0000000000000000 BLE_UserEvtRx
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:469    .text.BLE_UserEvtRx:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:523    .text.BLE_StatusNot:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:578    .text.BleGetBdAddress:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:584    .text.BleGetBdAddress:0000000000000000 BleGetBdAddress
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:687    .text.BleGetBdAddress:000000000000003c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:694    .rodata.Ble_Hci_Gap_Gatt_Init.str1.4:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:704    .text.Ble_Hci_Gap_Gatt_Init:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:710    .text.Ble_Hci_Gap_Gatt_Init:0000000000000000 Ble_Hci_Gap_Gatt_Init
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:954    .text.Ble_Hci_Gap_Gatt_Init:0000000000000120 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:969    .rodata.Adv_Request.str1.4:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:992    .text.Adv_Request:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:998    .text.Adv_Request:0000000000000000 Adv_Request
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:1283   .text.Adv_Request:000000000000015c $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:1301   .text.APP_BLE_ComputeCRC8:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:1308   .text.APP_BLE_ComputeCRC8:0000000000000000 APP_BLE_ComputeCRC8
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:1382   .text.APP_BLE_Init:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:1389   .text.APP_BLE_Init:0000000000000000 APP_BLE_Init
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:1533   .text.APP_BLE_Init:00000000000000b4 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:1546   .rodata.SVCCTL_App_Notification.str1.4:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:1631   .text.SVCCTL_App_Notification:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:1638   .text.SVCCTL_App_Notification:0000000000000000 SVCCTL_App_Notification
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2053   .text.SVCCTL_App_Notification:0000000000000200 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2064   .text.SVCCTL_App_Notification:000000000000022c $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2264   .text.SVCCTL_App_Notification:000000000000032c $d
                            *COM*:0000000000000004 handleNotification
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2290   .text.SVCCTL_App_Notification:0000000000000384 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2489   .text.SVCCTL_App_Notification:0000000000000498 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2507   .text.APP_BLE_Get_Server_Connection_Status:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2514   .text.APP_BLE_Get_Server_Connection_Status:0000000000000000 APP_BLE_Get_Server_Connection_Status
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2529   .text.APP_BLE_Get_Server_Connection_Status:0000000000000008 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2534   .text.APP_BLE_Key_Button1_Action:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2541   .text.APP_BLE_Key_Button1_Action:0000000000000000 APP_BLE_Key_Button1_Action
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2561   .text.APP_BLE_Key_Button2_Action:0000000000000000 $t
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 129


/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2568   .text.APP_BLE_Key_Button2_Action:0000000000000000 APP_BLE_Key_Button2_Action
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2591   .text.APP_BLE_Key_Button3_Action:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2598   .text.APP_BLE_Key_Button3_Action:0000000000000000 APP_BLE_Key_Button3_Action
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2611   .text.hci_notify_asynch_evt:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2618   .text.hci_notify_asynch_evt:0000000000000000 hci_notify_asynch_evt
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2645   .text.hci_cmd_resp_release:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2652   .text.hci_cmd_resp_release:0000000000000000 hci_cmd_resp_release
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2678   .text.hci_cmd_resp_wait:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2685   .text.hci_cmd_resp_wait:0000000000000000 hci_cmd_resp_wait
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2711   .text.SVCCTL_ResumeUserEventFlow:0000000000000000 $t
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2718   .text.SVCCTL_ResumeUserEventFlow:0000000000000000 SVCCTL_ResumeUserEventFlow
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2786   .data.manuf_data:0000000000000000 manuf_data
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2794   .data.tab_conn_interval:0000000000000000 tab_conn_interval
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2892   TAG_OTA_START:0000000000000000 MagicKeywordAddress
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2886   TAG_OTA_END:0000000000000000 MagicKeywordValue
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2746   .rodata:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2775   .bss.bd_addr_udn:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2779   .bss.bd_addr_udn:0000000000000000 bd_addr_udn
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2782   .data.manuf_data:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2790   .data.tab_conn_interval:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2798   .rodata.BLE_CFG_ER_VALUE:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2802   .rodata.BLE_CFG_ER_VALUE:0000000000000000 BLE_CFG_ER_VALUE
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2805   .rodata.BLE_CFG_IR_VALUE:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2809   .rodata.BLE_CFG_IR_VALUE:0000000000000000 BLE_CFG_IR_VALUE
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2812   .rodata.M_bd_addr:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2816   .rodata.M_bd_addr:0000000000000000 M_bd_addr
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2819   .rodata.__FUNCTION__.18724:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2823   .rodata.__FUNCTION__.18724:0000000000000000 __FUNCTION__.18724
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2826   .rodata.__FUNCTION__.18775:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2830   .rodata.__FUNCTION__.18775:0000000000000000 __FUNCTION__.18775
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2833   .rodata.__FUNCTION__.18782:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2837   .rodata.__FUNCTION__.18782:0000000000000000 __FUNCTION__.18782
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2840   .rodata.__FUNCTION__.18795:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2844   .rodata.__FUNCTION__.18795:0000000000000000 __FUNCTION__.18795
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2847   .rodata.__FUNCTION__.18809:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2851   .rodata.__FUNCTION__.18809:0000000000000000 __FUNCTION__.18809
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2854   .rodata.local_name:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2858   .rodata.local_name:0000000000000000 local_name
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2861   BLE_APP_CONTEXT:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2865   BLE_APP_CONTEXT:0000000000000000 BleApplicationContext
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2869   BLE_APP_CONTEXT:0000000000000084 AdvIntervalMin
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2873   BLE_APP_CONTEXT:0000000000000086 AdvIntervalMax
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2876   MB_MEM1:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2880   MB_MEM1:0000000000000000 BleCmdBuffer
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2883   TAG_OTA_END:0000000000000000 $d
/var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s:2889   TAG_OTA_START:0000000000000000 $d

UNDEFINED SYMBOLS
BSP_LED_Off
UTIL_SEQ_SetTask
aci_l2cap_connection_parameter_update_req
DbgTraceGetFileName
printf
aci_gap_set_non_discoverable
hci_init
SVCCTL_UserEvtRx
UTIL_SEQ_PauseTask
ARM GAS  /var/folders/lt/l_qrc8c54t93n_phsj7cf5tc0000gn/T//ccg72gDc.s 			page 130


UTIL_SEQ_ResumeTask
OTP_Read
hci_reset
aci_hal_write_config_data
aci_hal_set_tx_power_level
aci_gatt_init
aci_gap_init
aci_gatt_update_char_value
hci_le_set_default_phy
aci_gap_set_io_capability
aci_gap_set_authentication_requirement
puts
aci_gap_configure_whitelist
HW_TS_Stop
aci_gap_set_discoverable
aci_gap_update_adv_data
HW_TS_Start
UTIL_LPM_SetOffMode
UTIL_SEQ_RegTask
SHCI_C2_BLE_Init
SVCCTL_Init
aci_hal_set_radio_activity_mask
P2PS_APP_Init
HW_TS_Create
Error_Handler
hci_user_evt_proc
P2PS_APP_Notification
hci_le_read_phy
BSP_LED_On
aci_gap_allow_rebond
aci_gap_numeric_comparison_value_confirm_yesno
P2PS_APP_SW1_Button_Action
UTIL_SEQ_SetEvt
UTIL_SEQ_WaitEvt
hci_resume_flow
