
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011859                       # Number of seconds simulated
sim_ticks                                 11859328005                       # Number of ticks simulated
final_tick                                11859328005                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 446127                       # Simulator instruction rate (inst/s)
host_op_rate                                   492180                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              189223463                       # Simulator tick rate (ticks/s)
host_mem_usage                                 650428                       # Number of bytes of host memory used
host_seconds                                    62.67                       # Real time elapsed on the host
sim_insts                                    27960406                       # Number of instructions simulated
sim_ops                                      30846742                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           435                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  11859328005                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           20736                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          170176                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              190912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        20736                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          20736                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              324                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2659                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2983                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1748497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           14349548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               16098045                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1748497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1748497                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1748497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          14349548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              16098045                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       324.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2659.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001102140                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 6332                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2983                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2983                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  190912                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   190912                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                135                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                155                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                195                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                191                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                194                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                207                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                223                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                266                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                312                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               159                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               139                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               139                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               147                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               178                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               136                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    11859238395                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2983                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2755                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      164                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       44                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          455                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     416.351648                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    377.617331                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    155.720351                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            20      4.40%      4.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           34      7.47%     11.87% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           24      5.27%     17.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          353     77.58%     94.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            4      0.88%     95.60% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            2      0.44%     96.04% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            4      0.88%     96.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            3      0.66%     97.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           11      2.42%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           455                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        20736                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       170176                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 1748497.047324900283                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 14349548.298879351467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          324                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2659                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     11684340                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     82306935                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     36062.78                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     30954.09                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      38060025                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 93991275                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    14915000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      12758.98                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31508.98                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         16.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      16.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.13                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.13                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2521                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  84.51                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     3975607.91                       # Average gap between requests
system.mem_ctrl.pageHitRate                     84.51                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1692180                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    884235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10759980                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          112479120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              38361000                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               2654880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        565634370                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         37376160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        2504983920                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              3274825845                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             276.139242                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           11768263665                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1915050                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       47580000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   10430529360                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     97361660                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       41517480                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   1240424455                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1606500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    842490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 10538640                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          119854800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              39591060                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2954880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        605996070                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         37943520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        2482551420                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              3301879380                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             278.420445                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           11764246245                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       2366370                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       50700000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   10337061735                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     98759370                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       41397645                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   1329042885                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  11859328005                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 6845410                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4487594                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            508228                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2874200                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1401952                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             48.777121                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  813083                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             480044                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          640010                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             326895                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           313115                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           84                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11859328005                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11859328005                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11859328005                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11859328005                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     11859328005                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         27262824                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            5329408                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       43110573                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     6845410                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2541930                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      21392945                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1017242                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            71                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   5036518                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 17875                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           27231108                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.735488                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.370528                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  9143163     33.58%     33.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2699359      9.91%     43.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1605858      5.90%     49.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 13782728     50.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             27231108                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.251090                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.581295                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  4160720                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               8538089                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  13440283                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                583580                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 508436                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1086854                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   189                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               37665587                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   419                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 508436                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  5028542                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  476109                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        7293566                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  13155987                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                768468                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               36149440                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                   9258                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  79721                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1323                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            38337899                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             163710835                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         39517350                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              32799989                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  5537909                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             325529                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         328503                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1512557                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              8114603                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3705310                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1488966                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            80611                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   33449526                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              643135                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  32195379                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             39206                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         3245918                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     10273129                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           3088                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      27231108                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.182301                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.178183                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11028769     40.50%     40.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             6050841     22.22%     62.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4309956     15.83%     78.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5841542     21.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        27231108                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              20882457     64.86%     64.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               160186      0.50%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              7496172     23.28%     88.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3656543     11.36%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               32195379                       # Type of FU issued
system.cpu.iq.rate                           1.180926                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           91661040                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          37338947                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     31346635                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               32195358                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           551475                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1061247                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          386                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       139446                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           71                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 508436                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  475769                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   139                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            34092661                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            961771                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               8114603                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              3705310                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             323117                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   110                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            386                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         499309                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8810                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               508119                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              31683134                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               7478173                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            512245                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     11128707                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  4434338                       # Number of branches executed
system.cpu.iew.exec_stores                    3650534                       # Number of stores executed
system.cpu.iew.exec_rate                     1.162137                       # Inst execution rate
system.cpu.iew.wb_sent                       31511302                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      31346651                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  20263978                       # num instructions producing a value
system.cpu.iew.wb_consumers                  28256760                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.149795                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.717137                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         3245918                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          640047                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            508046                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     26248685                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.175173                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.224005                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11224105     42.76%     42.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5744760     21.89%     64.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2737478     10.43%     75.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      6542342     24.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     26248685                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             27960406                       # Number of instructions committed
system.cpu.commit.committedOps               30846742                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       10619220                       # Number of memory references committed
system.cpu.commit.loads                       7053356                       # Number of loads committed
system.cpu.commit.membars                      320018                       # Number of memory barriers committed
system.cpu.commit.branches                    4405407                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  27402936                       # Number of committed integer instructions.
system.cpu.commit.function_calls               320761                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         20067339     65.05%     65.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          160183      0.52%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     65.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         7053356     22.87%     88.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        3565848     11.56%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          30846742                       # Class of committed instruction
system.cpu.commit.bw_lim_events               6542342                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     53798860                       # The number of ROB reads
system.cpu.rob.rob_writes                    69167780                       # The number of ROB writes
system.cpu.timesIdled                             256                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           31716                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    27960406                       # Number of Instructions Simulated
system.cpu.committedOps                      30846742                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.975051                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.975051                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.025587                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.025587                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 33448310                       # number of integer regfile reads
system.cpu.int_regfile_writes                21748120                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 117928103                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 10032948                       # number of cc regfile writes
system.cpu.misc_regfile_reads                13517149                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1280073                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11859328005                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.958446                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10491703                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30852                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            340.065571                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            155295                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.958446                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986247                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986247                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42000092                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42000092                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11859328005                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      6576634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6576634                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      3242776                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3242776                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       321423                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       321423                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data       320018                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       320018                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      9819410                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9819410                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9819410                       # number of overall hits
system.cpu.dcache.overall_hits::total         9819410                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        28439                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28439                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3018                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3018                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data        31457                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          31457                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        31457                       # number of overall misses
system.cpu.dcache.overall_misses::total         31457                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    435551145                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    435551145                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    227866047                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    227866047                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       109185                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       109185                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    663417192                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    663417192                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    663417192                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    663417192                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      6605073                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6605073                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      3245794                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3245794                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       321425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       321425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       320018                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       320018                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      9850867                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9850867                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9850867                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9850867                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004306                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000930                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003193                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003193                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003193                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003193                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15315.276381                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15315.276381                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75502.334990                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75502.334990                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 54592.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 54592.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21089.652287                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21089.652287                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21089.652287                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21089.652287                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          669                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.818182                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        30238                       # number of writebacks
system.cpu.dcache.writebacks::total             30238                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          150                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          455                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          605                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          605                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          605                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        28289                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        28289                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2563                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2563                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        30852                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30852                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30852                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30852                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    402955725                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    402955725                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    197814074                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    197814074                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    600769799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    600769799                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    600769799                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    600769799                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004283                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004283                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000790                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000790                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003132                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003132                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003132                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003132                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14244.254834                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14244.254834                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77180.676551                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77180.676551                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19472.637074                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19472.637074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19472.637074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19472.637074                       # average overall mshr miss latency
system.cpu.dcache.replacements                  30340                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11859328005                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           295.496099                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5036414                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               344                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14640.738372                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             80475                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   295.496099                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.384761                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.384761                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.440104                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          30219452                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         30219452                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11859328005                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      5036070                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5036070                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      5036070                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5036070                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5036070                       # number of overall hits
system.cpu.icache.overall_hits::total         5036070                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          448                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           448                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          448                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            448                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          448                       # number of overall misses
system.cpu.icache.overall_misses::total           448                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34106609                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34106609                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     34106609                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34106609                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34106609                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34106609                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5036518                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5036518                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      5036518                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5036518                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5036518                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5036518                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000089                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000089                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000089                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000089                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000089                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76130.823661                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76130.823661                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76130.823661                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76130.823661                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76130.823661                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76130.823661                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          267                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    53.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          103                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          103                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          103                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          103                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          103                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          103                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          345                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          345                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          345                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          345                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27302339                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27302339                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27302339                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27302339                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27302339                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27302339                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79137.214493                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79137.214493                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79137.214493                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79137.214493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79137.214493                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79137.214493                       # average overall mshr miss latency
system.cpu.icache.replacements                      6                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  11859328005                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         2624.690756                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs              61427                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs             2983                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs            20.592357                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            70905                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   277.513610                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data  2347.177146                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.033876                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.286521                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.320397                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         2983                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3          880                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4         2049                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.364136                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses          3934759                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses         3934759                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED  11859328005                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks        30238                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total        30238                       # number of WritebackDirty hits
system.cpu.l2cache.ReadExReq_hits::.cpu.data           15                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total           15                       # number of ReadExReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           19                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data        28172                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total        28191                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           19                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data        28187                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total           28206                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           19                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data        28187                       # number of overall hits
system.cpu.l2cache.overall_hits::total          28206                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data         2549                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total         2549                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          325                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data          116                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total          441                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          325                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data         2665                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total          2990                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          325                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data         2665                       # number of overall misses
system.cpu.l2cache.overall_misses::total         2990                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data    193241355                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total    193241355                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     26451480                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data     10497420                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total     36948900                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     26451480                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data    203738775                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total    230190255                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     26451480                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data    203738775                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total    230190255                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks        30238                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total        30238                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data         2564                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total         2564                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          344                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data        28288                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total        28632                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          344                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data        30852                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total        31196                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          344                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data        30852                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total        31196                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data     0.994150                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.994150                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.944767                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.004101                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.015402                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.944767                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.086380                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.095846                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.944767                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.086380                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.095846                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 75810.653197                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 75810.653197                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 81389.169231                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        90495                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 83784.353741                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 81389.169231                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 76449.821764                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 76986.707358                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 81389.169231                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 76449.821764                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 76986.707358                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            1                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data         2549                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total         2549                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          324                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data          110                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total          434                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          324                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data         2659                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         2983                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          324                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data         2659                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total         2983                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    171065055                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    171065055                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     23563950                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8609085                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     32173035                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     23563950                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data    179674140                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    203238090                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     23563950                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data    179674140                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    203238090                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.994150                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.994150                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.941860                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.003889                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.015158                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.941860                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.086186                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.095621                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.941860                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.086186                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.095621                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67110.653197                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 67110.653197                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72728.240741                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78264.409091                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74131.417051                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 72728.240741                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 67572.072208                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 68132.111968                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 72728.240741                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 67572.072208                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 68132.111968                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests          61542                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        30360                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           38                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  11859328005                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               28632                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         30238                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               108                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2564                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2564                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          28632                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          694                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        92044                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   92738                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        22016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      3909760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3931776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              31196                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001667                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.040794                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    31144     99.83%     99.83% # Request fanout histogram
system.l2bus.snoop_fanout::1                       52      0.17%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                31196                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             79384890                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              748634                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            67105704                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests          2983                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  11859328005                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                434                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2549                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2549                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           434                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port         5966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5966                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port       190912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  190912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2983                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2983    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2983                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1297605                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6765850                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
