/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta64x32m4fw (user specify : ts6n16ffcllsvta64x32m4fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 11:59:49*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta64x32m4fw_ffgnp0p88vm40c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 11:59:49" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : -40.000000 ;
    nom_voltage         : 0.880000 ;

    voltage_map(VDD, 0.880000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ffgnp0p88vm40c"){
        process     : 1 ;
        temperature : -40.000000 ;
        voltage     : 0.880000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ffgnp0p88vm40c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_5_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from  : 5 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_5_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 6 ;
        bit_from  : 5 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA64X32M4FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 6 ;
        word_width      : 32 ;
    }
    functional_peak_current : 98513.500000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 1912.749600 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.006190;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.495851, 0.505193, 0.514176, 0.524996, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.495851, 0.505193, 0.514176, 0.524996, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.446266, 0.454674, 0.462758, 0.472496, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.446266, 0.454674, 0.462758, 0.472496, 0.786600" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.495851, 0.505193, 0.514176, 0.524996, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.495851, 0.505193, 0.514176, 0.524996, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.446266, 0.454674, 0.462758, 0.472496, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.446266, 0.454674, 0.462758, 0.472496, 0.786600" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004968") ;
            }
            fall_power("scalar") {
                values ("0.004968") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.006003;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.495851, 0.505193, 0.514176, 0.524996, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.495851, 0.505193, 0.514176, 0.524996, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.446266, 0.454674, 0.462758, 0.472496, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.446266, 0.454674, 0.462758, 0.472496, 0.786600" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.495851, 0.505193, 0.514176, 0.524996, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.495851, 0.505193, 0.514176, 0.524996, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.446266, 0.454674, 0.462758, 0.472496, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.446266, 0.454674, 0.462758, 0.472496, 0.786600" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004968") ;
            }
            fall_power("scalar") {
                values ("0.004968") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001473;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.495851, 0.505193, 0.514176, 0.524996, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.495851, 0.505193, 0.514176, 0.524996, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.446266, 0.454674, 0.462758, 0.472496, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.446266, 0.454674, 0.462758, 0.472496, 0.786600" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.495851, 0.505193, 0.514176, 0.524996, 0.874000" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.495851, 0.505193, 0.514176, 0.524996, 0.874000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.446266, 0.454674, 0.462758, 0.472496, 0.786600" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.446266, 0.454674, 0.462758, 0.472496, 0.786600" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004968") ;
            }
            fall_power("scalar") {
                values ("0.004968") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.003395 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.115631, 0.125863, 0.135701, 0.147552, 0.160801" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.152560, 0.161903, 0.170885, 0.181705, 0.193802" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.495851, 0.505193, 0.514176, 0.524996, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.495851, 0.505193, 0.514176, 0.524996, 0.874000" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.495851" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("1.590538") ;
            }
            fall_power("scalar") {
                values ("0.176726") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("1.501025") ;
            }
            fall_power("scalar") {
                values ("0.166781") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("1.545782") ;
            }
            fall_power("scalar") {
                values ("0.171754") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.007875") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001599 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.130415, 0.141160, 0.151201, 0.164436, 0.179032",\
              "0.124961, 0.135706, 0.145748, 0.158982, 0.173579",\
              "0.120415, 0.131160, 0.141202, 0.154436, 0.169033",\
              "0.114206, 0.124952, 0.134993, 0.148228, 0.162824",\
              "0.113419, 0.124164, 0.134206, 0.147440, 0.162037"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.130415, 0.141160, 0.151201, 0.164436, 0.179032",\
              "0.124961, 0.135706, 0.145748, 0.158982, 0.173579",\
              "0.120415, 0.131160, 0.141202, 0.154436, 0.169033",\
              "0.114206, 0.124952, 0.134993, 0.148228, 0.162824",\
              "0.113419, 0.124164, 0.134206, 0.147440, 0.162037"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.089097, 0.083655, 0.078766, 0.072100, 0.063508",\
              "0.101580, 0.096138, 0.091249, 0.084583, 0.075991",\
              "0.113727, 0.108285, 0.103396, 0.096730, 0.088138",\
              "0.128277, 0.122835, 0.117946, 0.111280, 0.102688",\
              "0.144444, 0.139002, 0.134113, 0.127447, 0.118855"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.089097, 0.083655, 0.078766, 0.072100, 0.063508",\
              "0.101580, 0.096138, 0.091249, 0.084583, 0.075991",\
              "0.113727, 0.108285, 0.103396, 0.096730, 0.088138",\
              "0.128277, 0.122835, 0.117946, 0.111280, 0.102688",\
              "0.144444, 0.139002, 0.134113, 0.127447, 0.118855"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004968") ;
            }
            fall_power("scalar") {
                values ("0.004968") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_5_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001121 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.095086, 0.106097, 0.117139, 0.131649, 0.149209",\
              "0.086165, 0.097176, 0.108217, 0.122728, 0.140287",\
              "0.077525, 0.088536, 0.099578, 0.114088, 0.131647",\
              "0.067146, 0.078157, 0.089199, 0.103709, 0.121269",\
              "0.055664, 0.066674, 0.077716, 0.092227, 0.109786"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.095086, 0.106097, 0.117139, 0.131649, 0.149209",\
              "0.086165, 0.097176, 0.108217, 0.122728, 0.140287",\
              "0.077525, 0.088536, 0.099578, 0.114088, 0.131647",\
              "0.067146, 0.078157, 0.089199, 0.103709, 0.121269",\
              "0.055664, 0.066674, 0.077716, 0.092227, 0.109786"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.158106, 0.152487, 0.147143, 0.139501, 0.128165",\
              "0.170589, 0.164970, 0.159626, 0.151984, 0.140648",\
              "0.182736, 0.177117, 0.171773, 0.164131, 0.152795",\
              "0.197286, 0.191667, 0.186323, 0.178681, 0.167345",\
              "0.213453, 0.207834, 0.202490, 0.194848, 0.183512"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.158106, 0.152487, 0.147143, 0.139501, 0.128165",\
              "0.170589, 0.164970, 0.159626, 0.151984, 0.140648",\
              "0.182736, 0.177117, 0.171773, 0.164131, 0.152795",\
              "0.197286, 0.191667, 0.186323, 0.178681, 0.167345",\
              "0.213453, 0.207834, 0.202490, 0.194848, 0.183512"\
               ) ;
            }
        }

        
        pin(AA[5:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.039210") ;
            }
            fall_power("scalar") {
                values ("0.039210") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001447 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.054910, 0.067565, 0.080206, 0.099680, 0.127794",\
              "0.045989, 0.058643, 0.071284, 0.090758, 0.118872",\
              "0.037349, 0.050004, 0.062645, 0.082119, 0.110233",\
              "0.026970, 0.039625, 0.052266, 0.071740, 0.099854",\
              "0.015488, 0.028142, 0.040783, 0.060257, 0.088371"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.054910, 0.067565, 0.080206, 0.099680, 0.127794",\
              "0.045989, 0.058643, 0.071284, 0.090758, 0.118872",\
              "0.037349, 0.050004, 0.062645, 0.082119, 0.110233",\
              "0.026970, 0.039625, 0.052266, 0.071740, 0.099854",\
              "0.015488, 0.028142, 0.040783, 0.060257, 0.088371"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.206401, 0.193900, 0.185914, 0.176576, 0.165248",\
              "0.215318, 0.202817, 0.194831, 0.185493, 0.174165",\
              "0.223994, 0.211493, 0.203507, 0.194169, 0.182841",\
              "0.234387, 0.221886, 0.213900, 0.204562, 0.193234",\
              "0.245934, 0.233434, 0.225448, 0.216110, 0.204782"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.206401, 0.193900, 0.185914, 0.176576, 0.165248",\
              "0.215318, 0.202817, 0.194831, 0.185493, 0.174165",\
              "0.223994, 0.211493, 0.203507, 0.194169, 0.182841",\
              "0.234387, 0.221886, 0.213900, 0.204562, 0.193234",\
              "0.245934, 0.233434, 0.225448, 0.216110, 0.204782"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.012911") ;
            }
            fall_power("scalar") {
                values ("0.012911") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001507 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.062633, 0.075293, 0.088181, 0.107403, 0.135517",\
              "0.057179, 0.069840, 0.082727, 0.101949, 0.130063",\
              "0.052633, 0.065293, 0.078181, 0.097403, 0.125517",\
              "0.046425, 0.059085, 0.071972, 0.091195, 0.119309",\
              "0.045637, 0.058297, 0.071185, 0.090407, 0.118521"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.062633, 0.075293, 0.088181, 0.107403, 0.135517",\
              "0.057179, 0.069840, 0.082727, 0.101949, 0.130063",\
              "0.052633, 0.065293, 0.078181, 0.097403, 0.125517",\
              "0.046425, 0.059085, 0.071972, 0.091195, 0.119309",\
              "0.045637, 0.058297, 0.071185, 0.090407, 0.118521"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.179871, 0.170537, 0.162531, 0.152889, 0.142729",\
              "0.188788, 0.179454, 0.171448, 0.161805, 0.151646",\
              "0.197464, 0.188130, 0.180124, 0.170482, 0.160322",\
              "0.207857, 0.198523, 0.190517, 0.180875, 0.170715",\
              "0.219405, 0.210071, 0.202065, 0.192422, 0.182263"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.179871, 0.170537, 0.162531, 0.152889, 0.142729",\
              "0.188788, 0.179454, 0.171448, 0.161805, 0.151646",\
              "0.197464, 0.188130, 0.180124, 0.170482, 0.160322",\
              "0.207857, 0.198523, 0.190517, 0.180875, 0.170715",\
              "0.219405, 0.210071, 0.202065, 0.192422, 0.182263"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.008876") ;
            }
            fall_power("scalar") {
                values ("0.008876") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.003514 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.158960, 0.163139, 0.167169, 0.172165, 0.176802" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.373737, 0.377916, 0.381945, 0.434000, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.373737, 0.377916, 0.381945, 0.434000, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.373736" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.895066") ;
            }
            fall_power("scalar") {
                values ("1.342607") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.008976") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001606 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.139859, 0.150830, 0.160610, 0.173930, 0.189133",\
              "0.133197, 0.144168, 0.153948, 0.167268, 0.182471",\
              "0.126852, 0.137823, 0.147604, 0.160924, 0.176126",\
              "0.119246, 0.130217, 0.139997, 0.153317, 0.168520",\
              "0.114842, 0.125813, 0.135594, 0.148914, 0.164117"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.139859, 0.150830, 0.160610, 0.173930, 0.189133",\
              "0.133197, 0.144168, 0.153948, 0.167268, 0.182471",\
              "0.126852, 0.137823, 0.147604, 0.160924, 0.176126",\
              "0.119246, 0.130217, 0.139997, 0.153317, 0.168520",\
              "0.114842, 0.125813, 0.135594, 0.148914, 0.164117"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.089062, 0.083583, 0.078594, 0.071836, 0.063219",\
              "0.094855, 0.089376, 0.084388, 0.077629, 0.069013",\
              "0.100655, 0.095176, 0.090188, 0.083429, 0.074813",\
              "0.107670, 0.102191, 0.097202, 0.090444, 0.081827",\
              "0.114280, 0.108800, 0.103812, 0.097053, 0.088437"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.089062, 0.083583, 0.078594, 0.071836, 0.063219",\
              "0.094855, 0.089376, 0.084388, 0.077629, 0.069013",\
              "0.100655, 0.095176, 0.090188, 0.083429, 0.074813",\
              "0.107670, 0.102191, 0.097202, 0.090444, 0.081827",\
              "0.114280, 0.108800, 0.103812, 0.097053, 0.088437"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005694") ;
            }
            fall_power("scalar") {
                values ("0.005694") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_5_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001123 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.118861, 0.127029, 0.133512, 0.141440, 0.150949",\
              "0.114689, 0.122857, 0.129340, 0.137269, 0.146777",\
              "0.110576, 0.118744, 0.125227, 0.133155, 0.142664",\
              "0.105570, 0.113738, 0.120221, 0.128149, 0.137658",\
              "0.100868, 0.109035, 0.115518, 0.123447, 0.132955"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.118861, 0.127029, 0.133512, 0.141440, 0.150949",\
              "0.114689, 0.122857, 0.129340, 0.137269, 0.146777",\
              "0.110576, 0.118744, 0.125227, 0.133155, 0.142664",\
              "0.105570, 0.113738, 0.120221, 0.128149, 0.137658",\
              "0.100868, 0.109035, 0.115518, 0.123447, 0.132955"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.142770, 0.138444, 0.134696, 0.129617, 0.122405",\
              "0.148563, 0.144237, 0.140489, 0.135410, 0.128199",\
              "0.154363, 0.150037, 0.146290, 0.141211, 0.133999",\
              "0.161378, 0.157052, 0.153304, 0.148225, 0.141013",\
              "0.167987, 0.163661, 0.159914, 0.154835, 0.147623"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.142770, 0.138444, 0.134696, 0.129617, 0.122405",\
              "0.148563, 0.144237, 0.140489, 0.135410, 0.128199",\
              "0.154363, 0.150037, 0.146290, 0.141211, 0.133999",\
              "0.161378, 0.157052, 0.153304, 0.148225, 0.141013",\
              "0.167987, 0.163661, 0.159914, 0.154835, 0.147623"\
               ) ;
            }
        }

        
        pin(AB[5:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.039210") ;
            }
            fall_power("scalar") {
                values ("0.039210") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.192045, 0.211881, 0.231660, 0.268121, 0.341469",\
              "0.196225, 0.216060, 0.235840, 0.272301, 0.345649",\
              "0.200255, 0.220090, 0.239869, 0.276330, 0.349679",\
              "0.205251, 0.225087, 0.244866, 0.281327, 0.354675",\
              "0.209888, 0.229723, 0.249502, 0.285963, 0.359311"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.192045, 0.211881, 0.231660, 0.268121, 0.341469",\
              "0.196225, 0.216060, 0.235840, 0.272301, 0.345649",\
              "0.200255, 0.220090, 0.239869, 0.276330, 0.349679",\
              "0.205251, 0.225087, 0.244866, 0.281327, 0.354675",\
              "0.209888, 0.229723, 0.249502, 0.285963, 0.359311"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.061075, 0.075121, 0.089242, 0.116097, 0.169542",\
              "0.065056, 0.079102, 0.093223, 0.120077, 0.173523",\
              "0.068894, 0.082939, 0.097060, 0.123915, 0.177361",\
              "0.073652, 0.087698, 0.101819, 0.128673, 0.182119",\
              "0.078068, 0.092114, 0.106234, 0.133089, 0.186535"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.061075, 0.075121, 0.089242, 0.116097, 0.169542",\
              "0.065056, 0.079102, 0.093223, 0.120077, 0.173523",\
              "0.068894, 0.082939, 0.097060, 0.123915, 0.177361",\
              "0.073652, 0.087698, 0.101819, 0.128673, 0.182119",\
              "0.078068, 0.092114, 0.106234, 0.133089, 0.186535"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.012406, 0.042189, 0.078218, 0.151327, 0.300034" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.012406, 0.042189, 0.078218, 0.151327, 0.300034" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.008907, 0.031837, 0.058307, 0.113012, 0.222942" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.008907, 0.031837, 0.058307, 0.113012, 0.222942" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.004355, 0.004355, 0.004355, 0.004355, 0.004355") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.382331;
  }
  


}   /* cell() */

}   /* library() */

