{
  "design": {
    "design_info": {
      "boundary_crc": "0x2E4B4FAE40BB17DE",
      "device": "xc7z020clg400-1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "Zynq_PS": {
        "ps7_0_axi_periph_GP0": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {}
        },
        "processing_system7_0": "",
        "axi_vdma_0": "",
        "xlconcat_0": "",
        "xlconstant_0": "",
        "axi_mem_intercon_HP0": {
          "xbar": "",
          "s00_couplers": {},
          "s01_couplers": {},
          "m00_couplers": {
            "auto_pc": ""
          }
        },
        "proc_sys_reset_0": "",
        "rst_ps7_0_100M": "",
        "rst_ps7_0_133M": "",
        "axi_gpio_video": "",
        "proc_sys_reset_1": "",
        "ps7_0_axi_periph_GP1": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {},
          "m06_couplers": {},
          "m07_couplers": {}
        }
      },
      "HDMI_in_interface": {
        "dvi2rgb_1": "",
        "v_vid_in_axi4s_0": "",
        "v_tc_in": "",
        "axis_subset_converter_in": ""
      },
      "HDMI_out_interface": {
        "rgb2dvi_0": "",
        "v_axi4s_vid_out_0": "",
        "v_tc_out": "",
        "axi_dynclk_0": ""
      },
      "ISP": {
        "GradientGenUnit_0": "",
        "axis_broadcaster_0": "",
        "GradConvGenerator_A": "",
        "GradConvGenerator_B": "",
        "axis_broadcaster_1": "",
        "GradConvGenerator_C": "",
        "GaussianUnit_0": "",
        "GaussianUnit_1": "",
        "GaussianUnit_2": "",
        "CornerResponseUnit_0": "",
        "axi_vdma_0": "",
        "GPIO_dim_register": "",
        "GPIO_param_register": "",
        "GPIO_control_register": "",
        "axi_mem_intercon": {
          "xbar": "",
          "s00_couplers": {
            "auto_cc": ""
          },
          "s01_couplers": {
            "auto_us": "",
            "auto_cc": ""
          },
          "m00_couplers": {
            "auto_pc": ""
          }
        },
        "ColorToGrayUnit_0": "",
        "DataMoverUnit_s2mm_3_0": "",
        "GPIO_BAR_register": "",
        "GND": "",
        "NonMaximalSuppresion_0": ""
      },
      "Overlaying": {
        "DataMoverUnit_mm2s_3_0": "",
        "axis_subset_converter_out": "",
        "GPIO_control_register": "",
        "GPIO_dim_register": "",
        "axi_mem_intercon": {
          "s00_couplers": {
            "auto_pc": "",
            "auto_us": ""
          }
        },
        "GPIO_BAR_register": "",
        "VideoMixerUnit_0": ""
      }
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "hdmi_in": {
        "mode": "Slave",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
      },
      "hdmi_in_ddc": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "hdmi_in_hpd": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "hdmi_out": {
        "mode": "Master",
        "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
      },
      "hdmi_out_ddc": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      }
    },
    "components": {
      "Zynq_PS": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          },
          "hdmi_out_ddc": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXIS_MM2S": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXIS_S2MM": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "hdmi_in_hpd": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_HP1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI_HP2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "In4": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "FCLK_CLK0": {
            "type": "clk",
            "direction": "O"
          },
          "peripheral_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "FCLK_CLK2": {
            "type": "clk",
            "direction": "O"
          },
          "peripheral_reset": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dout": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "FCLK_CLK1": {
            "type": "clk",
            "direction": "O"
          },
          "aux_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "slowest_sync_clk": {
            "type": "clk",
            "direction": "I"
          },
          "In2": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "FCLK_CLK3": {
            "type": "clk",
            "direction": "O"
          },
          "peripheral_aresetn2": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn3": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "ps7_0_axi_periph_GP0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_1_ps7_0_axi_periph_GP0_0",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_3",
                "parameters": {
                  "NUM_MI": {
                    "value": "5"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_0",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m03_couplers_to_ps7_0_axi_periph_GP0": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m04_couplers_to_ps7_0_axi_periph_GP0": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "ps7_0_axi_periph_GP0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_ps7_0_axi_periph_GP0": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m02_couplers_to_ps7_0_axi_periph_GP0": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "m00_couplers_to_ps7_0_axi_periph_GP0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "ps7_0_axi_periph_GP0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK"
                ]
              },
              "ps7_0_axi_periph_GP0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              },
              "M01_ACLK_1": {
                "ports": [
                  "M01_ACLK",
                  "m01_couplers/M_ACLK"
                ]
              },
              "M01_ARESETN_1": {
                "ports": [
                  "M01_ARESETN",
                  "m01_couplers/M_ARESETN"
                ]
              },
              "M02_ACLK_1": {
                "ports": [
                  "M02_ACLK",
                  "m02_couplers/M_ACLK"
                ]
              },
              "M02_ARESETN_1": {
                "ports": [
                  "M02_ARESETN",
                  "m02_couplers/M_ARESETN"
                ]
              },
              "M03_ACLK_1": {
                "ports": [
                  "M03_ACLK",
                  "m03_couplers/M_ACLK"
                ]
              },
              "M03_ARESETN_1": {
                "ports": [
                  "M03_ARESETN",
                  "m03_couplers/M_ARESETN"
                ]
              },
              "M04_ACLK_1": {
                "ports": [
                  "M04_ACLK",
                  "m04_couplers/M_ACLK"
                ]
              },
              "M04_ARESETN_1": {
                "ports": [
                  "M04_ARESETN",
                  "m04_couplers/M_ARESETN"
                ]
              }
            }
          },
          "processing_system7_0": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "design_1_processing_system7_0_0",
            "parameters": {
              "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666687"
              },
              "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.158730"
              },
              "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "133.333344"
              },
              "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "50.000000"
              },
              "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_APU_CLK_RATIO_ENABLE": {
                "value": "6:2:1"
              },
              "PCW_APU_PERIPHERAL_FREQMHZ": {
                "value": "667"
              },
              "PCW_CLK0_FREQ": {
                "value": "100000000"
              },
              "PCW_CLK1_FREQ": {
                "value": "133333344"
              },
              "PCW_CLK2_FREQ": {
                "value": "200000000"
              },
              "PCW_CLK3_FREQ": {
                "value": "100000000"
              },
              "PCW_CPU_CPU_6X4X_MAX_RANGE": {
                "value": "667"
              },
              "PCW_CPU_PERIPHERAL_CLKSRC": {
                "value": "ARM PLL"
              },
              "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
                "value": "33.333333"
              },
              "PCW_DCI_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.159"
              },
              "PCW_DDR_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DDR_RAM_HIGHADDR": {
                "value": "0x3FFFFFFF"
              },
              "PCW_ENET0_ENET0_IO": {
                "value": "MIO 16 .. 27"
              },
              "PCW_ENET0_GRP_MDIO_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_GRP_MDIO_IO": {
                "value": "MIO 52 .. 53"
              },
              "PCW_ENET0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "1000 Mbps"
              },
              "PCW_ENET0_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_ENET1_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_ENET_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_ENET_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_ENET_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_EN_4K_TIMER": {
                "value": "0"
              },
              "PCW_EN_CLK1_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK2_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK3_PORT": {
                "value": "1"
              },
              "PCW_EN_EMIO_I2C0": {
                "value": "1"
              },
              "PCW_EN_ENET0": {
                "value": "1"
              },
              "PCW_EN_GPIO": {
                "value": "1"
              },
              "PCW_EN_I2C0": {
                "value": "1"
              },
              "PCW_EN_QSPI": {
                "value": "1"
              },
              "PCW_EN_RST3_PORT": {
                "value": "1"
              },
              "PCW_EN_SDIO0": {
                "value": "1"
              },
              "PCW_EN_UART1": {
                "value": "1"
              },
              "PCW_EN_USB0": {
                "value": "1"
              },
              "PCW_FCLK1_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_FCLK_CLK1_BUF": {
                "value": "TRUE"
              },
              "PCW_FCLK_CLK2_BUF": {
                "value": "TRUE"
              },
              "PCW_FCLK_CLK3_BUF": {
                "value": "TRUE"
              },
              "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "133"
              },
              "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_FPGA_FCLK1_ENABLE": {
                "value": "1"
              },
              "PCW_FPGA_FCLK2_ENABLE": {
                "value": "1"
              },
              "PCW_FPGA_FCLK3_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_MIO_GPIO_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_MIO_GPIO_IO": {
                "value": "MIO"
              },
              "PCW_GPIO_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_I2C0_I2C0_IO": {
                "value": "EMIO"
              },
              "PCW_I2C0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_I2C0_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_I2C_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_I2C_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_I2C_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_IRQ_F2P_INTR": {
                "value": "1"
              },
              "PCW_IRQ_F2P_MODE": {
                "value": "DIRECT"
              },
              "PCW_MIO_0_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_0_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_0_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_10_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_10_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_10_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_11_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_11_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_11_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_12_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_12_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_12_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_13_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_13_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_13_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_14_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_14_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_14_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_15_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_15_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_15_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_16_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_16_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_16_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_17_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_17_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_17_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_18_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_18_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_18_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_19_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_19_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_19_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_1_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_1_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_1_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_20_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_20_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_20_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_21_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_21_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_21_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_22_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_22_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_22_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_23_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_23_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_23_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_24_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_24_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_24_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_25_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_25_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_25_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_26_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_26_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_26_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_27_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_27_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_27_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_28_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_28_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_28_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_29_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_29_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_29_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_2_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_2_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_30_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_30_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_30_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_31_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_31_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_31_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_32_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_32_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_32_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_33_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_33_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_33_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_34_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_34_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_34_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_35_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_35_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_35_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_36_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_36_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_36_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_37_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_37_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_37_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_38_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_38_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_38_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_39_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_39_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_39_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_3_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_3_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_40_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_40_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_40_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_41_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_41_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_41_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_42_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_42_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_42_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_43_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_43_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_43_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_44_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_44_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_44_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_45_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_45_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_45_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_46_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_46_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_46_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_47_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_47_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_47_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_48_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_48_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_48_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_49_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_49_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_49_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_4_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_4_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_50_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_50_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_50_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_51_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_51_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_51_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_52_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_52_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_52_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_53_IOTYPE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_MIO_53_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_53_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_5_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_5_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_6_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_6_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_7_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_7_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_8_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_8_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_9_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_9_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_9_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_TREE_PERIPHERALS": {
                "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
              },
              "PCW_MIO_TREE_SIGNALS": {
                "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
              },
              "PCW_OVERRIDE_BASIC_CLOCK": {
                "value": "0"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY0": {
                "value": "0.221"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY1": {
                "value": "0.222"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY2": {
                "value": "0.217"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY3": {
                "value": "0.244"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "-0.050"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "-0.044"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "-0.035"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "-0.100"
              },
              "PCW_PCAP_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_PJTAG_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_PLL_BYPASSMODE_ENABLE": {
                "value": "0"
              },
              "PCW_PRESET_BANK0_VOLTAGE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_PRESET_BANK1_VOLTAGE": {
                "value": "LVCMOS 1.8V"
              },
              "PCW_QSPI_GRP_FBCLK_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_GRP_FBCLK_IO": {
                "value": "MIO 8"
              },
              "PCW_QSPI_GRP_IO1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_GRP_SINGLE_SS_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_QSPI_GRP_SS1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_INTERNAL_HIGHADDRESS": {
                "value": "0xFCFFFFFF"
              },
              "PCW_QSPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_QSPI_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_QSPI_QSPI_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_SD0_GRP_CD_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_CD_IO": {
                "value": "MIO 47"
              },
              "PCW_SD0_GRP_POW_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_GRP_WP_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_SD0_IO": {
                "value": "MIO 40 .. 45"
              },
              "PCW_SDIO_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_SDIO_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_SINGLE_QSPI_DATA_MODE": {
                "value": "x4"
              },
              "PCW_SMC_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_TPIU_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_UART1_BAUD_RATE": {
                "value": "115200"
              },
              "PCW_UART1_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART1_UART1_IO": {
                "value": "MIO 48 .. 49"
              },
              "PCW_UART_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_UART_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_UART_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                "value": "533.333374"
              },
              "PCW_UIPARAM_DDR_ADV_ENABLE": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_AL": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_BL": {
                "value": "8"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY0": {
                "value": "0.221"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY1": {
                "value": "0.222"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY2": {
                "value": "0.217"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY3": {
                "value": "0.244"
              },
              "PCW_UIPARAM_DDR_BUS_WIDTH": {
                "value": "32 Bit"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
                "value": "18.8"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
                "value": "80.4535"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
                "value": "18.8"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
                "value": "80.4535"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
                "value": "18.8"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
                "value": "80.4535"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
                "value": "18.8"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
                "value": "80.4535"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
                "value": "22.8"
              },
              "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
                "value": "105.056"
              },
              "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
                "value": "27.9"
              },
              "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
                "value": "66.904"
              },
              "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
                "value": "22.9"
              },
              "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
                "value": "89.1715"
              },
              "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
                "value": "29.4"
              },
              "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
                "value": "113.63"
              },
              "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "-0.050"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "-0.044"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "-0.035"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "-0.100"
              },
              "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
                "value": "22.8"
              },
              "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
                "value": "98.503"
              },
              "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
                "value": "27.9"
              },
              "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
                "value": "68.5855"
              },
              "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
                "value": "22.9"
              },
              "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
                "value": "90.295"
              },
              "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
                "value": "29.4"
              },
              "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
                "value": "103.977"
              },
              "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_ENABLE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_FREQ_MHZ": {
                "value": "533.333333"
              },
              "PCW_UIPARAM_DDR_HIGH_TEMP": {
                "value": "Normal (0-85)"
              },
              "PCW_UIPARAM_DDR_MEMORY_TYPE": {
                "value": "DDR 3 (Low Voltage)"
              },
              "PCW_UIPARAM_DDR_PARTNO": {
                "value": "MT41K256M16 RE-125"
              },
              "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
                "value": "0"
              },
              "PCW_USB0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_IO": {
                "value": "MIO 46"
              },
              "PCW_USB0_USB0_IO": {
                "value": "MIO 28 .. 39"
              },
              "PCW_USB_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_USB_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_USE_AXI_NONSECURE": {
                "value": "0"
              },
              "PCW_USE_CROSS_TRIGGER": {
                "value": "0"
              },
              "PCW_USE_FABRIC_INTERRUPT": {
                "value": "1"
              },
              "PCW_USE_M_AXI_GP0": {
                "value": "1"
              },
              "PCW_USE_M_AXI_GP1": {
                "value": "1"
              },
              "PCW_USE_S_AXI_HP0": {
                "value": "1"
              },
              "PCW_USE_S_AXI_HP1": {
                "value": "1"
              },
              "PCW_USE_S_AXI_HP2": {
                "value": "1"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32",
                  "local_memory_map": {
                    "name": "Data",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "address_block": {
                        "name": "segment1",
                        "display_name": "segment1",
                        "base_address": "0x00000000",
                        "range": "256K",
                        "width": "18",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "segment2",
                        "display_name": "segment2",
                        "base_address": "0x00040000",
                        "range": "256K",
                        "width": "19",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "segment3",
                        "display_name": "segment3",
                        "base_address": "0x00080000",
                        "range": "512K",
                        "width": "20",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "segment4",
                        "display_name": "segment4",
                        "base_address": "0x00100000",
                        "range": "1023M",
                        "width": "30",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "M_AXI_GP0",
                        "display_name": "M_AXI_GP0",
                        "base_address": "0x40000000",
                        "range": "1G",
                        "width": "31",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "M_AXI_GP1",
                        "display_name": "M_AXI_GP1",
                        "base_address": "0x80000000",
                        "range": "1G",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "IO_Peripheral_Registers",
                        "display_name": "IO Peripheral Registers",
                        "base_address": "0xE0000000",
                        "range": "3M",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "SMC_Memories",
                        "display_name": "SMC Memories",
                        "base_address": "0xE1000000",
                        "range": "80M",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "SLCR_Registers",
                        "display_name": "SLCR Registers",
                        "base_address": "0xF8000000",
                        "range": "3K",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "PS_System_Registers",
                        "display_name": "PS System Registers",
                        "base_address": "0xF8001000",
                        "range": "8252K",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "CPU_Private_Registers",
                        "display_name": "CPU Private Registers",
                        "base_address": "0xF8900000",
                        "range": "6156K",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "segment5",
                        "display_name": "segment5",
                        "base_address": "0xFC000000",
                        "range": "32M",
                        "width": "32",
                        "usage": "register"
                      },
                      "address_block": {
                        "name": "segment6",
                        "display_name": "segment6",
                        "base_address": "0xFFFC0000",
                        "range": "256K",
                        "width": "32",
                        "usage": "register"
                      }
                    }
                  }
                }
              }
            },
            "interface_ports": {
              "M_AXI_GP0": {
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x40000000",
                  "maximum": "0x7FFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_GP1": {
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x80000000",
                  "maximum": "0xBFFFFFFF",
                  "width": "32"
                }
              },
              "S_AXI_HP0": {
                "mode": "Slave",
                "memory_map_ref": "S_AXI_HP0"
              },
              "S_AXI_HP1": {
                "mode": "Slave",
                "memory_map_ref": "S_AXI_HP1"
              },
              "S_AXI_HP2": {
                "mode": "Slave",
                "memory_map_ref": "S_AXI_HP2"
              }
            }
          },
          "axi_vdma_0": {
            "vlnv": "xilinx.com:ip:axi_vdma:6.3",
            "xci_name": "design_1_axi_vdma_0_0",
            "parameters": {
              "c_m_axis_mm2s_tdata_width": {
                "value": "24"
              },
              "c_mm2s_linebuffer_depth": {
                "value": "2048"
              },
              "c_s2mm_linebuffer_depth": {
                "value": "2048"
              },
              "c_s2mm_max_burst_length": {
                "value": "32"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                },
                "Data_S2MM": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "interface_ports": {
              "M_AXI_MM2S": {
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              },
              "M_AXI_S2MM": {
                "mode": "Master",
                "address_space_ref": "Data_S2MM",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            }
          },
          "xlconcat_0": {
            "vlnv": "xilinx.com:ip:xlconcat:2.1",
            "xci_name": "design_1_xlconcat_0_0",
            "parameters": {
              "NUM_PORTS": {
                "value": "5"
              },
              "dout_width": {
                "value": "5"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_0"
          },
          "axi_mem_intercon_HP0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_1_axi_mem_intercon_HP0_0",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_2",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "2"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_s01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_1",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI3"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "m00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "m00_couplers_to_axi_mem_intercon_HP0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "axi_mem_intercon_HP0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "axi_mem_intercon_HP0_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              }
            },
            "nets": {
              "axi_mem_intercon_HP0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "m00_couplers/S_ACLK"
                ]
              },
              "axi_mem_intercon_HP0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "S01_ACLK_1": {
                "ports": [
                  "S01_ACLK",
                  "s01_couplers/S_ACLK"
                ]
              },
              "S01_ARESETN_1": {
                "ports": [
                  "S01_ARESETN",
                  "s01_couplers/S_ARESETN"
                ]
              },
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              }
            }
          },
          "proc_sys_reset_0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_0_0"
          },
          "rst_ps7_0_100M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_rst_ps7_0_100M_0"
          },
          "rst_ps7_0_133M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_rst_ps7_0_133M_0"
          },
          "axi_gpio_video": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_video_0",
            "parameters": {
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO2_WIDTH": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              },
              "C_INTERRUPT_PRESENT": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "proc_sys_reset_1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "design_1_proc_sys_reset_0_1"
          },
          "ps7_0_axi_periph_GP1": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_1_ps7_0_axi_periph_GP0_1",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_4",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_2",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              },
              "m07_couplers_to_ps7_0_axi_periph_GP1": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "m05_couplers_to_ps7_0_axi_periph_GP1": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m00_couplers_to_ps7_0_axi_periph_GP1": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "ps7_0_axi_periph_GP1_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "m04_couplers_to_ps7_0_axi_periph_GP1": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "m01_couplers_to_ps7_0_axi_periph_GP1": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "m03_couplers_to_ps7_0_axi_periph_GP1": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m06_couplers_to_ps7_0_axi_periph_GP1": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_ps7_0_axi_periph_GP1": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "ps7_0_axi_periph_GP1_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m05_couplers/M_ACLK",
                  "m06_couplers/M_ACLK",
                  "m07_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK"
                ]
              },
              "ps7_0_axi_periph_GP1_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m05_couplers/M_ARESETN",
                  "m06_couplers/M_ARESETN",
                  "m07_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI_HP2_1": {
            "interface_ports": [
              "S_AXI_HP2",
              "processing_system7_0/S_AXI_HP2"
            ]
          },
          "ps7_0_axi_periph_GP1_M06_AXI": {
            "interface_ports": [
              "M06_AXI1",
              "ps7_0_axi_periph_GP1/M06_AXI"
            ]
          },
          "ps7_0_axi_periph_GP1_M02_AXI": {
            "interface_ports": [
              "M08_AXI",
              "ps7_0_axi_periph_GP1/M02_AXI"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "FIXED_IO",
              "processing_system7_0/FIXED_IO"
            ]
          },
          "ps7_0_axi_periph_GP0_M02_AXI": {
            "interface_ports": [
              "ps7_0_axi_periph_GP0/M02_AXI",
              "axi_gpio_video/S_AXI"
            ]
          },
          "ps7_0_axi_periph_GP1_M07_AXI": {
            "interface_ports": [
              "M07_AXI1",
              "ps7_0_axi_periph_GP1/M07_AXI"
            ]
          },
          "axi_vdma_0_M_AXI_MM2S": {
            "interface_ports": [
              "axi_mem_intercon_HP0/S00_AXI",
              "axi_vdma_0/M_AXI_MM2S"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "hdmi_in_hpd",
              "axi_gpio_video/GPIO"
            ]
          },
          "S_AXI_HP1_1": {
            "interface_ports": [
              "S_AXI_HP1",
              "processing_system7_0/S_AXI_HP1"
            ]
          },
          "Conn8": {
            "interface_ports": [
              "M01_AXI",
              "ps7_0_axi_periph_GP0/M01_AXI"
            ]
          },
          "ps7_0_axi_periph_GP1_M00_AXI": {
            "interface_ports": [
              "M05_AXI",
              "ps7_0_axi_periph_GP1/M00_AXI"
            ]
          },
          "axi_vdma_0_M_AXI_S2MM": {
            "interface_ports": [
              "axi_mem_intercon_HP0/S01_AXI",
              "axi_vdma_0/M_AXI_S2MM"
            ]
          },
          "ps7_0_axi_periph_GP1_M05_AXI": {
            "interface_ports": [
              "M05_AXI1",
              "ps7_0_axi_periph_GP1/M05_AXI"
            ]
          },
          "ps7_0_axi_periph_GP1_M04_AXI": {
            "interface_ports": [
              "M04_AXI1",
              "ps7_0_axi_periph_GP1/M04_AXI"
            ]
          },
          "Conn9": {
            "interface_ports": [
              "S_AXIS_S2MM",
              "axi_vdma_0/S_AXIS_S2MM"
            ]
          },
          "axi_mem_intercon_HP0_M00_AXI": {
            "interface_ports": [
              "axi_mem_intercon_HP0/M00_AXI",
              "processing_system7_0/S_AXI_HP0"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "DDR",
              "processing_system7_0/DDR"
            ]
          },
          "processing_system7_0_M_AXI_GP0": {
            "interface_ports": [
              "processing_system7_0/M_AXI_GP0",
              "ps7_0_axi_periph_GP0/S00_AXI"
            ]
          },
          "ps7_0_axi_periph_GP1_M01_AXI": {
            "interface_ports": [
              "M06_AXI",
              "ps7_0_axi_periph_GP1/M01_AXI"
            ]
          },
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "axi_vdma_0/S_AXI_LITE",
              "ps7_0_axi_periph_GP0/M00_AXI"
            ]
          },
          "Conn6": {
            "interface_ports": [
              "M_AXIS_MM2S",
              "axi_vdma_0/M_AXIS_MM2S"
            ]
          },
          "Conn5": {
            "interface_ports": [
              "M03_AXI",
              "ps7_0_axi_periph_GP0/M03_AXI"
            ]
          },
          "ps7_0_axi_periph_GP1_M03_AXI": {
            "interface_ports": [
              "M07_AXI",
              "ps7_0_axi_periph_GP1/M03_AXI"
            ]
          },
          "Conn7": {
            "interface_ports": [
              "M04_AXI",
              "ps7_0_axi_periph_GP0/M04_AXI"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "hdmi_out_ddc",
              "processing_system7_0/IIC_0"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "ps7_0_axi_periph_GP1/S00_AXI",
              "processing_system7_0/M_AXI_GP1"
            ]
          }
        },
        "nets": {
          "rst_ps7_0_100M_interconnect_aresetn": {
            "ports": [
              "rst_ps7_0_100M/interconnect_aresetn",
              "ps7_0_axi_periph_GP0/ARESETN",
              "ps7_0_axi_periph_GP1/M03_ARESETN",
              "ps7_0_axi_periph_GP1/M02_ARESETN",
              "ps7_0_axi_periph_GP1/M01_ARESETN",
              "ps7_0_axi_periph_GP1/M00_ARESETN",
              "ps7_0_axi_periph_GP1/S00_ARESETN",
              "ps7_0_axi_periph_GP1/ARESETN",
              "ps7_0_axi_periph_GP1/M04_ARESETN",
              "ps7_0_axi_periph_GP1/M07_ARESETN",
              "ps7_0_axi_periph_GP1/M06_ARESETN",
              "ps7_0_axi_periph_GP1/M05_ARESETN",
              "interconnect_aresetn"
            ]
          },
          "xlconcat_0_dout": {
            "ports": [
              "xlconcat_0/dout",
              "processing_system7_0/IRQ_F2P"
            ]
          },
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "processing_system7_0/FCLK_RESET0_N",
              "proc_sys_reset_0/ext_reset_in",
              "rst_ps7_0_100M/ext_reset_in",
              "rst_ps7_0_133M/ext_reset_in"
            ]
          },
          "axi_vdma_0_mm2s_introut": {
            "ports": [
              "axi_vdma_0/mm2s_introut",
              "xlconcat_0/In0"
            ]
          },
          "axi_vdma_0_s2mm_introut": {
            "ports": [
              "axi_vdma_0/s2mm_introut",
              "xlconcat_0/In1"
            ]
          },
          "rst_ps7_0_133M_interconnect_aresetn": {
            "ports": [
              "rst_ps7_0_133M/interconnect_aresetn",
              "axi_mem_intercon_HP0/ARESETN"
            ]
          },
          "rst_ps7_0_133M_peripheral_aresetn": {
            "ports": [
              "rst_ps7_0_133M/peripheral_aresetn",
              "axi_mem_intercon_HP0/S00_ARESETN",
              "axi_mem_intercon_HP0/M00_ARESETN",
              "axi_mem_intercon_HP0/S01_ARESETN",
              "peripheral_aresetn3"
            ]
          },
          "proc_sys_reset_0_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_0/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          },
          "In4_1": {
            "ports": [
              "In4",
              "xlconcat_0/In4"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "processing_system7_0/FCLK_CLK0",
              "FCLK_CLK0",
              "processing_system7_0/M_AXI_GP0_ACLK",
              "axi_vdma_0/s_axi_lite_aclk",
              "ps7_0_axi_periph_GP0/S00_ACLK",
              "ps7_0_axi_periph_GP0/M00_ACLK",
              "ps7_0_axi_periph_GP0/M01_ACLK",
              "ps7_0_axi_periph_GP0/M02_ACLK",
              "ps7_0_axi_periph_GP0/M03_ACLK",
              "ps7_0_axi_periph_GP0/M04_ACLK",
              "rst_ps7_0_100M/slowest_sync_clk",
              "ps7_0_axi_periph_GP0/ACLK",
              "axi_gpio_video/s_axi_aclk",
              "processing_system7_0/M_AXI_GP1_ACLK",
              "ps7_0_axi_periph_GP1/S00_ACLK",
              "ps7_0_axi_periph_GP1/M00_ACLK",
              "ps7_0_axi_periph_GP1/M01_ACLK",
              "ps7_0_axi_periph_GP1/M02_ACLK",
              "ps7_0_axi_periph_GP1/M03_ACLK",
              "ps7_0_axi_periph_GP1/ACLK",
              "ps7_0_axi_periph_GP1/M04_ACLK",
              "ps7_0_axi_periph_GP1/M07_ACLK",
              "ps7_0_axi_periph_GP1/M06_ACLK",
              "ps7_0_axi_periph_GP1/M05_ACLK"
            ]
          },
          "rst_ps7_0_100M_peripheral_aresetn": {
            "ports": [
              "rst_ps7_0_100M/peripheral_aresetn",
              "peripheral_aresetn1",
              "axi_vdma_0/axi_resetn",
              "ps7_0_axi_periph_GP0/M00_ARESETN",
              "ps7_0_axi_periph_GP0/M01_ARESETN",
              "ps7_0_axi_periph_GP0/M02_ARESETN",
              "ps7_0_axi_periph_GP0/M03_ARESETN",
              "ps7_0_axi_periph_GP0/M04_ARESETN",
              "ps7_0_axi_periph_GP0/S00_ARESETN",
              "axi_gpio_video/s_axi_aresetn"
            ]
          },
          "processing_system7_0_FCLK_CLK2": {
            "ports": [
              "processing_system7_0/FCLK_CLK2",
              "FCLK_CLK2"
            ]
          },
          "proc_sys_reset_0_peripheral_reset": {
            "ports": [
              "proc_sys_reset_0/peripheral_reset",
              "peripheral_reset"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "dout"
            ]
          },
          "processing_system7_0_FCLK_CLK1": {
            "ports": [
              "processing_system7_0/FCLK_CLK1",
              "FCLK_CLK1",
              "axi_mem_intercon_HP0/ACLK",
              "axi_mem_intercon_HP0/S00_ACLK",
              "axi_mem_intercon_HP0/M00_ACLK",
              "axi_mem_intercon_HP0/S01_ACLK",
              "axi_vdma_0/m_axi_mm2s_aclk",
              "axi_vdma_0/m_axis_mm2s_aclk",
              "axi_vdma_0/m_axi_s2mm_aclk",
              "axi_vdma_0/s_axis_s2mm_aclk",
              "rst_ps7_0_133M/slowest_sync_clk",
              "processing_system7_0/S_AXI_HP0_ACLK",
              "processing_system7_0/S_AXI_HP1_ACLK",
              "processing_system7_0/S_AXI_HP2_ACLK"
            ]
          },
          "aux_reset_in_1": {
            "ports": [
              "aux_reset_in",
              "proc_sys_reset_0/aux_reset_in",
              "axi_gpio_video/gpio2_io_i"
            ]
          },
          "slowest_sync_clk_1": {
            "ports": [
              "slowest_sync_clk",
              "proc_sys_reset_0/slowest_sync_clk"
            ]
          },
          "In2_1": {
            "ports": [
              "In2",
              "xlconcat_0/In2"
            ]
          },
          "axi_gpio_video_ip2intc_irpt": {
            "ports": [
              "axi_gpio_video/ip2intc_irpt",
              "xlconcat_0/In3"
            ]
          },
          "processing_system7_0_FCLK_CLK3": {
            "ports": [
              "processing_system7_0/FCLK_CLK3",
              "FCLK_CLK3",
              "proc_sys_reset_1/slowest_sync_clk"
            ]
          },
          "processing_system7_0_FCLK_RESET3_N": {
            "ports": [
              "processing_system7_0/FCLK_RESET3_N",
              "proc_sys_reset_1/ext_reset_in"
            ]
          },
          "proc_sys_reset_1_peripheral_aresetn": {
            "ports": [
              "proc_sys_reset_1/peripheral_aresetn",
              "peripheral_aresetn2"
            ]
          }
        }
      },
      "HDMI_in_interface": {
        "interface_ports": {
          "hdmi_in": {
            "mode": "Slave",
            "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
          },
          "hdmi_in_ddc": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:iic_rtl:1.0"
          },
          "ctrl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "aRst_n": {
            "type": "rst",
            "direction": "I"
          },
          "PixelClk": {
            "type": "clk",
            "direction": "O"
          },
          "RefClk": {
            "type": "clk",
            "direction": "I"
          },
          "pLocked": {
            "direction": "O"
          },
          "vid_io_in_reset": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "resetn": {
            "type": "rst",
            "direction": "I"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "dvi2rgb_1": {
            "vlnv": "digilentinc.com:ip:dvi2rgb:2.0",
            "xci_name": "design_1_dvi2rgb_1_0",
            "parameters": {
              "IIC_BOARD_INTERFACE": {
                "value": "hdmi_in_ddc"
              },
              "TMDS_BOARD_INTERFACE": {
                "value": "hdmi_in"
              },
              "kAddBUFG": {
                "value": "false"
              },
              "kClkRange": {
                "value": "1"
              },
              "kDebug": {
                "value": "false"
              },
              "kEdidFileName": {
                "value": "dgl_1080p_cea.data"
              },
              "kRstActiveHigh": {
                "value": "false"
              }
            }
          },
          "v_vid_in_axi4s_0": {
            "vlnv": "xilinx.com:ip:v_vid_in_axi4s:4.0",
            "xci_name": "design_1_v_vid_in_axi4s_0_0",
            "parameters": {
              "C_ADDR_WIDTH": {
                "value": "12"
              },
              "C_HAS_ASYNC_CLK": {
                "value": "1"
              }
            }
          },
          "v_tc_in": {
            "vlnv": "xilinx.com:ip:v_tc:6.2",
            "xci_name": "design_1_v_tc_in_0",
            "parameters": {
              "HAS_INTC_IF": {
                "value": "true"
              },
              "enable_generation": {
                "value": "false"
              },
              "horizontal_blank_detection": {
                "value": "false"
              },
              "vertical_blank_detection": {
                "value": "false"
              }
            }
          },
          "axis_subset_converter_in": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "design_1_axis_subset_converter_in_0",
            "parameters": {
              "M_HAS_TLAST": {
                "value": "1"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "M_TUSER_WIDTH": {
                "value": "1"
              },
              "S_HAS_TLAST": {
                "value": "1"
              },
              "S_HAS_TREADY": {
                "value": "1"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "S_TUSER_WIDTH": {
                "value": "1"
              },
              "TDATA_REMAP": {
                "value": "tdata[23:16],tdata[7:0],tdata[15:8]"
              },
              "TLAST_REMAP": {
                "value": "tlast[0]"
              },
              "TUSER_REMAP": {
                "value": "tuser[0:0]"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "M_AXIS",
              "axis_subset_converter_in/M_AXIS"
            ]
          },
          "dvi2rgb_1_RGB": {
            "interface_ports": [
              "dvi2rgb_1/RGB",
              "v_vid_in_axi4s_0/vid_io_in"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "hdmi_in",
              "dvi2rgb_1/TMDS"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "ctrl",
              "v_tc_in/ctrl"
            ]
          },
          "v_vid_in_axi4s_0_video_out": {
            "interface_ports": [
              "v_vid_in_axi4s_0/video_out",
              "axis_subset_converter_in/S_AXIS"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "hdmi_in_ddc",
              "dvi2rgb_1/DDC"
            ]
          },
          "v_vid_in_axi4s_0_vtiming_out": {
            "interface_ports": [
              "v_vid_in_axi4s_0/vtiming_out",
              "v_tc_in/vtiming_in"
            ]
          }
        },
        "nets": {
          "aRst_n_1": {
            "ports": [
              "aRst_n",
              "dvi2rgb_1/aRst_n",
              "v_tc_in/s_axi_aresetn"
            ]
          },
          "dvi2rgb_1_PixelClk": {
            "ports": [
              "dvi2rgb_1/PixelClk",
              "PixelClk",
              "v_vid_in_axi4s_0/vid_io_in_clk",
              "v_tc_in/clk"
            ]
          },
          "RefClk_1": {
            "ports": [
              "RefClk",
              "dvi2rgb_1/RefClk"
            ]
          },
          "dvi2rgb_1_pLocked": {
            "ports": [
              "dvi2rgb_1/pLocked",
              "pLocked"
            ]
          },
          "vid_io_in_reset_1": {
            "ports": [
              "vid_io_in_reset",
              "v_vid_in_axi4s_0/vid_io_in_reset"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "v_vid_in_axi4s_0/aresetn",
              "axis_subset_converter_in/aresetn"
            ]
          },
          "aclk_1": {
            "ports": [
              "aclk",
              "v_vid_in_axi4s_0/aclk",
              "axis_subset_converter_in/aclk"
            ]
          },
          "resetn_1": {
            "ports": [
              "resetn",
              "v_tc_in/resetn"
            ]
          },
          "v_tc_in_irq": {
            "ports": [
              "v_tc_in/irq",
              "irq"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "v_tc_in/s_axi_aclk"
            ]
          }
        }
      },
      "HDMI_out_interface": {
        "interface_ports": {
          "hdmi_out": {
            "mode": "Master",
            "vlnv": "digilentinc.com:interface:tmds_rtl:1.0"
          },
          "ctrl": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "s00_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "video_in": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "irq": {
            "type": "intr",
            "direction": "O"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          }
        },
        "components": {
          "rgb2dvi_0": {
            "vlnv": "digilentinc.com:ip:rgb2dvi:1.4",
            "xci_name": "design_1_rgb2dvi_0_0",
            "parameters": {
              "TMDS_BOARD_INTERFACE": {
                "value": "hdmi_out"
              },
              "kGenerateSerialClk": {
                "value": "false"
              },
              "kRstActiveHigh": {
                "value": "false"
              }
            }
          },
          "v_axi4s_vid_out_0": {
            "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
            "xci_name": "design_1_v_axi4s_vid_out_0_0",
            "parameters": {
              "C_ADDR_WIDTH": {
                "value": "12"
              },
              "C_HAS_ASYNC_CLK": {
                "value": "1"
              },
              "C_VTG_MASTER_SLAVE": {
                "value": "1"
              }
            }
          },
          "v_tc_out": {
            "vlnv": "xilinx.com:ip:v_tc:6.2",
            "xci_name": "design_1_v_tc_out_0",
            "parameters": {
              "enable_detection": {
                "value": "false"
              }
            }
          },
          "axi_dynclk_0": {
            "vlnv": "digilentinc.com:ip:axi_dynclk:1.0",
            "xci_name": "design_1_axi_dynclk_0_0"
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "hdmi_out",
              "rgb2dvi_0/TMDS"
            ]
          },
          "Conn3": {
            "interface_ports": [
              "ctrl",
              "v_tc_out/ctrl"
            ]
          },
          "Conn4": {
            "interface_ports": [
              "s00_axi",
              "axi_dynclk_0/s00_axi"
            ]
          },
          "v_axi4s_vid_out_0_vid_io_out": {
            "interface_ports": [
              "rgb2dvi_0/RGB",
              "v_axi4s_vid_out_0/vid_io_out"
            ]
          },
          "v_tc_out_vtiming_out": {
            "interface_ports": [
              "v_axi4s_vid_out_0/vtiming_in",
              "v_tc_out/vtiming_out"
            ]
          },
          "video_in_1": {
            "interface_ports": [
              "video_in",
              "v_axi4s_vid_out_0/video_in"
            ]
          }
        },
        "nets": {
          "PixelClk_1": {
            "ports": [
              "axi_dynclk_0/PXL_CLK_O",
              "rgb2dvi_0/PixelClk",
              "v_axi4s_vid_out_0/vid_io_out_clk",
              "v_tc_out/clk"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "v_axi4s_vid_out_0/aresetn"
            ]
          },
          "aclk_1": {
            "ports": [
              "aclk",
              "v_axi4s_vid_out_0/aclk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "v_tc_out/s_axi_aresetn",
              "axi_dynclk_0/s00_axi_aresetn"
            ]
          },
          "v_axi4s_vid_out_0_vtg_ce": {
            "ports": [
              "v_axi4s_vid_out_0/vtg_ce",
              "v_tc_out/gen_clken"
            ]
          },
          "v_tc_out_irq": {
            "ports": [
              "v_tc_out/irq",
              "irq"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "v_tc_out/s_axi_aclk",
              "axi_dynclk_0/s00_axi_aclk",
              "axi_dynclk_0/REF_CLK_I"
            ]
          },
          "axi_dynclk_0_LOCKED_O": {
            "ports": [
              "axi_dynclk_0/LOCKED_O",
              "rgb2dvi_0/aRst_n"
            ]
          },
          "axi_dynclk_0_PXL_CLK_5X_O": {
            "ports": [
              "axi_dynclk_0/PXL_CLK_5X_O",
              "rgb2dvi_0/SerialClk"
            ]
          }
        }
      },
      "ISP": {
        "interface_ports": {
          "S_AXI_LITE": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ap_clk": {
            "type": "clk",
            "direction": "I"
          },
          "ap_rst_n": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_lite_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "ACLK": {
            "type": "clk",
            "direction": "I"
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "GradientGenUnit_0": {
            "vlnv": "Deverene:DVR-002:GradientGenUnit:1.0",
            "xci_name": "design_1_GradientGenUnit_0_0"
          },
          "axis_broadcaster_0": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "design_1_axis_broadcaster_0_0",
            "parameters": {
              "M02_TDATA_REMAP": {
                "value": "tdata[7:0]"
              },
              "NUM_MI": {
                "value": "3"
              }
            }
          },
          "GradConvGenerator_A": {
            "vlnv": "Deverne:DVR-002:GradConvolutionUnit:1.0",
            "xci_name": "design_1_GradConvolutionUnit_0_0"
          },
          "GradConvGenerator_B": {
            "vlnv": "Deverne:DVR-002:GradConvolutionUnit:1.0",
            "xci_name": "design_1_GradConvGenerator_A_0"
          },
          "axis_broadcaster_1": {
            "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
            "xci_name": "design_1_axis_broadcaster_0_1",
            "parameters": {
              "M02_TDATA_REMAP": {
                "value": "tdata[7:0]"
              },
              "NUM_MI": {
                "value": "3"
              }
            }
          },
          "GradConvGenerator_C": {
            "vlnv": "Deverne:DVR-002:GradConvolutionUnit:1.0",
            "xci_name": "design_1_GradConvGenerator_B_0"
          },
          "GaussianUnit_0": {
            "vlnv": "Deverne:DVR-002:GaussianUnit:1.0",
            "xci_name": "design_1_GaussianUnit_0_0"
          },
          "GaussianUnit_1": {
            "vlnv": "Deverne:DVR-002:GaussianUnit:1.0",
            "xci_name": "design_1_GaussianUnit_0_1"
          },
          "GaussianUnit_2": {
            "vlnv": "Deverne:DVR-002:GaussianUnit:1.0",
            "xci_name": "design_1_GaussianUnit_1_0"
          },
          "CornerResponseUnit_0": {
            "vlnv": "Deverne:DVR-002:CornerResponseUnit:1.0",
            "xci_name": "design_1_CornerResponseUnit_0_0"
          },
          "axi_vdma_0": {
            "vlnv": "xilinx.com:ip:axi_vdma:6.3",
            "xci_name": "design_1_axi_vdma_0_2",
            "parameters": {
              "c_include_s2mm": {
                "value": "0"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "24"
              },
              "c_mm2s_linebuffer_depth": {
                "value": "2048"
              },
              "c_num_fstores": {
                "value": "1"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data_MM2S": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "interface_ports": {
              "M_AXI_MM2S": {
                "mode": "Master",
                "address_space_ref": "Data_MM2S",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            }
          },
          "GPIO_dim_register": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_axi_gpio_0_0",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "GPIO_param_register": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_Image_dim_register_0",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "0"
              },
              "C_GPIO2_WIDTH": {
                "value": "16"
              },
              "C_GPIO_WIDTH": {
                "value": "16"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "GPIO_control_register": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_ISP_param_register_0",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "0"
              }
            }
          },
          "axi_mem_intercon": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_1_axi_mem_intercon_1",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "design_1_xbar_6",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "2"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  },
                  "S01_AXI": {
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "design_1_auto_cc_0",
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_auto_cc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "auto_cc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_cc/s_axi_aresetn"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_1_auto_us_0",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "64"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_cc": {
                    "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                    "xci_name": "design_1_auto_cc_1",
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_auto_cc": {
                    "interface_ports": [
                      "auto_us/M_AXI",
                      "auto_cc/S_AXI"
                    ]
                  },
                  "auto_cc_to_s01_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_cc/M_AXI"
                    ]
                  },
                  "s01_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk",
                      "auto_cc/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn",
                      "auto_cc/s_axi_aresetn"
                    ]
                  },
                  "M_ACLK_1": {
                    "ports": [
                      "M_ACLK",
                      "auto_cc/m_axi_aclk"
                    ]
                  },
                  "M_ARESETN_1": {
                    "ports": [
                      "M_ARESETN",
                      "auto_cc/m_axi_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_3",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI3"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_mem_intercon_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "m00_couplers_to_axi_mem_intercon": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "axi_mem_intercon_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              }
            },
            "nets": {
              "axi_mem_intercon_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "m00_couplers/S_ACLK"
                ]
              },
              "axi_mem_intercon_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              },
              "S01_ACLK_1": {
                "ports": [
                  "S01_ACLK",
                  "s01_couplers/S_ACLK"
                ]
              },
              "S01_ARESETN_1": {
                "ports": [
                  "S01_ARESETN",
                  "s01_couplers/S_ARESETN"
                ]
              },
              "M00_ACLK_1": {
                "ports": [
                  "M00_ACLK",
                  "m00_couplers/M_ACLK"
                ]
              },
              "M00_ARESETN_1": {
                "ports": [
                  "M00_ARESETN",
                  "m00_couplers/M_ARESETN"
                ]
              }
            }
          },
          "ColorToGrayUnit_0": {
            "vlnv": "Deverne:DVR-002:ColorToGrayUnit:1.0",
            "xci_name": "design_1_ColorToGrayUnit_0_0"
          },
          "DataMoverUnit_s2mm_3_0": {
            "vlnv": "Boutigny_L:PH920:DataMoverUnit_s2mm_32bits:1.0",
            "xci_name": "design_1_DataMoverUnit_s2mm_3_0_0",
            "addressing": {
              "address_spaces": {
                "Data_m_axi_MM_video_out": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "interface_ports": {
              "m_axi_MM_video_out": {
                "mode": "Master",
                "address_space_ref": "Data_m_axi_MM_video_out",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            }
          },
          "GPIO_BAR_register": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_GPIO_dim_register_0",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "0"
              }
            }
          },
          "GND": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "design_1_xlconstant_0_1",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          },
          "NonMaximalSuppresion_0": {
            "vlnv": "Deverne:DVR-002:NonMaximalSuppresionUnit:1.0",
            "xci_name": "design_1_NonMaximalSuppresion_0_0"
          }
        },
        "interface_nets": {
          "GradientGenUnit_0_stream_out_GX": {
            "interface_ports": [
              "GradientGenUnit_0/stream_out_GX",
              "axis_broadcaster_0/S_AXIS"
            ]
          },
          "S_AXI_LITE_1": {
            "interface_ports": [
              "S_AXI_LITE",
              "axi_vdma_0/S_AXI_LITE"
            ]
          },
          "axis_broadcaster_0_M02_AXIS": {
            "interface_ports": [
              "axis_broadcaster_0/M02_AXIS",
              "GradConvGenerator_C/stream_in_1"
            ]
          },
          "axis_broadcaster_0_M01_AXIS": {
            "interface_ports": [
              "GradConvGenerator_A/stream_in_2",
              "axis_broadcaster_0/M01_AXIS"
            ]
          },
          "GaussianUnit_2_stream_out": {
            "interface_ports": [
              "CornerResponseUnit_0/stream_in_3",
              "GaussianUnit_2/stream_out"
            ]
          },
          "GaussianUnit_1_stream_out": {
            "interface_ports": [
              "GaussianUnit_1/stream_out",
              "CornerResponseUnit_0/stream_in_2"
            ]
          },
          "GradientGenUnit_0_stream_out_GY": {
            "interface_ports": [
              "axis_broadcaster_1/S_AXIS",
              "GradientGenUnit_0/stream_out_GY"
            ]
          },
          "S_AXI3_1": {
            "interface_ports": [
              "S_AXI3",
              "GPIO_BAR_register/S_AXI"
            ]
          },
          "GradConvGenerator_A_stream_out": {
            "interface_ports": [
              "GaussianUnit_2/stream_in",
              "GradConvGenerator_A/stream_out"
            ]
          },
          "axis_broadcaster_1_M02_AXIS": {
            "interface_ports": [
              "axis_broadcaster_1/M02_AXIS",
              "GradConvGenerator_C/stream_in_2"
            ]
          },
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI",
              "GPIO_dim_register/S_AXI"
            ]
          },
          "GradConvGenerator_C_stream_out": {
            "interface_ports": [
              "GaussianUnit_1/stream_in",
              "GradConvGenerator_C/stream_out"
            ]
          },
          "CornerResponseUnit_0_stream_out": {
            "interface_ports": [
              "NonMaximalSuppresion_0/stream_in",
              "CornerResponseUnit_0/stream_out"
            ]
          },
          "NonMaximalSuppresion_0_stream_out": {
            "interface_ports": [
              "NonMaximalSuppresion_0/stream_out",
              "DataMoverUnit_s2mm_3_0/STR_video_in"
            ]
          },
          "GradConvGenerator_B_stream_out": {
            "interface_ports": [
              "GaussianUnit_0/stream_in",
              "GradConvGenerator_B/stream_out"
            ]
          },
          "ColorToGrayUnit_0_stream_out": {
            "interface_ports": [
              "ColorToGrayUnit_0/stream_out",
              "GradientGenUnit_0/stream_in"
            ]
          },
          "DataMoverUnit_s2mm_3_0_m_axi_MM_video_out": {
            "interface_ports": [
              "DataMoverUnit_s2mm_3_0/m_axi_MM_video_out",
              "axi_mem_intercon/S01_AXI"
            ]
          },
          "axis_broadcaster_1_M01_AXIS": {
            "interface_ports": [
              "axis_broadcaster_1/M01_AXIS",
              "GradConvGenerator_B/stream_in_2"
            ]
          },
          "GaussianUnit_0_stream_out": {
            "interface_ports": [
              "CornerResponseUnit_0/stream_in_1",
              "GaussianUnit_0/stream_out"
            ]
          },
          "axi_vdma_0_M_AXI_MM2S": {
            "interface_ports": [
              "axi_vdma_0/M_AXI_MM2S",
              "axi_mem_intercon/S00_AXI"
            ]
          },
          "axis_broadcaster_0_M00_AXIS": {
            "interface_ports": [
              "GradConvGenerator_A/stream_in_1",
              "axis_broadcaster_0/M00_AXIS"
            ]
          },
          "S_AXI2_1": {
            "interface_ports": [
              "S_AXI2",
              "GPIO_control_register/S_AXI"
            ]
          },
          "S_AXI1_1": {
            "interface_ports": [
              "S_AXI1",
              "GPIO_param_register/S_AXI"
            ]
          },
          "axi_vdma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "axi_vdma_0/M_AXIS_MM2S",
              "ColorToGrayUnit_0/stream_in"
            ]
          },
          "axis_broadcaster_1_M00_AXIS": {
            "interface_ports": [
              "axis_broadcaster_1/M00_AXIS",
              "GradConvGenerator_B/stream_in_1"
            ]
          },
          "axi_mem_intercon_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "axi_mem_intercon/M00_AXI"
            ]
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "ap_clk",
              "GradientGenUnit_0/ap_clk",
              "axis_broadcaster_0/aclk",
              "GradConvGenerator_A/ap_clk",
              "axis_broadcaster_1/aclk",
              "GradConvGenerator_B/ap_clk",
              "GradConvGenerator_C/ap_clk",
              "GaussianUnit_0/ap_clk",
              "GaussianUnit_1/ap_clk",
              "GaussianUnit_2/ap_clk",
              "CornerResponseUnit_0/ap_clk",
              "axi_vdma_0/m_axi_mm2s_aclk",
              "axi_vdma_0/m_axis_mm2s_aclk",
              "axi_mem_intercon/S00_ACLK",
              "axi_mem_intercon/S01_ACLK",
              "ColorToGrayUnit_0/ap_clk",
              "DataMoverUnit_s2mm_3_0/ap_clk",
              "NonMaximalSuppresion_0/ap_clk"
            ]
          },
          "Net2": {
            "ports": [
              "GPIO_dim_register/gpio_io_o",
              "GradientGenUnit_0/image_w",
              "GradConvGenerator_A/image_w",
              "GradConvGenerator_B/image_w",
              "GradConvGenerator_C/image_w",
              "GaussianUnit_0/image_w",
              "GaussianUnit_1/image_w",
              "GaussianUnit_2/image_w",
              "CornerResponseUnit_0/image_w",
              "ColorToGrayUnit_0/image_w",
              "DataMoverUnit_s2mm_3_0/image_w",
              "NonMaximalSuppresion_0/image_w"
            ]
          },
          "Net3": {
            "ports": [
              "GPIO_dim_register/gpio2_io_o",
              "GradientGenUnit_0/image_h",
              "GradConvGenerator_A/image_h",
              "GradConvGenerator_B/image_h",
              "GradConvGenerator_C/image_h",
              "GaussianUnit_0/image_h",
              "GaussianUnit_1/image_h",
              "GaussianUnit_2/image_h",
              "CornerResponseUnit_0/image_h",
              "ColorToGrayUnit_0/image_h",
              "DataMoverUnit_s2mm_3_0/image_h",
              "NonMaximalSuppresion_0/image_h"
            ]
          },
          "Net4": {
            "ports": [
              "GPIO_control_register/gpio_io_o",
              "GradientGenUnit_0/ap_start",
              "GradConvGenerator_A/ap_start",
              "GradConvGenerator_B/ap_start",
              "GradConvGenerator_C/ap_start",
              "GaussianUnit_0/ap_start",
              "GaussianUnit_1/ap_start",
              "GaussianUnit_2/ap_start",
              "CornerResponseUnit_0/ap_start",
              "ColorToGrayUnit_0/ap_start",
              "DataMoverUnit_s2mm_3_0/ap_start",
              "NonMaximalSuppresion_0/ap_start"
            ]
          },
          "Net1": {
            "ports": [
              "ap_rst_n",
              "GradientGenUnit_0/ap_rst_n",
              "axis_broadcaster_0/aresetn",
              "GradConvGenerator_A/ap_rst_n",
              "axis_broadcaster_1/aresetn",
              "GradConvGenerator_B/ap_rst_n",
              "GradConvGenerator_C/ap_rst_n",
              "GaussianUnit_0/ap_rst_n",
              "GaussianUnit_1/ap_rst_n",
              "GaussianUnit_2/ap_rst_n",
              "CornerResponseUnit_0/ap_rst_n",
              "axi_mem_intercon/S00_ARESETN",
              "axi_mem_intercon/S01_ARESETN",
              "ColorToGrayUnit_0/ap_rst_n",
              "DataMoverUnit_s2mm_3_0/ap_rst_n",
              "NonMaximalSuppresion_0/ap_rst_n"
            ]
          },
          "s_axi_lite_aclk_1": {
            "ports": [
              "s_axi_lite_aclk",
              "axi_vdma_0/s_axi_lite_aclk",
              "GPIO_dim_register/s_axi_aclk",
              "GPIO_param_register/s_axi_aclk",
              "GPIO_control_register/s_axi_aclk",
              "GPIO_BAR_register/s_axi_aclk"
            ]
          },
          "ISP_param_register_gpio2_io_o": {
            "ports": [
              "GPIO_param_register/gpio2_io_o",
              "NonMaximalSuppresion_0/beta"
            ]
          },
          "ISP_param_register_gpio_io_o": {
            "ports": [
              "GPIO_param_register/gpio_io_o",
              "NonMaximalSuppresion_0/alpha"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "GPIO_dim_register/s_axi_aresetn",
              "GPIO_control_register/s_axi_aresetn",
              "GPIO_param_register/s_axi_aresetn",
              "axi_vdma_0/axi_resetn",
              "GPIO_BAR_register/s_axi_aresetn"
            ]
          },
          "ACLK_1": {
            "ports": [
              "ACLK",
              "axi_mem_intercon/ACLK",
              "axi_mem_intercon/M00_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "axi_mem_intercon/M00_ARESETN",
              "axi_mem_intercon/ARESETN"
            ]
          },
          "GPIO_BAR_register_gpio_io_o": {
            "ports": [
              "GPIO_BAR_register/gpio_io_o",
              "DataMoverUnit_s2mm_3_0/MM_video_out_offset"
            ]
          },
          "GND_dout": {
            "ports": [
              "GND/dout",
              "DataMoverUnit_s2mm_3_0/invert_X",
              "DataMoverUnit_s2mm_3_0/invert_Y"
            ]
          },
          "NonMaximalSuppresion_0_max_response": {
            "ports": [
              "NonMaximalSuppresion_0/max_response",
              "GPIO_param_register/gpio2_io_i"
            ]
          }
        }
      },
      "Overlaying": {
        "interface_ports": {
          "S_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aclk1": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn1": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "DataMoverUnit_mm2s_3_0": {
            "vlnv": "Deverne:DVR-002:DataMoverUnit_mm2s_32bits:1.0",
            "xci_name": "design_1_DataMoverUnit_mm2s_3_0_0",
            "addressing": {
              "address_spaces": {
                "Data_m_axi_MM_video_in": {
                  "range": "4G",
                  "width": "32"
                }
              }
            },
            "interface_ports": {
              "m_axi_MM_video_in": {
                "mode": "Master",
                "address_space_ref": "Data_m_axi_MM_video_in",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                }
              }
            }
          },
          "axis_subset_converter_out": {
            "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
            "xci_name": "design_1_axis_subset_converter_out_0",
            "parameters": {
              "M_HAS_TKEEP": {
                "value": "1"
              },
              "M_HAS_TLAST": {
                "value": "1"
              },
              "M_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "M_TUSER_WIDTH": {
                "value": "1"
              },
              "S_HAS_TKEEP": {
                "value": "1"
              },
              "S_HAS_TLAST": {
                "value": "1"
              },
              "S_TDATA_NUM_BYTES": {
                "value": "3"
              },
              "S_TUSER_WIDTH": {
                "value": "1"
              },
              "TDATA_REMAP": {
                "value": "tdata[23:16],tdata[7:0],tdata[15:8]"
              },
              "TKEEP_REMAP": {
                "value": "tkeep[2:0]"
              },
              "TLAST_REMAP": {
                "value": "tlast[0]"
              },
              "TUSER_REMAP": {
                "value": "tuser[0:0]"
              }
            }
          },
          "GPIO_control_register": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_GPIO_control_register_0",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "0"
              }
            }
          },
          "GPIO_dim_register": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_GPIO_dim_register_1",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "axi_mem_intercon": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "design_1_axi_mem_intercon_4",
            "parameters": {
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "design_1_auto_pc_4",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI3"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  },
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "design_1_auto_us_1",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "64"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_auto_us": {
                    "interface_ports": [
                      "auto_pc/M_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "axi_mem_intercon_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_axi_mem_intercon": {
                "interface_ports": [
                  "M00_AXI",
                  "s00_couplers/M_AXI"
                ]
              }
            },
            "nets": {
              "axi_mem_intercon_ACLK_net": {
                "ports": [
                  "M00_ACLK",
                  "s00_couplers/M_ACLK"
                ]
              },
              "axi_mem_intercon_ARESETN_net": {
                "ports": [
                  "M00_ARESETN",
                  "s00_couplers/M_ARESETN"
                ]
              },
              "S00_ACLK_1": {
                "ports": [
                  "S00_ACLK",
                  "s00_couplers/S_ACLK"
                ]
              },
              "S00_ARESETN_1": {
                "ports": [
                  "S00_ARESETN",
                  "s00_couplers/S_ARESETN"
                ]
              }
            }
          },
          "GPIO_BAR_register": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "design_1_GPIO_BAR_register_0",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_IS_DUAL": {
                "value": "0"
              }
            }
          },
          "VideoMixerUnit_0": {
            "vlnv": "Deverne:DVR-002:VideoMixerUnit:1.0",
            "xci_name": "design_1_VideoMixerUnit_0_0"
          }
        },
        "interface_nets": {
          "DataMoverUnit_mm2s_3_0_STR_video_out": {
            "interface_ports": [
              "DataMoverUnit_mm2s_3_0/STR_video_out",
              "VideoMixerUnit_0/overlay_stream_in"
            ]
          },
          "axi_mem_intercon_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "axi_mem_intercon/M00_AXI"
            ]
          },
          "S_AXI2_1": {
            "interface_ports": [
              "S_AXI2",
              "GPIO_BAR_register/S_AXI"
            ]
          },
          "S00_AXI_1": {
            "interface_ports": [
              "axi_mem_intercon/S00_AXI",
              "DataMoverUnit_mm2s_3_0/m_axi_MM_video_in"
            ]
          },
          "axis_subset_converter_out_M_AXIS": {
            "interface_ports": [
              "VideoMixerUnit_0/video_stream_in",
              "axis_subset_converter_out/M_AXIS"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXIS",
              "axis_subset_converter_out/S_AXIS"
            ]
          },
          "VideoMixerUnit_0_video_stream_out": {
            "interface_ports": [
              "M_AXIS",
              "VideoMixerUnit_0/video_stream_out"
            ]
          },
          "S_AXI_1": {
            "interface_ports": [
              "S_AXI",
              "GPIO_control_register/S_AXI"
            ]
          },
          "S_AXI1_1": {
            "interface_ports": [
              "S_AXI1",
              "GPIO_dim_register/S_AXI"
            ]
          }
        },
        "nets": {
          "Net": {
            "ports": [
              "GPIO_dim_register/gpio2_io_o",
              "DataMoverUnit_mm2s_3_0/image_h",
              "VideoMixerUnit_0/image_h"
            ]
          },
          "Net1": {
            "ports": [
              "GPIO_dim_register/gpio_io_o",
              "DataMoverUnit_mm2s_3_0/image_w",
              "VideoMixerUnit_0/image_w"
            ]
          },
          "Net2": {
            "ports": [
              "GPIO_control_register/gpio_io_o",
              "DataMoverUnit_mm2s_3_0/ap_start",
              "VideoMixerUnit_0/ap_start"
            ]
          },
          "s_axi_aclk_1": {
            "ports": [
              "s_axi_aclk",
              "axis_subset_converter_out/aclk",
              "DataMoverUnit_mm2s_3_0/ap_clk",
              "axi_mem_intercon/ACLK",
              "axi_mem_intercon/M00_ACLK",
              "axi_mem_intercon/S00_ACLK",
              "VideoMixerUnit_0/ap_clk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "axis_subset_converter_out/aresetn",
              "DataMoverUnit_mm2s_3_0/ap_rst_n",
              "axi_mem_intercon/ARESETN",
              "axi_mem_intercon/M00_ARESETN",
              "axi_mem_intercon/S00_ARESETN",
              "VideoMixerUnit_0/ap_rst_n"
            ]
          },
          "GPIO_BAR_register_gpio_io_o": {
            "ports": [
              "GPIO_BAR_register/gpio_io_o",
              "DataMoverUnit_mm2s_3_0/MM_video_in_offset"
            ]
          },
          "Net3": {
            "ports": [
              "s_axi_aclk1",
              "GPIO_dim_register/s_axi_aclk",
              "GPIO_control_register/s_axi_aclk",
              "GPIO_BAR_register/s_axi_aclk"
            ]
          },
          "Net4": {
            "ports": [
              "s_axi_aresetn1",
              "GPIO_dim_register/s_axi_aresetn",
              "GPIO_control_register/s_axi_aresetn",
              "GPIO_BAR_register/s_axi_aresetn"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "Zynq_PS_M07_AXI": {
        "interface_ports": [
          "Zynq_PS/M07_AXI",
          "ISP/S_AXI1"
        ]
      },
      "ctrl_1": {
        "interface_ports": [
          "HDMI_out_interface/ctrl",
          "Zynq_PS/M03_AXI"
        ]
      },
      "video_in_1": {
        "interface_ports": [
          "HDMI_out_interface/video_in",
          "Overlaying/M_AXIS"
        ]
      },
      "Zynq_PS_M08_AXI": {
        "interface_ports": [
          "Zynq_PS/M08_AXI",
          "ISP/S_AXI2"
        ]
      },
      "Zynq_PS_DDR": {
        "interface_ports": [
          "DDR",
          "Zynq_PS/DDR"
        ]
      },
      "Zynq_PS_hdmi_in_hpd": {
        "interface_ports": [
          "hdmi_in_hpd",
          "Zynq_PS/hdmi_in_hpd"
        ]
      },
      "Zynq_PS_M05_AXI": {
        "interface_ports": [
          "Zynq_PS/M05_AXI",
          "ISP/S_AXI_LITE"
        ]
      },
      "s00_axi_1": {
        "interface_ports": [
          "HDMI_out_interface/s00_axi",
          "Zynq_PS/M04_AXI"
        ]
      },
      "ctrl_2": {
        "interface_ports": [
          "HDMI_in_interface/ctrl",
          "Zynq_PS/M01_AXI"
        ]
      },
      "HDMI_in_interface_M_AXIS": {
        "interface_ports": [
          "HDMI_in_interface/M_AXIS",
          "Zynq_PS/S_AXIS_S2MM"
        ]
      },
      "Zynq_PS_M04_AXI1": {
        "interface_ports": [
          "Zynq_PS/M04_AXI1",
          "ISP/S_AXI3"
        ]
      },
      "Zynq_PS_M05_AXI1": {
        "interface_ports": [
          "Zynq_PS/M05_AXI1",
          "Overlaying/S_AXI"
        ]
      },
      "Overlaying_M00_AXI": {
        "interface_ports": [
          "Overlaying/M00_AXI",
          "Zynq_PS/S_AXI_HP2"
        ]
      },
      "Zynq_PS_M07_AXI1": {
        "interface_ports": [
          "Zynq_PS/M07_AXI1",
          "Overlaying/S_AXI2"
        ]
      },
      "HDMI_in_interface_hdmi_in_ddc": {
        "interface_ports": [
          "hdmi_in_ddc",
          "HDMI_in_interface/hdmi_in_ddc"
        ]
      },
      "Zynq_PS_M06_AXI1": {
        "interface_ports": [
          "Zynq_PS/M06_AXI1",
          "Overlaying/S_AXI1"
        ]
      },
      "ISP_M00_AXI": {
        "interface_ports": [
          "ISP/M00_AXI",
          "Zynq_PS/S_AXI_HP1"
        ]
      },
      "Zynq_PS_M_AXIS_MM2S": {
        "interface_ports": [
          "Zynq_PS/M_AXIS_MM2S",
          "Overlaying/S_AXIS"
        ]
      },
      "Zynq_PS_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "Zynq_PS/FIXED_IO"
        ]
      },
      "Zynq_PS_hdmi_out_ddc": {
        "interface_ports": [
          "hdmi_out_ddc",
          "Zynq_PS/hdmi_out_ddc"
        ]
      },
      "HDMI_out_interface_hdmi_out": {
        "interface_ports": [
          "hdmi_out",
          "HDMI_out_interface/hdmi_out"
        ]
      },
      "Zynq_PS_M06_AXI": {
        "interface_ports": [
          "Zynq_PS/M06_AXI",
          "ISP/S_AXI"
        ]
      },
      "hdmi_in_1": {
        "interface_ports": [
          "hdmi_in",
          "HDMI_in_interface/hdmi_in"
        ]
      }
    },
    "nets": {
      "Net": {
        "ports": [
          "Zynq_PS/FCLK_CLK1",
          "HDMI_in_interface/aclk",
          "HDMI_out_interface/aclk",
          "ISP/ACLK",
          "Overlaying/s_axi_aclk"
        ]
      },
      "dvi2rgb_0_aPixelClkLckd": {
        "ports": [
          "HDMI_in_interface/pLocked",
          "Zynq_PS/aux_reset_in"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "Zynq_PS/FCLK_CLK0",
          "HDMI_in_interface/s_axi_aclk",
          "HDMI_out_interface/s_axi_aclk",
          "ISP/s_axi_lite_aclk",
          "Overlaying/s_axi_aclk1"
        ]
      },
      "rst_ps7_0_100M_peripheral_aresetn": {
        "ports": [
          "Zynq_PS/peripheral_aresetn1",
          "HDMI_in_interface/aRst_n",
          "HDMI_out_interface/s_axi_aresetn",
          "ISP/s_axi_aresetn"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "Zynq_PS/dout",
          "HDMI_in_interface/aresetn",
          "HDMI_out_interface/aresetn"
        ]
      },
      "resetn_1": {
        "ports": [
          "Zynq_PS/peripheral_aresetn",
          "HDMI_in_interface/resetn"
        ]
      },
      "HDMI_out_interface_irq": {
        "ports": [
          "HDMI_out_interface/irq",
          "Zynq_PS/In4"
        ]
      },
      "RefClk_1": {
        "ports": [
          "Zynq_PS/FCLK_CLK2",
          "HDMI_in_interface/RefClk"
        ]
      },
      "vid_io_in_reset_1": {
        "ports": [
          "Zynq_PS/peripheral_reset",
          "HDMI_in_interface/vid_io_in_reset"
        ]
      },
      "HDMI_in_interface_PixelClk": {
        "ports": [
          "HDMI_in_interface/PixelClk",
          "Zynq_PS/slowest_sync_clk"
        ]
      },
      "HDMI_in_interface_irq": {
        "ports": [
          "HDMI_in_interface/irq",
          "Zynq_PS/In2"
        ]
      },
      "Zynq_PS_FCLK_CLK3": {
        "ports": [
          "Zynq_PS/FCLK_CLK3",
          "ISP/ap_clk"
        ]
      },
      "ap_rst_n_1": {
        "ports": [
          "Zynq_PS/peripheral_aresetn2",
          "ISP/ap_rst_n"
        ]
      },
      "Zynq_PS_peripheral_aresetn3": {
        "ports": [
          "Zynq_PS/peripheral_aresetn3",
          "ISP/M00_ARESETN",
          "Overlaying/s_axi_aresetn"
        ]
      },
      "s_axi_aresetn1_1": {
        "ports": [
          "Zynq_PS/interconnect_aresetn",
          "Overlaying/s_axi_aresetn1"
        ]
      }
    },
    "addressing": {
      "/Zynq_PS/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_GPIO_BAR_register_Reg": {
                "address_block": "/ISP/GPIO_BAR_register/S_AXI/Reg",
                "offset": "0x81200000",
                "range": "64K"
              },
              "SEG_GPIO_BAR_register_Reg_1": {
                "address_block": "/Overlaying/GPIO_BAR_register/S_AXI/Reg",
                "offset": "0x81260000",
                "range": "64K"
              },
              "SEG_GPIO_control_register_Reg": {
                "address_block": "/ISP/GPIO_control_register/S_AXI/Reg",
                "offset": "0x81210000",
                "range": "64K"
              },
              "SEG_GPIO_control_register_Reg_1": {
                "address_block": "/Overlaying/GPIO_control_register/S_AXI/Reg",
                "offset": "0x81240000",
                "range": "64K"
              },
              "SEG_GPIO_dim_register_Reg": {
                "address_block": "/ISP/GPIO_dim_register/S_AXI/Reg",
                "offset": "0x81220000",
                "range": "64K"
              },
              "SEG_GPIO_dim_register_Reg_1": {
                "address_block": "/Overlaying/GPIO_dim_register/S_AXI/Reg",
                "offset": "0x81250000",
                "range": "64K"
              },
              "SEG_GPIO_param_register_Reg": {
                "address_block": "/ISP/GPIO_param_register/S_AXI/Reg",
                "offset": "0x81230000",
                "range": "64K"
              },
              "SEG_axi_dynclk_0_reg0": {
                "address_block": "/HDMI_out_interface/axi_dynclk_0/s00_axi/reg0",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_axi_gpio_video_Reg": {
                "address_block": "/Zynq_PS/axi_gpio_video/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_vdma_0_Reg": {
                "address_block": "/ISP/axi_vdma_0/S_AXI_LITE/Reg",
                "offset": "0x83000000",
                "range": "64K"
              },
              "SEG_axi_vdma_0_Reg_1": {
                "address_block": "/Zynq_PS/axi_vdma_0/S_AXI_LITE/Reg",
                "offset": "0x43000000",
                "range": "64K"
              },
              "SEG_v_tc_in_Reg": {
                "address_block": "/HDMI_in_interface/v_tc_in/ctrl/Reg",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_v_tc_out_Reg": {
                "address_block": "/HDMI_out_interface/v_tc_out/ctrl/Reg",
                "offset": "0x43C20000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/Zynq_PS/axi_vdma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/Zynq_PS/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/Zynq_PS/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/ISP/axi_vdma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_processing_system7_0_HP1_DDR_LOWOCM": {
                "address_block": "/Zynq_PS/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/ISP/DataMoverUnit_s2mm_3_0": {
        "address_spaces": {
          "Data_m_axi_MM_video_out": {
            "segments": {
              "SEG_processing_system7_0_HP1_DDR_LOWOCM": {
                "address_block": "/Zynq_PS/processing_system7_0/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      },
      "/Overlaying/DataMoverUnit_mm2s_3_0": {
        "address_spaces": {
          "Data_m_axi_MM_video_in": {
            "segments": {
              "SEG_processing_system7_0_HP2_DDR_LOWOCM": {
                "address_block": "/Zynq_PS/processing_system7_0/S_AXI_HP2/HP2_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "1G"
              }
            }
          }
        }
      }
    }
  }
}