$comment
	File created using the following command:
		vcd file MU0CPUFINAL.msim.vcd -direction
$end
$date
	Wed Mar  4 12:40:07 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module MU0CPU_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var wire 1 " ACC_OUT [15] $end
$var wire 1 # ACC_OUT [14] $end
$var wire 1 $ ACC_OUT [13] $end
$var wire 1 % ACC_OUT [12] $end
$var wire 1 & ACC_OUT [11] $end
$var wire 1 ' ACC_OUT [10] $end
$var wire 1 ( ACC_OUT [9] $end
$var wire 1 ) ACC_OUT [8] $end
$var wire 1 * ACC_OUT [7] $end
$var wire 1 + ACC_OUT [6] $end
$var wire 1 , ACC_OUT [5] $end
$var wire 1 - ACC_OUT [4] $end
$var wire 1 . ACC_OUT [3] $end
$var wire 1 / ACC_OUT [2] $end
$var wire 1 0 ACC_OUT [1] $end
$var wire 1 1 ACC_OUT [0] $end
$var wire 1 2 ctrl_mux3 $end
$var wire 1 3 EXEC1 $end
$var wire 1 4 EXEC2 $end
$var wire 1 5 FETCH $end
$var wire 1 6 k [15] $end
$var wire 1 7 k [14] $end
$var wire 1 8 k [13] $end
$var wire 1 9 k [12] $end
$var wire 1 : k [11] $end
$var wire 1 ; k [10] $end
$var wire 1 < k [9] $end
$var wire 1 = k [8] $end
$var wire 1 > k [7] $end
$var wire 1 ? k [6] $end
$var wire 1 @ k [5] $end
$var wire 1 A k [4] $end
$var wire 1 B k [3] $end
$var wire 1 C k [2] $end
$var wire 1 D k [1] $end
$var wire 1 E k [0] $end
$var wire 1 F MUXX $end
$var wire 1 G PC_OUT [11] $end
$var wire 1 H PC_OUT [10] $end
$var wire 1 I PC_OUT [9] $end
$var wire 1 J PC_OUT [8] $end
$var wire 1 K PC_OUT [7] $end
$var wire 1 L PC_OUT [6] $end
$var wire 1 M PC_OUT [5] $end
$var wire 1 N PC_OUT [4] $end
$var wire 1 O PC_OUT [3] $end
$var wire 1 P PC_OUT [2] $end
$var wire 1 Q PC_OUT [1] $end
$var wire 1 R PC_OUT [0] $end
$var wire 1 S pin_name1 $end
$var wire 1 T RAM_ADDRESS_IN [11] $end
$var wire 1 U RAM_ADDRESS_IN [10] $end
$var wire 1 V RAM_ADDRESS_IN [9] $end
$var wire 1 W RAM_ADDRESS_IN [8] $end
$var wire 1 X RAM_ADDRESS_IN [7] $end
$var wire 1 Y RAM_ADDRESS_IN [6] $end
$var wire 1 Z RAM_ADDRESS_IN [5] $end
$var wire 1 [ RAM_ADDRESS_IN [4] $end
$var wire 1 \ RAM_ADDRESS_IN [3] $end
$var wire 1 ] RAM_ADDRESS_IN [2] $end
$var wire 1 ^ RAM_ADDRESS_IN [1] $end
$var wire 1 _ RAM_ADDRESS_IN [0] $end
$var wire 1 ` RAM_OUT [15] $end
$var wire 1 a RAM_OUT [14] $end
$var wire 1 b RAM_OUT [13] $end
$var wire 1 c RAM_OUT [12] $end
$var wire 1 d RAM_OUT [11] $end
$var wire 1 e RAM_OUT [10] $end
$var wire 1 f RAM_OUT [9] $end
$var wire 1 g RAM_OUT [8] $end
$var wire 1 h RAM_OUT [7] $end
$var wire 1 i RAM_OUT [6] $end
$var wire 1 j RAM_OUT [5] $end
$var wire 1 k RAM_OUT [4] $end
$var wire 1 l RAM_OUT [3] $end
$var wire 1 m RAM_OUT [2] $end
$var wire 1 n RAM_OUT [1] $end
$var wire 1 o RAM_OUT [0] $end
$var wire 1 p RESULT [15] $end
$var wire 1 q RESULT [14] $end
$var wire 1 r RESULT [13] $end
$var wire 1 s RESULT [12] $end
$var wire 1 t RESULT [11] $end
$var wire 1 u RESULT [10] $end
$var wire 1 v RESULT [9] $end
$var wire 1 w RESULT [8] $end
$var wire 1 x RESULT [7] $end
$var wire 1 y RESULT [6] $end
$var wire 1 z RESULT [5] $end
$var wire 1 { RESULT [4] $end
$var wire 1 | RESULT [3] $end
$var wire 1 } RESULT [2] $end
$var wire 1 ~ RESULT [1] $end
$var wire 1 !! RESULT [0] $end

$scope module i1 $end
$var wire 1 "! gnd $end
$var wire 1 #! vcc $end
$var wire 1 $! unknown $end
$var tri1 1 %! devclrn $end
$var tri1 1 &! devpor $end
$var tri1 1 '! devoe $end
$var wire 1 (! MUXX~output_o $end
$var wire 1 )! EXEC1~output_o $end
$var wire 1 *! ACC_OUT[15]~output_o $end
$var wire 1 +! ACC_OUT[14]~output_o $end
$var wire 1 ,! ACC_OUT[13]~output_o $end
$var wire 1 -! ACC_OUT[12]~output_o $end
$var wire 1 .! ACC_OUT[11]~output_o $end
$var wire 1 /! ACC_OUT[10]~output_o $end
$var wire 1 0! ACC_OUT[9]~output_o $end
$var wire 1 1! ACC_OUT[8]~output_o $end
$var wire 1 2! ACC_OUT[7]~output_o $end
$var wire 1 3! ACC_OUT[6]~output_o $end
$var wire 1 4! ACC_OUT[5]~output_o $end
$var wire 1 5! ACC_OUT[4]~output_o $end
$var wire 1 6! ACC_OUT[3]~output_o $end
$var wire 1 7! ACC_OUT[2]~output_o $end
$var wire 1 8! ACC_OUT[1]~output_o $end
$var wire 1 9! ACC_OUT[0]~output_o $end
$var wire 1 :! k[15]~output_o $end
$var wire 1 ;! k[14]~output_o $end
$var wire 1 <! k[13]~output_o $end
$var wire 1 =! k[12]~output_o $end
$var wire 1 >! k[11]~output_o $end
$var wire 1 ?! k[10]~output_o $end
$var wire 1 @! k[9]~output_o $end
$var wire 1 A! k[8]~output_o $end
$var wire 1 B! k[7]~output_o $end
$var wire 1 C! k[6]~output_o $end
$var wire 1 D! k[5]~output_o $end
$var wire 1 E! k[4]~output_o $end
$var wire 1 F! k[3]~output_o $end
$var wire 1 G! k[2]~output_o $end
$var wire 1 H! k[1]~output_o $end
$var wire 1 I! k[0]~output_o $end
$var wire 1 J! RAM_OUT[15]~output_o $end
$var wire 1 K! RAM_OUT[14]~output_o $end
$var wire 1 L! RAM_OUT[13]~output_o $end
$var wire 1 M! RAM_OUT[12]~output_o $end
$var wire 1 N! RAM_OUT[11]~output_o $end
$var wire 1 O! RAM_OUT[10]~output_o $end
$var wire 1 P! RAM_OUT[9]~output_o $end
$var wire 1 Q! RAM_OUT[8]~output_o $end
$var wire 1 R! RAM_OUT[7]~output_o $end
$var wire 1 S! RAM_OUT[6]~output_o $end
$var wire 1 T! RAM_OUT[5]~output_o $end
$var wire 1 U! RAM_OUT[4]~output_o $end
$var wire 1 V! RAM_OUT[3]~output_o $end
$var wire 1 W! RAM_OUT[2]~output_o $end
$var wire 1 X! RAM_OUT[1]~output_o $end
$var wire 1 Y! RAM_OUT[0]~output_o $end
$var wire 1 Z! RAM_ADDRESS_IN[11]~output_o $end
$var wire 1 [! RAM_ADDRESS_IN[10]~output_o $end
$var wire 1 \! RAM_ADDRESS_IN[9]~output_o $end
$var wire 1 ]! RAM_ADDRESS_IN[8]~output_o $end
$var wire 1 ^! RAM_ADDRESS_IN[7]~output_o $end
$var wire 1 _! RAM_ADDRESS_IN[6]~output_o $end
$var wire 1 `! RAM_ADDRESS_IN[5]~output_o $end
$var wire 1 a! RAM_ADDRESS_IN[4]~output_o $end
$var wire 1 b! RAM_ADDRESS_IN[3]~output_o $end
$var wire 1 c! RAM_ADDRESS_IN[2]~output_o $end
$var wire 1 d! RAM_ADDRESS_IN[1]~output_o $end
$var wire 1 e! RAM_ADDRESS_IN[0]~output_o $end
$var wire 1 f! PC_OUT[11]~output_o $end
$var wire 1 g! PC_OUT[10]~output_o $end
$var wire 1 h! PC_OUT[9]~output_o $end
$var wire 1 i! PC_OUT[8]~output_o $end
$var wire 1 j! PC_OUT[7]~output_o $end
$var wire 1 k! PC_OUT[6]~output_o $end
$var wire 1 l! PC_OUT[5]~output_o $end
$var wire 1 m! PC_OUT[4]~output_o $end
$var wire 1 n! PC_OUT[3]~output_o $end
$var wire 1 o! PC_OUT[2]~output_o $end
$var wire 1 p! PC_OUT[1]~output_o $end
$var wire 1 q! PC_OUT[0]~output_o $end
$var wire 1 r! ctrl_mux3~output_o $end
$var wire 1 s! FETCH~output_o $end
$var wire 1 t! EXEC2~output_o $end
$var wire 1 u! pin_name1~output_o $end
$var wire 1 v! RESULT[15]~output_o $end
$var wire 1 w! RESULT[14]~output_o $end
$var wire 1 x! RESULT[13]~output_o $end
$var wire 1 y! RESULT[12]~output_o $end
$var wire 1 z! RESULT[11]~output_o $end
$var wire 1 {! RESULT[10]~output_o $end
$var wire 1 |! RESULT[9]~output_o $end
$var wire 1 }! RESULT[8]~output_o $end
$var wire 1 ~! RESULT[7]~output_o $end
$var wire 1 !" RESULT[6]~output_o $end
$var wire 1 "" RESULT[5]~output_o $end
$var wire 1 #" RESULT[4]~output_o $end
$var wire 1 $" RESULT[3]~output_o $end
$var wire 1 %" RESULT[2]~output_o $end
$var wire 1 &" RESULT[1]~output_o $end
$var wire 1 '" RESULT[0]~output_o $end
$var wire 1 (" CLK~input_o $end
$var wire 1 )" inst3|FETCH~combout $end
$var wire 1 *" register3|stupid_dff~0_combout $end
$var wire 1 +" register3|stupid_dff~q $end
$var wire 1 ," inst|add_sub~0_combout $end
$var wire 1 -" inst|MUX1~2_combout $end
$var wire 1 ." ALU2|auto_generated|add_sub_cella[1]~COUT $end
$var wire 1 /" MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 0" inst4|auto_generated|counter_comb_bita0~sumout $end
$var wire 1 1" MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 2" inst|WREN~0_combout $end
$var wire 1 3" inst|SLOAD~0_combout $end
$var wire 1 4" MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 5" inst4|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 6" inst4|auto_generated|counter_comb_bita4~sumout $end
$var wire 1 7" MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 8" ALU2|auto_generated|add_sub_cella[2]~COUT $end
$var wire 1 9" ALU2|auto_generated|add_sub_cella[3]~COUT $end
$var wire 1 :" ALU2|auto_generated|add_sub_cella[4]~COUT $end
$var wire 1 ;" MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 <" inst4|auto_generated|counter_comb_bita4~COUT $end
$var wire 1 =" inst4|auto_generated|counter_comb_bita5~sumout $end
$var wire 1 >" inst4|auto_generated|counter_comb_bita5~COUT $end
$var wire 1 ?" inst4|auto_generated|counter_comb_bita6~sumout $end
$var wire 1 @" MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 A" ALU2|auto_generated|add_sub_cella[5]~COUT $end
$var wire 1 B" ALU2|auto_generated|add_sub_cella[6]~COUT $end
$var wire 1 C" MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 D" inst4|auto_generated|counter_comb_bita6~COUT $end
$var wire 1 E" inst4|auto_generated|counter_comb_bita7~sumout $end
$var wire 1 F" inst4|auto_generated|counter_comb_bita7~COUT $end
$var wire 1 G" inst4|auto_generated|counter_comb_bita8~sumout $end
$var wire 1 H" MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 I" ALU2|auto_generated|add_sub_cella[7]~COUT $end
$var wire 1 J" ALU2|auto_generated|add_sub_cella[8]~COUT $end
$var wire 1 K" REGFILE|ALU|Mux11~0_combout $end
$var wire 1 L" REGFILE|ALU|Mux11~1_combout $end
$var wire 1 M" REGFILE|ALU|Mux2~0_combout $end
$var wire 1 N" REGFILE|ALU|wenout~0_combout $end
$var wire 1 O" REGFILE|ALU|Add0~71_combout $end
$var wire 1 P" REGFILE|ALU|Add0~72_combout $end
$var wire 1 Q" REGFILE|ALU|Add0~73_combout $end
$var wire 1 R" REGFILE|ALU|Add0~74_combout $end
$var wire 1 S" REGFILE|REGFILE|MUX4B|auto_generated|l2_w9_n0_mux_dataout~0_combout $end
$var wire 1 T" REGFILE|ALU|Add0~76_combout $end
$var wire 1 U" REGFILE|REGFILE|MUX4B|auto_generated|l2_w7_n0_mux_dataout~0_combout $end
$var wire 1 V" REGFILE|ALU|Add0~78_combout $end
$var wire 1 W" REGFILE|REGFILE|MUX4B|auto_generated|l2_w5_n0_mux_dataout~0_combout $end
$var wire 1 X" REGFILE|ALU|Add0~64_combout $end
$var wire 1 Y" REGFILE|REGFILE|MUX4B|auto_generated|l2_w2_n0_mux_dataout~0_combout $end
$var wire 1 Z" REGFILE|ALU|Add0~65_combout $end
$var wire 1 [" REGFILE|ALU|Add0~66_combout $end
$var wire 1 \" REGFILE|ALU|Add0~67_combout $end
$var wire 1 ]" REGFILE|ALU|Add0~13_sumout $end
$var wire 1 ^" REGFILE|ALU|Mux16~0_combout $end
$var wire 1 _" REGFILE|REGFILE|MUX4B|auto_generated|l2_w0_n0_mux_dataout~0_combout $end
$var wire 1 `" REGFILE|ALU|Add0~14 $end
$var wire 1 a" REGFILE|ALU|Add0~9_sumout $end
$var wire 1 b" REGFILE|ALU|Mux15~0_combout $end
$var wire 1 c" REGFILE|REGFILE|MUX4B|auto_generated|l2_w1_n0_mux_dataout~0_combout $end
$var wire 1 d" REGFILE|ALU|Add0~10 $end
$var wire 1 e" REGFILE|ALU|Add0~6 $end
$var wire 1 f" REGFILE|ALU|Add0~2 $end
$var wire 1 g" REGFILE|ALU|Add0~61_sumout $end
$var wire 1 h" REGFILE|ALU|Mux12~0_combout $end
$var wire 1 i" REGFILE|ALU|Add0~79_combout $end
$var wire 1 j" REGFILE|ALU|Add0~62 $end
$var wire 1 k" REGFILE|ALU|Add0~58 $end
$var wire 1 l" REGFILE|ALU|Add0~53_sumout $end
$var wire 1 m" REGFILE|ALU|Mux10~0_combout $end
$var wire 1 n" REGFILE|ALU|Add0~77_combout $end
$var wire 1 o" REGFILE|ALU|Add0~54 $end
$var wire 1 p" REGFILE|ALU|Add0~50 $end
$var wire 1 q" REGFILE|ALU|Add0~45_sumout $end
$var wire 1 r" REGFILE|ALU|Mux8~0_combout $end
$var wire 1 s" REGFILE|ALU|Add0~75_combout $end
$var wire 1 t" REGFILE|ALU|Add0~46 $end
$var wire 1 u" REGFILE|ALU|Add0~42 $end
$var wire 1 v" REGFILE|ALU|Add0~38 $end
$var wire 1 w" REGFILE|ALU|Add0~34 $end
$var wire 1 x" REGFILE|ALU|Add0~29_sumout $end
$var wire 1 y" REGFILE|ALU|Add0~70_combout $end
$var wire 1 z" REGFILE|ALU|Add0~30 $end
$var wire 1 {" REGFILE|ALU|Add0~25_sumout $end
$var wire 1 |" REGFILE|ALU|Add0~69_combout $end
$var wire 1 }" REGFILE|ALU|Add0~26 $end
$var wire 1 ~" REGFILE|ALU|Add0~21_sumout $end
$var wire 1 !# REGFILE|ALU|Add0~68_combout $end
$var wire 1 "# REGFILE|ALU|Add0~22 $end
$var wire 1 ## REGFILE|ALU|Add0~17_sumout $end
$var wire 1 $# REGFILE|ALU|Mux1~0_combout $end
$var wire 1 %# REGFILE|ALU|Mux1~1_combout $end
$var wire 1 &# REGFILE|ALU|Mux1~2_combout $end
$var wire 1 '# REGFILE|REGFILE|MUX4B|auto_generated|l2_w15_n0_mux_dataout~0_combout $end
$var wire 1 (# REGFILE|ALU|Mux2~1_combout $end
$var wire 1 )# REGFILE|ALU|Mux2~2_combout $end
$var wire 1 *# REGFILE|REGFILE|MUX4B|auto_generated|l2_w14_n0_mux_dataout~0_combout $end
$var wire 1 +# REGFILE|ALU|Mux3~0_combout $end
$var wire 1 ,# REGFILE|ALU|Mux3~1_combout $end
$var wire 1 -# REGFILE|REGFILE|MUX4B|auto_generated|l2_w13_n0_mux_dataout~0_combout $end
$var wire 1 .# REGFILE|ALU|Mux4~0_combout $end
$var wire 1 /# REGFILE|ALU|Mux4~1_combout $end
$var wire 1 0# REGFILE|REGFILE|MUX4B|auto_generated|l2_w12_n0_mux_dataout~0_combout $end
$var wire 1 1# REGFILE|ALU|Add0~33_sumout $end
$var wire 1 2# REGFILE|ALU|Mux5~0_combout $end
$var wire 1 3# REGFILE|REGFILE|MUX4B|auto_generated|l2_w11_n0_mux_dataout~0_combout $end
$var wire 1 4# REGFILE|ALU|Add0~37_sumout $end
$var wire 1 5# REGFILE|ALU|Mux6~0_combout $end
$var wire 1 6# REGFILE|REGFILE|MUX4B|auto_generated|l2_w10_n0_mux_dataout~0_combout $end
$var wire 1 7# REGFILE|ALU|Add0~41_sumout $end
$var wire 1 8# REGFILE|ALU|Mux7~0_combout $end
$var wire 1 9# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 :# REGFILE|ALU|wenout~1_combout $end
$var wire 1 ;# REGFILE|REGFILE|G1~combout $end
$var wire 1 <# MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 =# inst4|auto_generated|counter_comb_bita8~COUT $end
$var wire 1 ># inst4|auto_generated|counter_comb_bita9~sumout $end
$var wire 1 ?# inst4|auto_generated|counter_comb_bita9~COUT $end
$var wire 1 @# inst4|auto_generated|counter_comb_bita10~sumout $end
$var wire 1 A# MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 B# MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 C# inst4|auto_generated|counter_comb_bita10~COUT $end
$var wire 1 D# inst4|auto_generated|counter_comb_bita11~sumout $end
$var wire 1 E# MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 F# MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 G# MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout $end
$var wire 1 H# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout $end
$var wire 1 I# REGFILE|REGFILE|MUX4B|auto_generated|l2_w8_n0_mux_dataout~0_combout $end
$var wire 1 J# REGFILE|ALU|Add0~49_sumout $end
$var wire 1 K# REGFILE|ALU|Mux9~0_combout $end
$var wire 1 L# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 M# MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 N# MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout $end
$var wire 1 O# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout $end
$var wire 1 P# REGFILE|REGFILE|MUX4B|auto_generated|l2_w6_n0_mux_dataout~0_combout $end
$var wire 1 Q# REGFILE|ALU|Add0~57_sumout $end
$var wire 1 R# REGFILE|ALU|Mux11~2_combout $end
$var wire 1 S# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 T# MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 U# MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout $end
$var wire 1 V# ALU2|auto_generated|add_sub_cella[9]~COUT $end
$var wire 1 W# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout $end
$var wire 1 X# inst|EQ~1_combout $end
$var wire 1 Y# inst|EQ~2_combout $end
$var wire 1 Z# inst|SLOAD~1_combout $end
$var wire 1 [# inst4|auto_generated|_~0_combout $end
$var wire 1 \# inst4|auto_generated|_~1_combout $end
$var wire 1 ]# inst4|auto_generated|_~2_combout $end
$var wire 1 ^# inst4|auto_generated|_~3_combout $end
$var wire 1 _# inst4|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 `# inst4|auto_generated|counter_comb_bita1~sumout $end
$var wire 1 a# inst4|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 b# inst4|auto_generated|counter_comb_bita2~sumout $end
$var wire 1 c# inst4|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 d# inst4|auto_generated|counter_comb_bita3~sumout $end
$var wire 1 e# MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 f# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout $end
$var wire 1 g# REGFILE|REGFILE|MUX4B|auto_generated|l2_w4_n0_mux_dataout~0_combout $end
$var wire 1 h# REGFILE|ALU|Add0~1_sumout $end
$var wire 1 i# REGFILE|ALU|Mux13~0_combout $end
$var wire 1 j# REGFILE|REGFILE|MUX4B|auto_generated|l2_w3_n0_mux_dataout~0_combout $end
$var wire 1 k# REGFILE|ALU|Add0~5_sumout $end
$var wire 1 l# REGFILE|ALU|Mux14~0_combout $end
$var wire 1 m# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 n# MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 o# MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout $end
$var wire 1 p# ALU2|auto_generated|add_sub_cella[0]~2_cout $end
$var wire 1 q# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 r# ALU2|auto_generated|add_sub_cella[0]~COUT $end
$var wire 1 s# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 t# MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 u# MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout $end
$var wire 1 v# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout $end
$var wire 1 w# inst|EQ~0_combout $end
$var wire 1 x# inst|EQ~combout $end
$var wire 1 y# inst|MUX1~4_combout $end
$var wire 1 z# MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout $end
$var wire 1 {# ALU2|auto_generated|add_sub_cella[10]~COUT $end
$var wire 1 |# REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout $end
$var wire 1 }# ALU2|auto_generated|add_sub_cella[11]~COUT $end
$var wire 1 ~# ALU2|auto_generated|add_sub_cella[12]~COUT $end
$var wire 1 !$ ALU2|auto_generated|add_sub_cella[13]~COUT $end
$var wire 1 "$ REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout $end
$var wire 1 #$ ALU2|auto_generated|add_sub_cella[14]~COUT $end
$var wire 1 $$ REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout $end
$var wire 1 %$ MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout $end
$var wire 1 &$ inst|enable_acc~0_combout $end
$var wire 1 '$ REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout $end
$var wire 1 ($ MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout $end
$var wire 1 )$ inst|MUX3~0_combout $end
$var wire 1 *$ REGFILE|REGFILE|MUX2|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout $end
$var wire 1 +$ MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout $end
$var wire 1 ,$ inst|WREN~1_combout $end
$var wire 1 -$ MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout $end
$var wire 1 .$ inst3|NS[1]~0_combout $end
$var wire 1 /$ register3|inst1~q $end
$var wire 1 0$ inst3|EXEC1~0_combout $end
$var wire 1 1$ inst|MUX1~0_combout $end
$var wire 1 2$ inst|MUX1~1_combout $end
$var wire 1 3$ inst|MUX1~3_combout $end
$var wire 1 4$ inst3|EXEC2~0_combout $end
$var wire 1 5$ REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [2] $end
$var wire 1 6$ REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [1] $end
$var wire 1 7$ REGFILE|REGFILE|DEMUX4|auto_generated|w_anode30w [0] $end
$var wire 1 8$ lab5ram|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 9$ lab5ram|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 :$ lab5ram|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 ;$ lab5ram|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 <$ lab5ram|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 =$ lab5ram|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 >$ lab5ram|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 ?$ lab5ram|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 @$ lab5ram|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 A$ lab5ram|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 B$ lab5ram|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 C$ lab5ram|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 D$ lab5ram|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 E$ lab5ram|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 F$ lab5ram|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 G$ lab5ram|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 H$ REGFILE|REGFILE|R0|dffs [15] $end
$var wire 1 I$ REGFILE|REGFILE|R0|dffs [14] $end
$var wire 1 J$ REGFILE|REGFILE|R0|dffs [13] $end
$var wire 1 K$ REGFILE|REGFILE|R0|dffs [12] $end
$var wire 1 L$ REGFILE|REGFILE|R0|dffs [11] $end
$var wire 1 M$ REGFILE|REGFILE|R0|dffs [10] $end
$var wire 1 N$ REGFILE|REGFILE|R0|dffs [9] $end
$var wire 1 O$ REGFILE|REGFILE|R0|dffs [8] $end
$var wire 1 P$ REGFILE|REGFILE|R0|dffs [7] $end
$var wire 1 Q$ REGFILE|REGFILE|R0|dffs [6] $end
$var wire 1 R$ REGFILE|REGFILE|R0|dffs [5] $end
$var wire 1 S$ REGFILE|REGFILE|R0|dffs [4] $end
$var wire 1 T$ REGFILE|REGFILE|R0|dffs [3] $end
$var wire 1 U$ REGFILE|REGFILE|R0|dffs [2] $end
$var wire 1 V$ REGFILE|REGFILE|R0|dffs [1] $end
$var wire 1 W$ REGFILE|REGFILE|R0|dffs [0] $end
$var wire 1 X$ REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [2] $end
$var wire 1 Y$ REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [1] $end
$var wire 1 Z$ REGFILE|REGFILE|DEMUX4|auto_generated|w_anode14w [0] $end
$var wire 1 [$ inst4|auto_generated|counter_reg_bit [11] $end
$var wire 1 \$ inst4|auto_generated|counter_reg_bit [10] $end
$var wire 1 ]$ inst4|auto_generated|counter_reg_bit [9] $end
$var wire 1 ^$ inst4|auto_generated|counter_reg_bit [8] $end
$var wire 1 _$ inst4|auto_generated|counter_reg_bit [7] $end
$var wire 1 `$ inst4|auto_generated|counter_reg_bit [6] $end
$var wire 1 a$ inst4|auto_generated|counter_reg_bit [5] $end
$var wire 1 b$ inst4|auto_generated|counter_reg_bit [4] $end
$var wire 1 c$ inst4|auto_generated|counter_reg_bit [3] $end
$var wire 1 d$ inst4|auto_generated|counter_reg_bit [2] $end
$var wire 1 e$ inst4|auto_generated|counter_reg_bit [1] $end
$var wire 1 f$ inst4|auto_generated|counter_reg_bit [0] $end
$var wire 1 g$ ALU2|auto_generated|result [15] $end
$var wire 1 h$ ALU2|auto_generated|result [14] $end
$var wire 1 i$ ALU2|auto_generated|result [13] $end
$var wire 1 j$ ALU2|auto_generated|result [12] $end
$var wire 1 k$ ALU2|auto_generated|result [11] $end
$var wire 1 l$ ALU2|auto_generated|result [10] $end
$var wire 1 m$ ALU2|auto_generated|result [9] $end
$var wire 1 n$ ALU2|auto_generated|result [8] $end
$var wire 1 o$ ALU2|auto_generated|result [7] $end
$var wire 1 p$ ALU2|auto_generated|result [6] $end
$var wire 1 q$ ALU2|auto_generated|result [5] $end
$var wire 1 r$ ALU2|auto_generated|result [4] $end
$var wire 1 s$ ALU2|auto_generated|result [3] $end
$var wire 1 t$ ALU2|auto_generated|result [2] $end
$var wire 1 u$ ALU2|auto_generated|result [1] $end
$var wire 1 v$ ALU2|auto_generated|result [0] $end
$var wire 1 w$ REGFILE|REGFILE|R1|dffs [15] $end
$var wire 1 x$ REGFILE|REGFILE|R1|dffs [14] $end
$var wire 1 y$ REGFILE|REGFILE|R1|dffs [13] $end
$var wire 1 z$ REGFILE|REGFILE|R1|dffs [12] $end
$var wire 1 {$ REGFILE|REGFILE|R1|dffs [11] $end
$var wire 1 |$ REGFILE|REGFILE|R1|dffs [10] $end
$var wire 1 }$ REGFILE|REGFILE|R1|dffs [9] $end
$var wire 1 ~$ REGFILE|REGFILE|R1|dffs [8] $end
$var wire 1 !% REGFILE|REGFILE|R1|dffs [7] $end
$var wire 1 "% REGFILE|REGFILE|R1|dffs [6] $end
$var wire 1 #% REGFILE|REGFILE|R1|dffs [5] $end
$var wire 1 $% REGFILE|REGFILE|R1|dffs [4] $end
$var wire 1 %% REGFILE|REGFILE|R1|dffs [3] $end
$var wire 1 &% REGFILE|REGFILE|R1|dffs [2] $end
$var wire 1 '% REGFILE|REGFILE|R1|dffs [1] $end
$var wire 1 (% REGFILE|REGFILE|R1|dffs [0] $end
$var wire 1 )% IR|dffs [15] $end
$var wire 1 *% IR|dffs [14] $end
$var wire 1 +% IR|dffs [13] $end
$var wire 1 ,% IR|dffs [12] $end
$var wire 1 -% IR|dffs [11] $end
$var wire 1 .% IR|dffs [10] $end
$var wire 1 /% IR|dffs [9] $end
$var wire 1 0% IR|dffs [8] $end
$var wire 1 1% IR|dffs [7] $end
$var wire 1 2% IR|dffs [6] $end
$var wire 1 3% IR|dffs [5] $end
$var wire 1 4% IR|dffs [4] $end
$var wire 1 5% IR|dffs [3] $end
$var wire 1 6% IR|dffs [2] $end
$var wire 1 7% IR|dffs [1] $end
$var wire 1 8% IR|dffs [0] $end
$var wire 1 9% REGFILE|REGFILE|R3|dffs [15] $end
$var wire 1 :% REGFILE|REGFILE|R3|dffs [14] $end
$var wire 1 ;% REGFILE|REGFILE|R3|dffs [13] $end
$var wire 1 <% REGFILE|REGFILE|R3|dffs [12] $end
$var wire 1 =% REGFILE|REGFILE|R3|dffs [11] $end
$var wire 1 >% REGFILE|REGFILE|R3|dffs [10] $end
$var wire 1 ?% REGFILE|REGFILE|R3|dffs [9] $end
$var wire 1 @% REGFILE|REGFILE|R3|dffs [8] $end
$var wire 1 A% REGFILE|REGFILE|R3|dffs [7] $end
$var wire 1 B% REGFILE|REGFILE|R3|dffs [6] $end
$var wire 1 C% REGFILE|REGFILE|R3|dffs [5] $end
$var wire 1 D% REGFILE|REGFILE|R3|dffs [4] $end
$var wire 1 E% REGFILE|REGFILE|R3|dffs [3] $end
$var wire 1 F% REGFILE|REGFILE|R3|dffs [2] $end
$var wire 1 G% REGFILE|REGFILE|R3|dffs [1] $end
$var wire 1 H% REGFILE|REGFILE|R3|dffs [0] $end
$var wire 1 I% REGFILE|REGFILE|R2|dffs [15] $end
$var wire 1 J% REGFILE|REGFILE|R2|dffs [14] $end
$var wire 1 K% REGFILE|REGFILE|R2|dffs [13] $end
$var wire 1 L% REGFILE|REGFILE|R2|dffs [12] $end
$var wire 1 M% REGFILE|REGFILE|R2|dffs [11] $end
$var wire 1 N% REGFILE|REGFILE|R2|dffs [10] $end
$var wire 1 O% REGFILE|REGFILE|R2|dffs [9] $end
$var wire 1 P% REGFILE|REGFILE|R2|dffs [8] $end
$var wire 1 Q% REGFILE|REGFILE|R2|dffs [7] $end
$var wire 1 R% REGFILE|REGFILE|R2|dffs [6] $end
$var wire 1 S% REGFILE|REGFILE|R2|dffs [5] $end
$var wire 1 T% REGFILE|REGFILE|R2|dffs [4] $end
$var wire 1 U% REGFILE|REGFILE|R2|dffs [3] $end
$var wire 1 V% REGFILE|REGFILE|R2|dffs [2] $end
$var wire 1 W% REGFILE|REGFILE|R2|dffs [1] $end
$var wire 1 X% REGFILE|REGFILE|R2|dffs [0] $end
$var wire 1 Y% REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [2] $end
$var wire 1 Z% REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [1] $end
$var wire 1 [% REGFILE|REGFILE|DEMUX4|auto_generated|w_anode22w [0] $end
$var wire 1 \% lab5ram|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0] $end
$var wire 1 ]% lab5ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0] $end
$var wire 1 ^% lab5ram|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0] $end
$var wire 1 _% lab5ram|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0] $end
$var wire 1 `% lab5ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0] $end
$var wire 1 a% lab5ram|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0] $end
$var wire 1 b% lab5ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0] $end
$var wire 1 c% lab5ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0] $end
$var wire 1 d% lab5ram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$var wire 1 e% lab5ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 f% lab5ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 g% lab5ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 h% lab5ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 i% lab5ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 j% lab5ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 k% lab5ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
z7$
z6$
05$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
zZ$
zY$
0X$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
z[%
zZ%
0Y%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0v
0u
0t
0s
0r
0q
0p
0"!
1#!
x$!
1%!
1&!
1'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
1r!
1s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
1("
0)"
1*"
0+"
0,"
0-"
1."
0/"
10"
01"
02"
03"
04"
05"
06"
07"
18"
19"
1:"
0;"
0<"
0="
0>"
0?"
0@"
1A"
1B"
0C"
0D"
0E"
0F"
0G"
0H"
1I"
1J"
1K"
1L"
1M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
1%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
1V#
0W#
1X#
1Y#
1Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
1p#
0q#
1r#
0s#
0t#
0u#
0v#
1w#
1x#
1y#
0z#
1{#
0|#
1}#
1~#
1!$
0"$
1#$
0$$
0%$
0&$
0'$
0($
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
12
03
04
15
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
0F
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0S
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0!!
0~
0}
0|
0{
0z
0y
0x
0w
$end
#5000
0!
0("
#10000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
1.$
13$
1(!
1F
#10001
1c%
1f%
1k%
1j%
1\%
1?$
1B$
1G$
1F$
18$
1J!
1X!
1Y!
1T!
1Q!
1N"
02"
0."
0r#
0A"
0J"
1g
1j
1o
1n
1`
1%$
1g$
1t#
1u$
1v$
11"
1T#
1q$
1n$
1C"
1A!
1}!
1""
1D!
1I!
1'"
1&"
1H!
1v!
1:!
08"
0B"
0V#
0%#
0K"
0y#
1[#
16
1p
1D
1~
1!!
1E
1@
1z
1w
1=
1t$
0u$
1p$
1m$
0.$
1H"
1U#
1z#
1u#
03$
1&$
1u!
0(!
1d!
1e!
1`!
1]!
1|!
1!"
0&"
1%"
09"
0I"
0{#
1^#
0M"
1;#
1}
0~
1y
1v
1W
1Z
1_
1^
0F
1S
1s$
1o$
1l$
0z#
0u#
0U#
0H"
1s#
1q#
1S#
1H#
0]!
0`!
0d!
0e!
1{!
1~!
1$"
0:"
0}#
1|
1x
1u
0_
0^
0Z
0W
1r$
0n$
1k$
1z!
0}!
1#"
0~#
1{
0w
1t
0q$
1j$
1y!
0""
0!$
0z
1s
1i$
1x!
0#$
1r
1h$
1w!
1q
0g$
0v!
0p
#15000
0!
0("
#20000
1!
1("
17%
13%
10%
18%
1)%
0+"
1V$
1W$
1f$
1R$
1O$
11!
14!
1q!
19!
18!
0[#
0N"
0)"
0Y#
1s"
1V"
1_#
0w#
1r#
1\"
1["
10
11
1R
1,
1)
00$
0&$
1n$
1q$
1z#
00"
0v$
1u$
1&"
0'"
1e!
1""
1}!
0u!
0)!
1s!
1."
1a"
1]"
0x#
1Q#
1q"
0^#
0;#
15
03
0S
1w
1z
1_
0!!
1~
1`#
0u$
1*"
0s#
0q#
0S#
0H#
0&"
18"
0~
0t$
0%"
19"
0}
0s$
0$"
1:"
0|
0r$
0#"
1A"
0{
0q$
0""
1B"
0z
0p$
0!"
1I"
0y
0o$
0~!
1J"
0x
0n$
0}!
1V#
0w
0m$
0|!
1{#
0v
0l$
0{!
1}#
0u
0k$
0z!
1~#
0t
0j$
0y!
1!$
0s
0i$
0x!
1#$
0r
0h$
0w!
0q
1g$
1v!
1p
#25000
0!
0("
#30000
1!
1("
1+"
1[#
1N"
1)"
10$
1&$
1u!
1)!
0s!
1^#
1;#
05
13
1S
0*"
1s#
1q#
1S#
1H#
#30001
0c%
0f%
0k%
0j%
0\%
0?$
0B$
0G$
0F$
08$
0J!
0X!
0Y!
0T!
0Q!
0N"
12"
0g
0j
0o
0n
0`
0%$
0g$
0t#
0s#
1u$
0q#
1v$
01"
0T#
0S#
1q$
0H#
1n$
0C"
0A!
1}!
1""
0D!
0I!
1'"
1&"
0H!
0v!
0:!
1%#
1K"
1I#
1c"
1_"
1W"
1y#
0[#
06
0p
0D
1~
1!!
0E
0@
1z
1w
0=
1.$
13$
0&$
0u!
1(!
0^#
1k"
0Q#
1`"
0]"
1d"
0a"
1t"
0q"
1M"
0;#
1F
0S
0z#
1R#
1^"
1b"
1r"
0e!
1l"
1a"
1k#
17#
0_
0r"
0b"
0^"
0R#
1H#
1s#
1q#
1S#
18#
1l#
1b"
1m"
0S#
0q#
0s#
0H#
1O#
1s#
1m#
19#
#35000
0!
0("
#40000
1!
1("
1/$
07%
03%
00%
08%
0)%
0+"
1[#
02"
1-"
14$
00$
1&$
1u!
0)!
1t!
1^#
1;#
14
03
1S
0.$
0s#
0m#
0O#
09#
#40001
1c%
1f%
1k%
1j%
1\%
1?$
1B$
1G$
1F$
18$
1J!
1X!
1Y!
1T!
1Q!
1g
1j
1o
1n
1`
1g$
1s#
0u$
1q#
0v$
1S#
0q$
1H#
0n$
0}!
0""
0'"
0&"
1v!
1p
0~
0!!
0z
0w
#45000
0!
0("
#50000
1!
1("
0/$
17%
13%
10%
18%
1)%
1e$
0f$
0q!
1p!
0-"
0[#
0)"
0_#
1a#
1Q
0R
1%$
11"
1C"
1T#
1t#
04$
0&$
10"
0`#
0u!
0t!
1H!
1D!
1A!
1I!
1:!
1s!
0a#
0^#
0;#
0I#
0c"
0_"
0W"
0%#
0K"
0y#
15
16
1E
1=
1@
1D
04
0S
1`#
1b#
1*"
03$
1u#
0q#
1m#
0S#
1O#
0H#
19#
1d!
0(!
0M"
0k"
1Q#
0`"
1]"
0a"
0t"
1q"
0F
1^
0b#
0l#
08#
0m"
0b"
0l"
0d"
1a"
07#
0s#
0O#
09#
0m#
0k#
#55000
0!
0("
#60000
1!
1("
1+"
1[#
1N"
1)"
10$
1&$
1u!
1)!
0s!
1^#
1;#
05
13
1S
0*"
1s#
1q#
1S#
1H#
#60001
0f%
0k%
0\%
1^%
0B$
0G$
08$
1;$
1M!
0J!
0Y!
0T!
0~#
1\#
0N"
12"
0j
0o
0`
1c
1($
1j$
0%$
0g$
0q#
1v$
01"
0T#
0S#
1q$
1""
0D!
0I!
1'"
0v!
0:!
1y!
1=!
0!$
1,$
1%#
1K"
1y#
0Z#
19
1s
06
0p
1!!
0E
0@
1z
1i$
0)$
13$
0&$
0u!
1(!
0r!
1x!
0#$
1M"
0;#
1r
02
1F
0S
1h$
1H"
1R#
1r"
1b"
1^"
0s#
0H#
1]!
1w!
1q
1W
1g$
1q#
1s#
1H#
1S#
1v!
1p
#65000
0!
0("
#70000
1!
1("
03%
08%
1,%
0)%
0+"
1f$
1q!
0[#
02"
0)"
1_#
1R
00$
00"
0)!
1s!
1a#
0,$
0^#
15
03
0`#
1*"
03$
1z#
0H"
0]!
1e!
0(!
0F
1_
0W
1b#
#70001
1f%
1k%
0^%
1B$
1G$
0;$
0M!
1Y!
1T!
1~#
1j
1o
0c
0j$
0v$
0q$
0""
0'"
0y!
1!$
0s
0!!
0z
0i$
0x!
1#$
0r
0h$
0w!
0q
0g$
0v!
0p
#75000
0!
0("
#80000
1!
1("
13%
18%
0,%
1+"
1[#
12"
1)"
0\#
10$
0($
1T#
11"
1I!
1D!
0=!
1)!
0s!
1^#
0%#
0K"
0[#
1Z#
05
13
09
1@
1E
0*"
1.$
1)$
1U#
13$
1H"
1]!
1(!
1`!
1r!
0^#
0M"
12
1Z
1F
1W
0R#
0r"
0b"
0^"
0q#
0s#
0H#
0S#
#80001
0c%
0f%
0k%
0j%
1\%
1_%
0?$
0B$
0G$
0F$
18$
1:$
1L!
1J!
0X!
0Y!
0T!
0Q!
0!$
1N"
02"
0g
0j
0o
0n
1`
1b
1+$
1i$
1%$
1g$
0t#
1u$
1v$
01"
0T#
1q$
1n$
0C"
0A!
1}!
1""
0D!
0I!
1'"
1&"
0H!
1v!
1:!
1x!
1<!
0#$
1%#
1K"
1I#
1c"
1_"
1W"
0y#
1[#
12$
1]#
0Z#
18
1r
16
1p
0D
1~
1!!
0E
0@
1z
1w
0=
1h$
0.$
0)$
0H"
0U#
0z#
0u#
03$
0(!
0d!
0e!
0`!
0]!
0r!
1w!
1^#
1k"
0Q#
1`"
0]"
1d"
0a"
1t"
0q"
1M"
1q
02
0W
0Z
0_
0^
0F
0g$
1z#
1u#
1R#
1^"
1b"
1r"
1d!
1e!
0v!
1l"
1a"
1k#
17#
0p
1_
1^
0r"
0b"
0^"
0R#
1H#
1s#
1q#
1S#
18#
1l#
1b"
1m"
0S#
0q#
0s#
0H#
1O#
1s#
1m#
19#
#85000
0!
0("
#90000
1!
1("
07%
03%
00%
08%
1+%
1)%
0+"
1d$
0e$
0f$
0q!
0p!
1o!
0[#
0N"
0)"
0_#
0a#
1c#
1P
0Q
0R
00$
0z#
10"
0u#
1`#
1o#
0b#
1c!
0d!
0e!
0)!
1s!
0c#
0^#
15
03
0_
0^
1]
0`#
1b#
1d#
1*"
0d#
#95000
0!
0("
#100000
1!
1("
1+"
1[#
1N"
1)"
10$
1)!
0s!
1^#
05
13
0*"
#100001
1j%
0\%
1F$
08$
0J!
1X!
0N"
12"
1n
0`
0%$
1g$
1t#
0u$
0&"
1H!
1v!
0:!
0I#
0c"
0_"
0W"
1y#
0[#
1,"
06
1p
1D
0~
1.$
1)$
1r!
1!$
0~#
0}#
0p#
0{#
0V#
0I"
0B"
0:"
09"
08"
0^#
0k"
1Q#
0`"
1]"
0a"
0t"
1q"
12
13$
0g$
0h$
0i$
1j$
1k$
0v$
1l$
1m$
0n$
1o$
1p$
0q$
1r$
1s$
1t$
1u$
1u#
0o#
0c!
1d!
1&"
1%"
1$"
1#"
0""
1!"
1~!
0}!
1|!
1{!
0'"
1z!
1y!
0x!
0w!
0v!
1(!
0!$
0r#
0J"
0A"
0l"
0d"
1a"
07#
1F
0p
0q
0r
1s
1t
0!!
1u
1v
0w
1x
1y
0z
1{
1|
1}
1~
1^
0]
1h$
1i$
0j$
1v$
0k$
0l$
1n$
0o$
1q$
0r$
0s$
1r"
0b"
1^"
1R#
0$"
0#"
1""
0~!
1}!
0{!
0z!
1'"
0y!
1x!
1w!
0k#
1q
1r
0s
1!!
0t
0u
1w
0x
1z
0{
0|
0h$
0u$
0m$
0p$
08#
1b"
0m"
1S#
1q#
0s#
1H#
0!"
0|!
0&"
0w!
0q
0~
0v
0y
0l#
0O#
1s#
09#
0m#
#105000
0!
0("
#110000
1!
1("
1/$
17%
0)%
0+"
1[#
02"
1-"
14$
00$
1&$
1u!
0)!
1t!
1^#
1;#
14
03
1S
0.$
0)$
0q#
0S#
0H#
0r!
02
1*$
0s#
1q#
1m#
1S#
1H#
#110001
1c%
1^%
0_%
1?$
1;$
0:$
0L!
1M!
1Q!
1J"
1g
1c
0b
0i$
1j$
0n$
0}!
1y!
0x!
0r
1s
0w
1m$
0H#
1'$
0*$
1|!
1v
19#
#115000
0!
0("
#120000
1!
1("
0/$
10%
1,%
0+%
1K$
0V$
1U$
1f$
0O$
1N$
10!
01!
1q!
17!
08!
1-!
1\#
0-"
0[#
0)"
1R"
1V#
0s"
0J"
1_#
1Z"
18"
0["
0."
1~#
0X#
1O"
1%
00
1/
1R
0)
1(
0+$
1($
1C"
04$
0&$
0m$
1n$
00"
0t$
1u$
0j$
0y!
1&"
0%"
1}!
0|!
0u!
0t!
1A!
1=!
0<!
1s!
0V#
08"
1x"
0]#
0a"
1k#
0q"
17#
0^#
0;#
02$
0,"
15
08
19
1=
04
0S
0v
1w
0}
1~
0s
1l$
1m$
1`#
1s$
1t$
1i$
1*"
03$
1z#
0u#
1o#
0'$
1s#
0m#
1H#
09#
1c!
0d!
1e!
0(!
1x!
1%"
1$"
1|!
1{!
1!$
0~#
1r#
1p#
1V#
1A"
18"
1u
1v
1|
1}
1r
0F
1_
0^
1]
1g$
1h$
0i$
1j$
1k$
0v$
0m$
0n$
1o$
1p$
0q$
1r$
0t$
0u$
18#
0r"
1l#
0b"
1'$
1/#
0&"
0%"
1#"
0""
1!"
1~!
0}!
0|!
0'"
1z!
1y!
0x!
1w!
1v!
1#$
0!$
1{#
1B"
19"
1p
1q
0r
1s
1t
0!!
0v
0w
1x
1y
0z
1{
0}
0~
0h$
1i$
1u$
1v$
0l$
0p$
0s$
0s#
1m#
0H#
19#
0$"
0!"
0{!
1'"
1&"
1x!
0w!
0#$
1}#
1I"
1:"
0q
1r
1~
1!!
0u
0y
0|
0g$
1h$
0k$
0o$
0r$
0#"
0~!
0z!
1w!
0v!
1~#
0p
1q
0t
0x
0{
1g$
0j$
1n$
1q$
1""
1}!
0y!
1v!
1!$
1p
0s
1w
1z
0i$
0x!
1#$
0r
0h$
0w!
0q
0g$
0v!
0p
#125000
0!
0("
#130000
1!
1("
1+"
1[#
12"
1)"
10$
1)!
0s!
1,$
1^#
05
13
0*"
13$
0z#
1u#
0o#
1H"
1]!
0c!
1d!
0e!
1(!
1F
0_
1^
0]
1W
#130001
0c%
1_%
0?$
1:$
1L!
0Q!
0!$
0\#
1J"
0g
1b
1+$
1i$
0n$
0C"
0A!
0}!
1x!
1<!
0#$
0,$
0[#
18
1r
0w
0=
1h$
1m$
0H"
1.$
1)$
1r!
0]!
1|!
1w!
0^#
1q
1v
0W
12
1g$
1v!
1p
#135000
0!
0("
#140000
1!
1("
1/$
00%
1+%
0+"
1[#
02"
1-"
14$
00$
1&$
1u!
0)!
1t!
1^#
1;#
14
03
1S
0.$
0)$
0'$
1s#
0q#
0m#
0S#
09#
0r!
02
1*$
1$$
1"$
1q#
1S#
19#
#140001
1c%
0_%
1?$
0:$
0L!
1Q!
1!$
0J"
1g
0b
0i$
1n$
1}!
0x!
1#$
0r
1w
0h$
0m$
1H#
0*$
0|!
0w!
0q
0v
0g$
09#
0"$
0v!
0p
0$$
#145000
0!
0("
#150000
1!
1("
0/$
10%
0+%
0K$
1V$
0U$
1e$
0f$
1O$
0N$
00!
11!
0q!
1p!
07!
18!
0-!
1\#
0-"
0[#
0)"
0R"
0V#
1s"
1J"
0_#
1a#
0Z"
08"
1["
1."
0~#
1X#
0O"
0%
10
0/
1Q
0R
1)
0(
0+$
1C"
04$
0&$
1m$
0n$
10"
0`#
1t$
0u$
1j$
1y!
0&"
1%"
0}!
1|!
0u!
0t!
1A!
0<!
1s!
0{#
1V#
0a#
1c#
09"
18"
0!$
0x"
1a"
0k#
1q"
07#
0^#
0;#
15
08
1=
04
0S
1v
0w
1}
0~
1s
1l$
0m$
1`#
0b#
1s$
0t$
1i$
1*"
03$
1o#
1'$
0s#
1m#
0H#
19#
1c!
0(!
1x!
0%"
1$"
0|!
1{!
0}#
1{#
0c#
0:"
19"
0#$
1u
0v
1|
0}
1r
0F
1]
1k$
0l$
1b#
1d#
1r$
0s$
1h$
08#
1r"
0l#
1b"
0'$
0/#
1w!
0$"
1#"
0{!
1z!
1}#
1:"
1t
0u
1{
0|
1q
0j$
0k$
0d#
0q$
0r$
1g$
1s#
0m#
1H#
09#
1v!
0#"
0""
0z!
0y!
0s
0t
0z
0{
1p
1j$
1q$
1""
1y!
1s
1z
#155000
0!
0("
#160000
1!
1("
1+"
1[#
12"
1)"
10$
1)!
0s!
1,$
1^#
05
13
0*"
13$
0o#
1H"
1]!
0c!
1(!
1F
0]
1W
#160001
0^%
0;$
0M!
1~#
0\#
0c
0($
0j$
0y!
0=!
1!$
0,$
0[#
1Z#
09
0s
0i$
1.$
1)$
1r!
0x!
1#$
0^#
0r
12
0h$
0w!
0q
0g$
0v!
0p
#165000
0!
0("
#170000
1!
1("
1/$
0,%
0+"
1[#
02"
1-"
14$
00$
1&$
1u!
0)!
1t!
1^#
1;#
14
03
1S
0.$
0q#
0S#
#170001
1f%
1k%
1B$
1G$
1Y!
1T!
1j
1o
1q#
0v$
1S#
0q$
0""
0'"
0!!
0z
#175000
0!
0("
#180000
1!
1("
0/$
13%
18%
1f$
1q!
0[#
0-"
0)"
1_#
1R
11"
1T#
04$
0&$
00"
0u!
0t!
1D!
1I!
1s!
1a#
0^#
0;#
0%#
0K"
15
1E
1@
04
0S
0`#
1*"
03$
1z#
1o#
0H"
0]!
1c!
1e!
0(!
1c#
0M"
0F
1_
1]
0W
0b#
0R#
0r"
0b"
0^"
1d#
0q#
0s#
0H#
0S#
#185000
0!
0("
#190000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
1.$
13$
0o#
1U#
1H"
1]!
1`!
0c!
1(!
1F
0]
1Z
1W
#190001
0c%
0f%
0k%
0j%
1\%
0?$
0B$
0G$
0F$
18$
1J!
0X!
0Y!
0T!
0Q!
1N"
02"
0g
0j
0o
0n
1`
1%$
1g$
0t#
1u$
1v$
01"
0T#
1q$
1n$
0C"
0A!
1}!
1""
0D!
0I!
1'"
1&"
0H!
1v!
1:!
1%#
1K"
1I#
1c"
1_"
1W"
0y#
1[#
16
1p
0D
1~
1!!
0E
0@
1z
1w
0=
0.$
0H"
0U#
0z#
0u#
03$
1&$
1u!
0(!
0d!
0e!
0`!
0]!
1^#
1k"
0Q#
1`"
0]"
1d"
0a"
1t"
0q"
1M"
1;#
0W
0Z
0_
0^
0F
1S
1z#
1u#
1o#
1R#
1^"
1b"
1r"
1c!
1d!
1e!
1l"
1a"
1k#
17#
1_
1^
1]
0r"
0b"
0^"
0R#
18#
1l#
1b"
1m"
#195000
0!
0("
#200000
1!
1("
07%
03%
00%
08%
1)%
0+"
0V$
0W$
1c$
0d$
0e$
0f$
0R$
0O$
01!
04!
0q!
0p!
0o!
1n!
09!
08!
0[#
0N"
0)"
1Y#
0I#
0s"
0W"
0V"
0_#
0a#
0c#
15"
1w#
0_"
0\"
0c"
0["
00
01
1O
0P
0Q
0R
0,
0)
00$
0&$
0n$
0q$
0z#
10"
0u#
1`#
0o#
1b#
1e#
0d#
0v$
0u$
0&"
0'"
1b!
0c!
0d!
0e!
0""
0}!
0u!
0)!
1s!
05"
0d"
0`"
1x#
0k"
0t"
0^#
0;#
15
03
0S
0w
0z
0_
0^
0]
1\
0!!
0~
0`#
0b#
1d#
16"
1*"
1s#
1m#
1O#
19#
0k#
0a"
0l"
07#
06"
08#
0m"
0b"
0l#
0m#
0s#
0O#
09#
#205000
0!
0("
#210000
1!
1("
1+"
1[#
1N"
1)"
10$
1&$
1u!
1)!
0s!
1^#
1;#
05
13
1S
0*"
#210001
1j%
1h%
0\%
1_%
1]%
1F$
1D$
08$
1:$
19$
1K!
1L!
0J!
1V!
1X!
0#$
0!$
0N"
12"
09"
0."
1n
1l
0`
1b
1a
1-$
1h$
1+$
1i$
0%$
0g$
1v#
1s$
1/"
1t#
1s#
1u$
1&"
1H!
1F!
1$"
0v!
0:!
1x!
1<!
1w!
1;!
0:"
08"
13"
1y#
0[#
12$
11$
17
1q
18
1r
06
0p
1|
1B
1D
1~
1g$
0h$
1r$
1t$
0)$
13$
0&$
0u!
1(!
0r!
1%"
1#"
0w!
1v!
0A"
0;#
1p
0q
1{
1}
02
1F
0S
1q$
0s$
1u#
0v#
0s#
1d!
0$"
1""
0B"
1z
0|
1^
1p$
1!"
0I"
1y
1o$
1~!
0J"
1x
1n$
1}!
0V#
1w
1m$
1|!
0{#
1v
1l$
1{!
0}#
1u
1k$
1z!
0~#
1t
1j$
1y!
1s
0i$
0x!
0r
#215000
0!
0("
#220000
1!
1("
17%
15%
1+%
0)%
1*%
0+"
1e$
1p!
02"
0)"
1Q
00$
1`#
0)!
1s!
0^#
03"
15
03
1*"
03$
0(!
0F
#220001
1c%
0j%
0h%
1^%
0_%
1?$
0F$
0D$
1;$
0:$
0L!
1M!
0V!
0X!
1Q!
1."
1g
0n
0l
1c
0b
1i$
0j$
1s$
0u$
0n$
0}!
0&"
1$"
0y!
1x!
18"
1r
0s
1|
0~
0w
0t$
0%"
19"
0}
0s$
0$"
1:"
0|
0r$
0#"
1A"
0{
0q$
0""
1B"
0z
0p$
0!"
1I"
0y
0o$
0~!
0x
1n$
1}!
1w
#225000
0!
0("
#230000
1!
1("
07%
10%
05%
1,%
0+%
1+"
12"
1)"
1\#
10$
0+$
1($
0t#
1C"
0/"
0F!
1A!
0H!
1=!
0<!
1)!
0s!
1^#
01$
0y#
1[#
0Z#
05
13
08
19
0D
1=
0B
0*"
0e#
1H"
0u#
13$
1(!
0d!
1]!
0b!
0\
1W
0^
1F
1u#
1e#
0H"
03$
0(!
0]!
1b!
1d!
1^
1\
0W
0F
#235000
0!
0("
#240000
1!
1("
0+"
1f$
1q!
0[#
02"
0)"
1_#
1R
00$
1z#
00"
1e!
0)!
1s!
1a#
0^#
15
03
1_
0`#
1*"
1b#
#245000
0!
0("
#250000
1!
1("
1+"
1[#
12"
1)"
10$
1)!
0s!
1^#
05
13
0*"
#250001
0c%
1k%
1\%
0^%
0]%
0?$
1G$
18$
0;$
09$
0K!
0M!
1J!
1Y!
0Q!
0\#
1N"
02"
0r#
1J"
0g
1o
1`
0c
0a
0-$
1h$
0($
1j$
1%$
0g$
1v$
11"
0n$
0C"
0A!
0}!
1I!
1'"
0v!
1:!
1y!
0=!
1w!
0;!
0."
1V#
02$
1Z#
07
1q
09
1s
16
0p
1!!
1E
0w
0=
1u$
0m$
1)$
1&$
1u!
1r!
0|!
1&"
08"
1{#
1;#
1~
0v
12
1S
1t$
0l$
1q#
0{!
1%"
09"
1}#
1}
0u
1s$
0k$
0z!
1$"
0:"
1~#
1|
0t
1r$
0j$
0y!
1#"
0A"
1!$
1{
0s
1q$
0i$
0x!
1""
0B"
1#$
1z
0r
1p$
0h$
0w!
1!"
0I"
1y
0q
1o$
1g$
1v!
1~!
0J"
1x
1p
1n$
1}!
0V#
1w
1m$
1|!
0{#
1v
1l$
1{!
0}#
1u
1k$
1z!
0~#
1t
1j$
1y!
0!$
1s
1i$
1x!
0#$
1r
1h$
1w!
1q
0g$
0v!
0p
#255000
0!
0("
#260000
1!
1("
00%
18%
0,%
1)%
0*%
0+"
1W$
1d$
0e$
0f$
0q!
0p!
1o!
19!
0[#
0N"
0)"
0_#
0a#
1c#
0w#
1r#
1\"
11
1P
0Q
0R
00$
0&$
0z#
10"
0u#
1`#
1o#
0b#
0v$
0'"
1c!
0d!
0e!
0u!
0)!
1s!
0c#
15"
1."
1]"
0x#
0^#
0;#
15
03
0S
0_
0^
1]
0!!
0`#
1b#
0d#
0u$
1*"
0q#
0&"
05"
18"
0~
1d#
16"
0t$
1^"
0%"
19"
0}
06"
0s$
1q#
0$"
1:"
0|
0r$
0#"
1A"
0{
0q$
0""
1B"
0z
0p$
0!"
1I"
0y
0o$
0~!
1J"
0x
0n$
0}!
1V#
0w
0m$
0|!
1{#
0v
0l$
0{!
1}#
0u
0k$
0z!
1~#
0t
0j$
0y!
1!$
0s
0i$
0x!
1#$
0r
0h$
0w!
0q
1g$
1v!
1p
#265000
0!
0("
#270000
1!
1("
1+"
1[#
1N"
1)"
10$
1&$
1u!
1)!
0s!
1^#
1;#
05
13
1S
0*"
#270001
1c%
0k%
0\%
1_%
1]%
1?$
0G$
08$
1:$
19$
1K!
1L!
0J!
0Y!
1Q!
0#$
0!$
0N"
12"
0J"
1g
0o
0`
1b
1a
1-$
1h$
1+$
1i$
0%$
0g$
0q#
1v$
01"
1H#
1n$
1C"
1A!
1}!
0I!
1'"
0v!
0:!
1x!
1<!
1w!
1;!
0V#
1_"
0[#
12$
1]#
0Z#
17
1q
18
1r
06
0p
1!!
0E
1w
1=
1g$
0h$
1m$
0)$
13$
0&$
0u!
1(!
0r!
1|!
0w!
1v!
0{#
1`"
0]"
0;#
1p
0q
1v
02
1F
0S
1l$
03$
1q#
0H#
0(!
1{!
0}#
1a"
1u
0F
1k$
0^"
1z!
0~#
1t
1j$
1b"
0q#
1y!
1s
0i$
1s#
0x!
0r
#275000
0!
0("
#280000
1!
1("
10%
08%
1+%
0)%
1*%
0+"
1f$
1q!
02"
0)"
1_#
1R
00$
1z#
00"
1e!
0)!
1s!
0^#
15
03
1_
1`#
1*"
#285000
0!
0("
#290000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
1^#
05
13
0*"
#290001
1k%
0_%
0]%
1G$
0:$
09$
0K!
0L!
1Y!
1o
0b
0a
0-$
1h$
0+$
1i$
0v$
11"
1I!
0'"
1x!
0<!
1w!
0;!
0_"
02$
1y#
0]#
1Z#
0^#
07
1q
08
1r
0!!
1E
1.$
1)$
1r!
0`"
1]"
12
0o#
0e#
1H"
13$
1(!
1]!
0b!
0c!
0a"
0]
0\
1W
1F
1^"
0b"
1q#
0s#
#295000
0!
0("
#300000
1!
1("
1/$
18%
0+%
0*%
0+"
1[#
02"
1-"
14$
00$
1&$
1u!
0)!
1t!
1^#
1;#
14
03
1S
0.$
1H#
#300001
0c%
0k%
1\%
0?$
0G$
18$
1J!
0Y!
0Q!
1J"
0g
0o
1`
0g$
0q#
1v$
0H#
0n$
0}!
1'"
0v!
1V#
0p
1!!
0w
0m$
0|!
1{#
0v
0l$
0{!
1}#
0u
0k$
0z!
1~#
0t
0j$
0y!
1!$
0s
0i$
0x!
1#$
0r
0h$
0w!
0q
1g$
1v!
1p
#305000
0!
0("
#310000
1!
1("
0/$
00%
08%
1)%
0W$
1e$
0f$
0q!
1p!
09!
0-"
0[#
0)"
0_#
1a#
1w#
0\"
01
1Q
0R
1%$
01"
0C"
04$
0&$
10"
0`#
0v$
0'"
0u!
0t!
0A!
0I!
1:!
1s!
0a#
1c#
0]"
1x#
0^#
0;#
0y#
15
16
0E
0=
04
0S
0!!
1`#
0b#
1*"
03$
0z#
1u#
1o#
1e#
0H"
1q#
0]!
1b!
1c!
1d!
0e!
0(!
0c#
15"
0F
0_
1^
1]
1\
0W
1b#
0d#
0^"
05"
1d#
16"
0q#
06"
#315000
0!
0("
#320000
1!
1("
1+"
1[#
1N"
1)"
10$
1&$
1u!
1)!
0s!
1^#
1;#
05
13
1S
0*"
#320001
1g%
0\%
1^%
1]%
1C$
08$
1;$
19$
1K!
1M!
0J!
1U!
0#$
0~#
1\#
0N"
12"
1##
1~"
1{"
1x"
11#
14#
17#
1q"
1J#
1l"
1Q#
1g"
1h#
1k#
1a"
1]"
0:"
1k
0`
1c
1a
1-$
1h$
1($
1j$
0%$
0g$
1f#
1r$
14"
1E!
1#"
0v!
0:!
1y!
1=!
1w!
1;!
0!$
0A"
12$
0Z#
17
1q
19
1s
06
0p
1{
1A
1g$
1i$
1q$
1^"
1b"
1l#
1i#
1h"
1R#
1m"
1K#
1r"
18#
15#
12#
1/#
1,#
1)#
1&#
0)$
13$
0&$
0u!
1(!
0r!
1""
1x!
1v!
0B"
0;#
1p
1r
1z
02
1F
0S
0h$
1p$
03$
1*$
1'$
1$$
1"$
1|#
1v#
1s#
1q#
1m#
1W#
1S#
1O#
1L#
1H#
19#
0(!
1!"
0w!
0I"
0q
1y
0F
1o$
1~!
0J"
1x
1n$
1}!
0V#
1w
1m$
1|!
0{#
1v
1l$
1{!
0}#
1u
1k$
1z!
1t
0j$
0y!
0s
#325000
0!
0("
#330000
1!
1("
14%
1,%
0)%
1*%
0+"
1f$
1q!
0[#
02"
0)"
1_#
1R
00$
1z#
00"
1e!
0)!
1s!
1a#
0^#
15
03
1_
0`#
1*"
1c#
0b#
15"
0d#
16"
#335000
0!
0("
#340000
1!
1("
1+"
1[#
12"
1)"
10$
1)!
0s!
1^#
05
13
0*"
#340001
1c%
0g%
0^%
1?$
0C$
0;$
0M!
0U!
1Q!
0\#
0##
0~"
0{"
0x"
01#
04#
07#
0q"
0J#
0l"
0Q#
0g"
0h#
0k#
0a"
0]"
1:"
1g
0k
0c
0($
1j$
0r$
04"
0n$
1C"
1A!
0}!
0E!
0#"
1y!
0=!
1A"
0^#
02$
11$
1y#
0[#
1Z#
13"
09
1s
0{
0A
0w
1=
0q$
0^"
0b"
0l#
0i#
0h"
0R#
0m"
0K#
0r"
08#
05#
02#
0'$
0/#
0*$
0,#
0"$
0)#
0$$
0&#
0""
1B"
1^#
0z
0p$
0z#
0u#
0o#
0e#
1H"
13$
0|#
0W#
09#
0H#
0L#
0O#
0S#
0f#
0v#
0m#
0s#
0q#
1(!
1]!
0b!
0c!
0d!
0e!
0!"
1I"
0y
0_
0^
0]
0\
1W
1F
0o$
0~!
0x
1n$
1}!
1w
#345000
0!
0("
#350000
1!
1("
10%
04%
0,%
0+"
0c$
0d$
0e$
0f$
1^$
1i!
0q!
0p!
0o!
0n!
02"
0)"
0_#
0a#
0c#
05"
0O
0P
0Q
0R
1J
00$
1G"
10"
1`#
1b#
1d#
0)!
1s!
0^#
03"
15
03
0`#
0b#
0d#
06"
1*"
03$
0(!
0F
#350001
0c%
1^%
1_%
0?$
1;$
1:$
1L!
1M!
0Q!
1J"
0g
1c
1b
0i$
0j$
0n$
0}!
0y!
0x!
1V#
0r
0s
0w
0m$
0|!
1{#
0v
0l$
0{!
1}#
0u
0k$
0z!
0t
1j$
1y!
1s
#355000
0!
0("
#360000
1!
1("
00%
1,%
1+%
1+"
12"
1)"
10$
1+$
1($
0C"
0A!
1=!
1<!
1)!
0s!
1^#
12$
01$
0y#
0Z#
05
13
18
19
0=
0*"
0H"
13$
1(!
0]!
0^#
0W
1F
1H"
03$
0(!
1]!
1W
0F
#365000
0!
0("
#370000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#375000
0!
0("
#380000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#385000
0!
0("
#390000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#395000
0!
0("
#400000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#405000
0!
0("
#410000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#415000
0!
0("
#420000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#425000
0!
0("
#430000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#435000
0!
0("
#440000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#445000
0!
0("
#450000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#455000
0!
0("
#460000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#465000
0!
0("
#470000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#475000
0!
0("
#480000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#485000
0!
0("
#490000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#495000
0!
0("
#500000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#505000
0!
0("
#510000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#515000
0!
0("
#520000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#525000
0!
0("
#530000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#535000
0!
0("
#540000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#545000
0!
0("
#550000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#555000
0!
0("
#560000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#565000
0!
0("
#570000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#575000
0!
0("
#580000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#585000
0!
0("
#590000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#595000
0!
0("
#600000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#605000
0!
0("
#610000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#615000
0!
0("
#620000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#625000
0!
0("
#630000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#635000
0!
0("
#640000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#645000
0!
0("
#650000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#655000
0!
0("
#660000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#665000
0!
0("
#670000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#675000
0!
0("
#680000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#685000
0!
0("
#690000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#695000
0!
0("
#700000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#705000
0!
0("
#710000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#715000
0!
0("
#720000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#725000
0!
0("
#730000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#735000
0!
0("
#740000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#745000
0!
0("
#750000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#755000
0!
0("
#760000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#765000
0!
0("
#770000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#775000
0!
0("
#780000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#785000
0!
0("
#790000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#795000
0!
0("
#800000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#805000
0!
0("
#810000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#815000
0!
0("
#820000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#825000
0!
0("
#830000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#835000
0!
0("
#840000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#845000
0!
0("
#850000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#855000
0!
0("
#860000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#865000
0!
0("
#870000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#875000
0!
0("
#880000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#885000
0!
0("
#890000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#895000
0!
0("
#900000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#905000
0!
0("
#910000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#915000
0!
0("
#920000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#925000
0!
0("
#930000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#935000
0!
0("
#940000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#945000
0!
0("
#950000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#955000
0!
0("
#960000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#965000
0!
0("
#970000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#975000
0!
0("
#980000
1!
1("
1+"
12"
1)"
10$
1)!
0s!
05
13
0*"
#985000
0!
0("
#990000
1!
1("
0+"
02"
0)"
00$
0)!
1s!
15
03
1*"
#995000
0!
0("
#1000000
