# system-verilog
![image](https://user-images.githubusercontent.com/81455748/132887188-41f1726c-3b20-4782-a551-e68378b966f5.png)
