<stg><name>GaussianBlur<3, 0, 0, 2160, 3840, 1, 2, 2></name>


<trans_list>

<trans id="108" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="64">
<![CDATA[
entry:0 %weights_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_loc"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="64">
<![CDATA[
entry:1 %weights_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="weights_1_loc"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %sum_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_1_loc"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:4 %imgwidth = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %p_src_cols

]]></Node>
<StgValue><ssdm name="imgwidth"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:6 %p_src_rows_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %p_src_rows

]]></Node>
<StgValue><ssdm name="p_src_rows_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %sigma_read = read i32 @_ssdm_op_Read.ap_fifo.floatP0A, i32 %sigma

]]></Node>
<StgValue><ssdm name="sigma_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %cf = alloca i64 1

]]></Node>
<StgValue><ssdm name="cf"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %tmp_2 = fcmp_ole  i32 %sigma_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="32">
<![CDATA[
entry:33 %trunc_ln1312 = trunc i32 %p_src_rows_read

]]></Node>
<StgValue><ssdm name="trunc_ln1312"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="32">
<![CDATA[
entry:34 %trunc_ln1312_1 = trunc i32 %imgwidth

]]></Node>
<StgValue><ssdm name="trunc_ln1312_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
entry:12 %bitcast_ln40 = bitcast i32 %sigma_read

]]></Node>
<StgValue><ssdm name="bitcast_ln40"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:13 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln40, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="23" op_0_bw="32">
<![CDATA[
entry:14 %trunc_ln40 = trunc i32 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:15 %icmp_ln40 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:16 %icmp_ln40_1 = icmp_eq  i23 %trunc_ln40, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln40_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:17 %or_ln40 = or i1 %icmp_ln40_1, i1 %icmp_ln40

]]></Node>
<StgValue><ssdm name="or_ln40"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %tmp_2 = fcmp_ole  i32 %sigma_read, i32 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:19 %and_ln40 = and i1 %or_ln40, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln40"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:20 %select_ln40 = select i1 %and_ln40, i32 0.8, i32 %sigma_read

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21 %mul_i = fmul i32 %select_ln40, i32 %select_ln40

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21 %mul_i = fmul i32 %select_ln40, i32 %select_ln40

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="60" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21 %mul_i = fmul i32 %select_ln40, i32 %select_ln40

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="61" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:21 %mul_i = fmul i32 %select_ln40, i32 %select_ln40

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="62" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22 %mul1_i = fmul i32 %mul_i, i32 2

]]></Node>
<StgValue><ssdm name="mul1_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="63" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22 %mul1_i = fmul i32 %mul_i, i32 2

]]></Node>
<StgValue><ssdm name="mul1_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="64" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22 %mul1_i = fmul i32 %mul_i, i32 2

]]></Node>
<StgValue><ssdm name="mul1_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="65" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:22 %mul1_i = fmul i32 %mul_i, i32 2

]]></Node>
<StgValue><ssdm name="mul1_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="66" st_id="11" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %div_i = fdiv i32 1, i32 %mul1_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="67" st_id="12" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %div_i = fdiv i32 1, i32 %mul1_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="68" st_id="13" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %div_i = fdiv i32 1, i32 %mul1_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="69" st_id="14" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %div_i = fdiv i32 1, i32 %mul1_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="70" st_id="15" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %div_i = fdiv i32 1, i32 %mul1_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="71" st_id="16" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %div_i = fdiv i32 1, i32 %mul1_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="72" st_id="17" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %div_i = fdiv i32 1, i32 %mul1_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="73" st_id="18" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %div_i = fdiv i32 1, i32 %mul1_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="74" st_id="19" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %div_i = fdiv i32 1, i32 %mul1_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="75" st_id="20" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %div_i = fdiv i32 1, i32 %mul1_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="76" st_id="21" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %div_i = fdiv i32 1, i32 %mul1_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="77" st_id="22" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %div_i = fdiv i32 1, i32 %mul1_i

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="78" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
entry:24 %bitcast_ln46 = bitcast i32 %div_i

]]></Node>
<StgValue><ssdm name="bitcast_ln46"/></StgValue>
</operation>

<operation id="79" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:25 %xor_ln46 = xor i32 %bitcast_ln46, i32 2147483648

]]></Node>
<StgValue><ssdm name="xor_ln46"/></StgValue>
</operation>

<operation id="80" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
entry:26 %scale2X = bitcast i32 %xor_ln46

]]></Node>
<StgValue><ssdm name="scale2X"/></StgValue>
</operation>

<operation id="81" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:27 %call_ln46 = call void @GaussianBlur<3, 0, 0, 2160, 3840, 1, 2, 2>_Pipeline_VITIS_LOOP_48_1, i32 %scale2X, i32 %cf, i32 %sum_1_loc

]]></Node>
<StgValue><ssdm name="call_ln46"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="82" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:27 %call_ln46 = call void @GaussianBlur<3, 0, 0, 2160, 3840, 1, 2, 2>_Pipeline_VITIS_LOOP_48_1, i32 %scale2X, i32 %cf, i32 %sum_1_loc

]]></Node>
<StgValue><ssdm name="call_ln46"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="83" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:28 %sum_1_loc_load = load i32 %sum_1_loc

]]></Node>
<StgValue><ssdm name="sum_1_loc_load"/></StgValue>
</operation>

<operation id="84" st_id="24" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %sum = fdiv i32 1, i32 %sum_1_loc_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="85" st_id="25" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %sum = fdiv i32 1, i32 %sum_1_loc_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="86" st_id="26" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %sum = fdiv i32 1, i32 %sum_1_loc_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="87" st_id="27" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %sum = fdiv i32 1, i32 %sum_1_loc_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="88" st_id="28" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %sum = fdiv i32 1, i32 %sum_1_loc_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="89" st_id="29" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %sum = fdiv i32 1, i32 %sum_1_loc_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="90" st_id="30" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %sum = fdiv i32 1, i32 %sum_1_loc_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="91" st_id="31" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %sum = fdiv i32 1, i32 %sum_1_loc_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="92" st_id="32" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %sum = fdiv i32 1, i32 %sum_1_loc_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="93" st_id="33" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %sum = fdiv i32 1, i32 %sum_1_loc_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="94" st_id="34" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %sum = fdiv i32 1, i32 %sum_1_loc_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="95" st_id="35" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:29 %sum = fdiv i32 1, i32 %sum_1_loc_load

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="96" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:30 %call_ln57 = call void @GaussianBlur<3, 0, 0, 2160, 3840, 1, 2, 2>_Pipeline_VITIS_LOOP_58_2, i32 %cf, i32 %sum, i8 %weights_1_loc, i8 %weights_loc

]]></Node>
<StgValue><ssdm name="call_ln57"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="97" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="8" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:30 %call_ln57 = call void @GaussianBlur<3, 0, 0, 2160, 3840, 1, 2, 2>_Pipeline_VITIS_LOOP_58_2, i32 %cf, i32 %sum, i8 %weights_1_loc, i8 %weights_loc

]]></Node>
<StgValue><ssdm name="call_ln57"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="98" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:31 %weights_1_loc_load = load i8 %weights_1_loc

]]></Node>
<StgValue><ssdm name="weights_1_loc_load"/></StgValue>
</operation>

<operation id="99" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
entry:32 %weights_loc_load = load i8 %weights_loc

]]></Node>
<StgValue><ssdm name="weights_loc_load"/></StgValue>
</operation>

<operation id="100" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="16" op_4_bw="16" op_5_bw="8" op_6_bw="8">
<![CDATA[
entry:35 %call_ln1310 = call void @xfGaussianFilter3x3<0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840>, i8 %in_mat_data1, i8 %out_mat_data2, i16 %trunc_ln1312, i16 %trunc_ln1312_1, i8 %weights_1_loc_load, i8 %weights_loc_load

]]></Node>
<StgValue><ssdm name="call_ln1310"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="101" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_src_cols, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_src_rows, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sigma, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_mat_data2, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_data1, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="16" op_4_bw="16" op_5_bw="8" op_6_bw="8">
<![CDATA[
entry:35 %call_ln1310 = call void @xfGaussianFilter3x3<0, 2160, 3840, 1, 0, 1, 2, 2, 1, 3840>, i8 %in_mat_data1, i8 %out_mat_data2, i16 %trunc_ln1312, i16 %trunc_ln1312_1, i8 %weights_1_loc_load, i8 %weights_loc_load

]]></Node>
<StgValue><ssdm name="call_ln1310"/></StgValue>
</operation>

<operation id="107" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0">
<![CDATA[
entry:36 %ret_ln1332 = ret

]]></Node>
<StgValue><ssdm name="ret_ln1332"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
