TimeQuest Timing Analyzer report for the_project
Fri Sep 30 17:30:09 2016
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Hold: 'clk'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'clk'
 27. Slow 1200mV 0C Model Hold: 'clk'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'clk'
 40. Fast 1200mV 0C Model Hold: 'clk'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name      ; the_project                                       ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE115F29C7                                     ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------+
; SDC File List                                                                  ;
+--------------------------------------------------------------------------------+
SDC File Path : SDC1.sdc
Status        : OK
Read at       : Fri Sep 30 17:30:06 2016
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clocks                                                                         ;
+--------------------------------------------------------------------------------+
Clock Name  : clk
Type        : Base
Period      : 1.000
Frequency   : 1000.0 MHz
Rise        : 0.000
Fall        : 0.500
Duty Cycle  : 
Divide by   : 
Multiply by : 
Phase       : 
Offset      : 
Edge List   : 
Edge Shift  : 
Inverted    : 
Master      : 
Source      : 
Targets     : { clk }
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                             ;
+--------------------------------------------------------------------------------+
Fmax            : 84.4 MHz
Restricted Fmax : 84.4 MHz
Clock Name      : clk
Note            : 
+--------------------------------------------------------------------------------+

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+--------------------------------------------------------------------------------+
Clock         : clk
Slack         : -10.849
End Point TNS : -559.300
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : clk
Slack         : 0.703
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+--------------------------------------------------------------------------------+
Clock         : clk
Slack         : -3.000
End Point TNS : -949.698
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                             ;
+--------------------------------------------------------------------------------+
Slack        : -10.849
From Node    : regn:input_reg_b|q[4]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.303

Slack        : -10.849
From Node    : regn:input_reg_b|q[5]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.303

Slack        : -10.849
From Node    : regn:input_reg_b|q[6]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.303

Slack        : -10.849
From Node    : regn:input_reg_b|q[7]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.303

Slack        : -10.849
From Node    : regn:input_reg_b|q[8]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.303

Slack        : -10.849
From Node    : regn:input_reg_b|q[9]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.303

Slack        : -10.849
From Node    : regn:input_reg_b|q[10]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.303

Slack        : -10.849
From Node    : regn:input_reg_b|q[11]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.303

Slack        : -10.849
From Node    : regn:input_reg_b|q[12]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.303

Slack        : -10.849
From Node    : regn:input_reg_b|q[13]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.303

Slack        : -10.849
From Node    : regn:input_reg_b|q[14]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.303

Slack        : -10.849
From Node    : regn:input_reg_b|q[15]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.303

Slack        : -10.849
From Node    : regn:input_reg_b|q[16]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.303

Slack        : -10.849
From Node    : regn:input_reg_b|q[17]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.303

Slack        : -10.849
From Node    : regn:input_reg_b|q[0]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.303

Slack        : -10.849
From Node    : regn:input_reg_b|q[1]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.303

Slack        : -10.849
From Node    : regn:input_reg_b|q[2]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.303

Slack        : -10.849
From Node    : regn:input_reg_b|q[3]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.303

Slack        : -10.798
From Node    : regn:input_reg_a|q[18]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.252

Slack        : -10.798
From Node    : regn:input_reg_a|q[19]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.252

Slack        : -10.798
From Node    : regn:input_reg_a|q[20]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.252

Slack        : -10.798
From Node    : regn:input_reg_a|q[21]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.252

Slack        : -10.798
From Node    : regn:input_reg_a|q[22]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.252

Slack        : -10.798
From Node    : regn:input_reg_a|q[23]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.252

Slack        : -10.798
From Node    : regn:input_reg_a|q[24]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.252

Slack        : -10.798
From Node    : regn:input_reg_a|q[25]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.252

Slack        : -10.798
From Node    : regn:input_reg_a|q[26]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.252

Slack        : -10.798
From Node    : regn:input_reg_a|q[27]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.252

Slack        : -10.798
From Node    : regn:input_reg_a|q[28]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.252

Slack        : -10.798
From Node    : regn:input_reg_a|q[29]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.252

Slack        : -10.798
From Node    : regn:input_reg_a|q[30]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.252

Slack        : -10.798
From Node    : regn:input_reg_a|q[31]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.456
Data Delay   : 12.252

Slack        : -10.730
From Node    : regn:input_reg_a|q[0]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.177

Slack        : -10.730
From Node    : regn:input_reg_a|q[1]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.177

Slack        : -10.730
From Node    : regn:input_reg_a|q[2]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.177

Slack        : -10.730
From Node    : regn:input_reg_a|q[3]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.177

Slack        : -10.730
From Node    : regn:input_reg_a|q[4]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.177

Slack        : -10.730
From Node    : regn:input_reg_a|q[5]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.177

Slack        : -10.730
From Node    : regn:input_reg_a|q[6]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.177

Slack        : -10.730
From Node    : regn:input_reg_a|q[7]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.177

Slack        : -10.730
From Node    : regn:input_reg_a|q[8]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.177

Slack        : -10.730
From Node    : regn:input_reg_a|q[9]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.177

Slack        : -10.730
From Node    : regn:input_reg_a|q[10]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.177

Slack        : -10.730
From Node    : regn:input_reg_a|q[11]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.177

Slack        : -10.730
From Node    : regn:input_reg_a|q[12]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.177

Slack        : -10.730
From Node    : regn:input_reg_a|q[13]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.177

Slack        : -10.730
From Node    : regn:input_reg_a|q[14]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.177

Slack        : -10.730
From Node    : regn:input_reg_a|q[15]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.177

Slack        : -10.730
From Node    : regn:input_reg_a|q[16]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.177

Slack        : -10.730
From Node    : regn:input_reg_a|q[17]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.177

Slack        : -10.679
From Node    : regn:input_reg_b|q[18]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.126

Slack        : -10.679
From Node    : regn:input_reg_b|q[19]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.126

Slack        : -10.679
From Node    : regn:input_reg_b|q[20]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.126

Slack        : -10.679
From Node    : regn:input_reg_b|q[21]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.126

Slack        : -10.679
From Node    : regn:input_reg_b|q[22]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.126

Slack        : -10.679
From Node    : regn:input_reg_b|q[23]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.126

Slack        : -10.679
From Node    : regn:input_reg_b|q[24]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.126

Slack        : -10.679
From Node    : regn:input_reg_b|q[25]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.126

Slack        : -10.679
From Node    : regn:input_reg_b|q[26]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.126

Slack        : -10.679
From Node    : regn:input_reg_b|q[27]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.126

Slack        : -10.679
From Node    : regn:input_reg_b|q[28]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.126

Slack        : -10.679
From Node    : regn:input_reg_b|q[29]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.126

Slack        : -10.679
From Node    : regn:input_reg_b|q[30]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.126

Slack        : -10.679
From Node    : regn:input_reg_b|q[31]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.449
Data Delay   : 12.126

Slack        : -10.553
From Node    : regn:input_reg_b|q[4]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.976

Slack        : -10.553
From Node    : regn:input_reg_b|q[5]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.976

Slack        : -10.553
From Node    : regn:input_reg_b|q[6]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.976

Slack        : -10.553
From Node    : regn:input_reg_b|q[7]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.976

Slack        : -10.553
From Node    : regn:input_reg_b|q[8]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.976

Slack        : -10.553
From Node    : regn:input_reg_b|q[9]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.976

Slack        : -10.553
From Node    : regn:input_reg_b|q[10]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.976

Slack        : -10.553
From Node    : regn:input_reg_b|q[11]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.976

Slack        : -10.553
From Node    : regn:input_reg_b|q[12]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.976

Slack        : -10.553
From Node    : regn:input_reg_b|q[13]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.976

Slack        : -10.553
From Node    : regn:input_reg_b|q[14]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.976

Slack        : -10.553
From Node    : regn:input_reg_b|q[15]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.976

Slack        : -10.553
From Node    : regn:input_reg_b|q[16]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.976

Slack        : -10.553
From Node    : regn:input_reg_b|q[17]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.976

Slack        : -10.553
From Node    : regn:input_reg_b|q[0]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.976

Slack        : -10.553
From Node    : regn:input_reg_b|q[1]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.976

Slack        : -10.553
From Node    : regn:input_reg_b|q[2]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.976

Slack        : -10.553
From Node    : regn:input_reg_b|q[3]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.976

Slack        : -10.502
From Node    : regn:input_reg_a|q[18]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.925

Slack        : -10.502
From Node    : regn:input_reg_a|q[19]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.925

Slack        : -10.502
From Node    : regn:input_reg_a|q[20]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.925

Slack        : -10.502
From Node    : regn:input_reg_a|q[21]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.925

Slack        : -10.502
From Node    : regn:input_reg_a|q[22]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.925

Slack        : -10.502
From Node    : regn:input_reg_a|q[23]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.925

Slack        : -10.502
From Node    : regn:input_reg_a|q[24]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.925

Slack        : -10.502
From Node    : regn:input_reg_a|q[25]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.925

Slack        : -10.502
From Node    : regn:input_reg_a|q[26]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.925

Slack        : -10.502
From Node    : regn:input_reg_a|q[27]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.925

Slack        : -10.502
From Node    : regn:input_reg_a|q[28]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.925

Slack        : -10.502
From Node    : regn:input_reg_a|q[29]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.925

Slack        : -10.502
From Node    : regn:input_reg_a|q[30]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.925

Slack        : -10.502
From Node    : regn:input_reg_a|q[31]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.425
Data Delay   : 11.925

Slack        : -10.402
From Node    : regn:input_reg_b|q[4]
To Node      : regn:output_reg_zero|q[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.415
Data Delay   : 11.815

Slack        : -10.402
From Node    : regn:input_reg_b|q[5]
To Node      : regn:output_reg_zero|q[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.415
Data Delay   : 11.815

Slack        : -10.402
From Node    : regn:input_reg_b|q[6]
To Node      : regn:output_reg_zero|q[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.415
Data Delay   : 11.815

Slack        : -10.402
From Node    : regn:input_reg_b|q[7]
To Node      : regn:output_reg_zero|q[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.415
Data Delay   : 11.815
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                              ;
+--------------------------------------------------------------------------------+
Slack        : 0.703
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[11]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.077
Data Delay   : 0.966

Slack        : 0.704
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[13]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.077
Data Delay   : 0.967

Slack        : 0.705
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[12]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.077
Data Delay   : 0.968

Slack        : 0.922
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.552
Data Delay   : 1.660

Slack        : 0.947
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.582
Data Delay   : 1.715

Slack        : 1.087
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[27]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.105
Data Delay   : 1.378

Slack        : 1.186
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.105
Data Delay   : 1.477

Slack        : 1.226
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[27]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.336
Data Delay   : 1.076

Slack        : 1.228
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.141
Data Delay   : 1.555

Slack        : 1.284
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[10]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.098
Data Delay   : 1.568

Slack        : 1.286
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[14]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.098
Data Delay   : 1.570

Slack        : 1.287
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[15]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.098
Data Delay   : 1.571

Slack        : 1.300
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[26]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.107
Data Delay   : 1.593

Slack        : 1.330
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[19]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.117
Data Delay   : 1.633

Slack        : 1.330
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[20]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.117
Data Delay   : 1.633

Slack        : 1.332
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[17]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.117
Data Delay   : 1.635

Slack        : 1.332
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.117
Data Delay   : 1.635

Slack        : 1.334
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.117
Data Delay   : 1.637

Slack        : 1.377
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.318
Data Delay   : 1.245

Slack        : 1.400
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[10]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 1.692

Slack        : 1.401
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 1.693

Slack        : 1.414
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.120
Data Delay   : 1.720

Slack        : 1.419
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[25]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.123
Data Delay   : 1.728

Slack        : 1.420
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[24]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.123
Data Delay   : 1.729

Slack        : 1.427
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.120
Data Delay   : 1.733

Slack        : 1.428
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[28]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.107
Data Delay   : 1.721

Slack        : 1.428
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[29]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.107
Data Delay   : 1.721

Slack        : 1.436
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.114
Data Delay   : 1.736

Slack        : 1.459
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.107
Data Delay   : 1.752

Slack        : 1.461
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[22]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.110
Data Delay   : 1.757

Slack        : 1.464
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.117
Data Delay   : 1.767

Slack        : 1.465
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.110
Data Delay   : 1.761

Slack        : 1.466
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[23]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.110
Data Delay   : 1.762

Slack        : 1.481
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.120
Data Delay   : 1.787

Slack        : 1.491
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[22]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.331
Data Delay   : 1.346

Slack        : 1.524
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 1.816

Slack        : 1.525
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[13]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 1.817

Slack        : 1.525
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[16]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 1.817

Slack        : 1.526
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[12]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 1.818

Slack        : 1.527
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 1.819

Slack        : 1.527
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[11]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 1.819

Slack        : 1.528
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 1.820

Slack        : 1.528
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 1.820

Slack        : 1.536
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[1]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 1.828

Slack        : 1.537
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[14]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 1.829

Slack        : 1.538
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 1.830

Slack        : 1.541
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 1.833

Slack        : 1.541
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[15]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 1.833

Slack        : 1.541
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[16]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.110
Data Delay   : 1.837

Slack        : 1.551
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.123
Data Delay   : 1.860

Slack        : 1.568
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_lo|q[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.107
Data Delay   : 1.861

Slack        : 1.570
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[20]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.550
Data Delay   : 2.306

Slack        : 1.572
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[24]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.550
Data Delay   : 2.308

Slack        : 1.572
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[27]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.550
Data Delay   : 2.308

Slack        : 1.574
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[26]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.550
Data Delay   : 2.310

Slack        : 1.576
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[28]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.550
Data Delay   : 2.312

Slack        : 1.584
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.123
Data Delay   : 1.893

Slack        : 1.617
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.338
Data Delay   : 1.465

Slack        : 1.630
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[23]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.331
Data Delay   : 1.485

Slack        : 1.631
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.331
Data Delay   : 1.486

Slack        : 1.639
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.324
Data Delay   : 1.501

Slack        : 1.645
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.128
Data Delay   : 1.959

Slack        : 1.650
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.321
Data Delay   : 1.515

Slack        : 1.656
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[1]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.338
Data Delay   : 1.504

Slack        : 1.657
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[16]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.331
Data Delay   : 1.512

Slack        : 1.663
From Node    : regn:input_reg_b|q[18]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.527

Slack        : 1.663
From Node    : regn:input_reg_b|q[19]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.527

Slack        : 1.663
From Node    : regn:input_reg_b|q[20]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.527

Slack        : 1.663
From Node    : regn:input_reg_b|q[21]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.527

Slack        : 1.663
From Node    : regn:input_reg_b|q[22]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.527

Slack        : 1.663
From Node    : regn:input_reg_b|q[23]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.527

Slack        : 1.663
From Node    : regn:input_reg_b|q[24]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.527

Slack        : 1.663
From Node    : regn:input_reg_b|q[25]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.527

Slack        : 1.663
From Node    : regn:input_reg_b|q[26]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.527

Slack        : 1.663
From Node    : regn:input_reg_b|q[27]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.527

Slack        : 1.663
From Node    : regn:input_reg_b|q[28]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.527

Slack        : 1.663
From Node    : regn:input_reg_b|q[29]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.527

Slack        : 1.663
From Node    : regn:input_reg_b|q[30]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.527

Slack        : 1.663
From Node    : regn:input_reg_b|q[31]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.527

Slack        : 1.664
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.321
Data Delay   : 1.529

Slack        : 1.674
From Node    : regn:input_reg_b|q[18]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.538

Slack        : 1.674
From Node    : regn:input_reg_b|q[19]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.538

Slack        : 1.674
From Node    : regn:input_reg_b|q[20]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.538

Slack        : 1.674
From Node    : regn:input_reg_b|q[21]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.538

Slack        : 1.674
From Node    : regn:input_reg_b|q[22]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.538

Slack        : 1.674
From Node    : regn:input_reg_b|q[23]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.538

Slack        : 1.674
From Node    : regn:input_reg_b|q[24]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.538

Slack        : 1.674
From Node    : regn:input_reg_b|q[25]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.538

Slack        : 1.674
From Node    : regn:input_reg_b|q[26]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.538

Slack        : 1.674
From Node    : regn:input_reg_b|q[27]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.538

Slack        : 1.674
From Node    : regn:input_reg_b|q[28]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.538

Slack        : 1.674
From Node    : regn:input_reg_b|q[29]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.538

Slack        : 1.674
From Node    : regn:input_reg_b|q[30]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.538

Slack        : 1.674
From Node    : regn:input_reg_b|q[31]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.678
Data Delay   : 2.538

Slack        : 1.688
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.550
Data Delay   : 2.424

Slack        : 1.688
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[23]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.550
Data Delay   : 2.424

Slack        : 1.689
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.550
Data Delay   : 2.425

Slack        : 1.692
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[29]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.550
Data Delay   : 2.428

Slack        : 1.700
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[22]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.550
Data Delay   : 2.436

Slack        : 1.700
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[25]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.550
Data Delay   : 2.436
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                               ;
+--------------------------------------------------------------------------------+
Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Port Rate
Clock          : clk
Clock Edge     : Rise
Target         : clk

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[0]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[0]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[0]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[0]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[10]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[10]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[10]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[10]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[11]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[11]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[11]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[11]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[12]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[12]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[12]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[12]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[13]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[13]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[13]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[13]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[14]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[14]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[14]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[14]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[15]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[15]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[15]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[15]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[16]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[16]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[16]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[16]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[17]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[17]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[17]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[17]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[18]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[18]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[18]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[18]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[19]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[19]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[19]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[19]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[1]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[1]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[1]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[1]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[20]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[20]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[20]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[20]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[21]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[21]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[21]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[21]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[22]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[22]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[22]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[22]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[23]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[23]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[23]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[23]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[24]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[24]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[24]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[24]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[25]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[25]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[25]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[25]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[26]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[26]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[26]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[26]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[27]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[27]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[27]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[27]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[28]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[28]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[28]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[28]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[29]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[29]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[29]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[29]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[2]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[2]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[2]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[2]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[30]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[30]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[30]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[30]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[31]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[31]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[31]~_Duplicate_2
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : a[*]
Clock Port      : clk
Rise            : 4.199
Fall            : 4.708
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[0]
Clock Port      : clk
Rise            : 3.329
Fall            : 3.799
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[1]
Clock Port      : clk
Rise            : 3.495
Fall            : 3.965
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[2]
Clock Port      : clk
Rise            : 2.695
Fall            : 3.146
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[3]
Clock Port      : clk
Rise            : 2.906
Fall            : 3.341
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[4]
Clock Port      : clk
Rise            : 2.553
Fall            : 3.031
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[5]
Clock Port      : clk
Rise            : 3.250
Fall            : 3.631
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[6]
Clock Port      : clk
Rise            : 3.365
Fall            : 3.823
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[7]
Clock Port      : clk
Rise            : 3.362
Fall            : 3.919
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[8]
Clock Port      : clk
Rise            : 3.075
Fall            : 3.544
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[9]
Clock Port      : clk
Rise            : 4.199
Fall            : 4.708
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[10]
Clock Port      : clk
Rise            : 2.554
Fall            : 3.001
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[11]
Clock Port      : clk
Rise            : 3.561
Fall            : 4.008
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[12]
Clock Port      : clk
Rise            : 4.147
Fall            : 4.636
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[13]
Clock Port      : clk
Rise            : 2.661
Fall            : 3.019
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[14]
Clock Port      : clk
Rise            : 2.567
Fall            : 3.042
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[15]
Clock Port      : clk
Rise            : 2.842
Fall            : 3.302
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[16]
Clock Port      : clk
Rise            : 2.772
Fall            : 3.239
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[17]
Clock Port      : clk
Rise            : 3.339
Fall            : 3.742
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[18]
Clock Port      : clk
Rise            : 3.186
Fall            : 3.640
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[19]
Clock Port      : clk
Rise            : 3.345
Fall            : 3.768
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[20]
Clock Port      : clk
Rise            : 2.681
Fall            : 3.087
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[21]
Clock Port      : clk
Rise            : 3.577
Fall            : 4.061
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[22]
Clock Port      : clk
Rise            : 3.083
Fall            : 3.521
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[23]
Clock Port      : clk
Rise            : 2.466
Fall            : 2.839
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[24]
Clock Port      : clk
Rise            : 2.959
Fall            : 3.436
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[25]
Clock Port      : clk
Rise            : 2.427
Fall            : 2.801
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[26]
Clock Port      : clk
Rise            : 3.098
Fall            : 3.567
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[27]
Clock Port      : clk
Rise            : 2.853
Fall            : 3.258
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[28]
Clock Port      : clk
Rise            : 2.743
Fall            : 3.202
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[29]
Clock Port      : clk
Rise            : 3.188
Fall            : 3.600
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[30]
Clock Port      : clk
Rise            : 3.211
Fall            : 3.690
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[31]
Clock Port      : clk
Rise            : 3.363
Fall            : 3.843
Clock Edge      : Rise
Clock Reference : clk

Data Port       : b[*]
Clock Port      : clk
Rise            : 4.235
Fall            : 4.719
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[0]
Clock Port      : clk
Rise            : 4.034
Fall            : 4.591
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[1]
Clock Port      : clk
Rise            : 2.731
Fall            : 3.230
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[2]
Clock Port      : clk
Rise            : 3.330
Fall            : 3.796
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[3]
Clock Port      : clk
Rise            : 2.769
Fall            : 3.236
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[4]
Clock Port      : clk
Rise            : 3.131
Fall            : 3.577
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[5]
Clock Port      : clk
Rise            : 2.220
Fall            : 2.593
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[6]
Clock Port      : clk
Rise            : 3.191
Fall            : 3.707
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[7]
Clock Port      : clk
Rise            : 2.206
Fall            : 2.604
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[8]
Clock Port      : clk
Rise            : 2.622
Fall            : 2.950
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[9]
Clock Port      : clk
Rise            : 2.625
Fall            : 3.111
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[10]
Clock Port      : clk
Rise            : 3.122
Fall            : 3.594
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[11]
Clock Port      : clk
Rise            : 2.803
Fall            : 3.208
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[12]
Clock Port      : clk
Rise            : 3.982
Fall            : 4.397
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[13]
Clock Port      : clk
Rise            : 3.950
Fall            : 4.502
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[14]
Clock Port      : clk
Rise            : 3.120
Fall            : 3.607
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[15]
Clock Port      : clk
Rise            : 2.728
Fall            : 3.206
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[16]
Clock Port      : clk
Rise            : 3.661
Fall            : 4.205
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[17]
Clock Port      : clk
Rise            : 3.108
Fall            : 3.567
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[18]
Clock Port      : clk
Rise            : 2.702
Fall            : 3.070
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[19]
Clock Port      : clk
Rise            : 2.678
Fall            : 3.109
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[20]
Clock Port      : clk
Rise            : 3.531
Fall            : 4.038
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[21]
Clock Port      : clk
Rise            : 4.235
Fall            : 4.719
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[22]
Clock Port      : clk
Rise            : 3.483
Fall            : 3.950
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[23]
Clock Port      : clk
Rise            : 2.695
Fall            : 3.124
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[24]
Clock Port      : clk
Rise            : 3.530
Fall            : 4.052
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[25]
Clock Port      : clk
Rise            : 3.773
Fall            : 4.321
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[26]
Clock Port      : clk
Rise            : 3.027
Fall            : 3.502
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[27]
Clock Port      : clk
Rise            : 2.703
Fall            : 3.063
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[28]
Clock Port      : clk
Rise            : 2.994
Fall            : 3.387
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[29]
Clock Port      : clk
Rise            : 2.779
Fall            : 3.179
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[30]
Clock Port      : clk
Rise            : 2.512
Fall            : 2.942
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[31]
Clock Port      : clk
Rise            : 3.204
Fall            : 3.703
Clock Edge      : Rise
Clock Reference : clk

Data Port       : op[*]
Clock Port      : clk
Rise            : 2.762
Fall            : 3.241
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[0]
Clock Port      : clk
Rise            : 0.364
Fall            : 0.435
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[1]
Clock Port      : clk
Rise            : 2.762
Fall            : 3.241
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[2]
Clock Port      : clk
Rise            : 1.871
Fall            : 2.280
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[3]
Clock Port      : clk
Rise            : -0.687
Fall            : -0.614
Clock Edge      : Rise
Clock Reference : clk

Data Port       : shamt[*]
Clock Port      : clk
Rise            : 2.897
Fall            : 3.377
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[0]
Clock Port      : clk
Rise            : 2.684
Fall            : 3.177
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[1]
Clock Port      : clk
Rise            : 2.629
Fall            : 3.099
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[2]
Clock Port      : clk
Rise            : 2.724
Fall            : 3.228
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[3]
Clock Port      : clk
Rise            : 2.515
Fall            : 2.949
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[4]
Clock Port      : clk
Rise            : 2.897
Fall            : 3.377
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : a[*]
Clock Port      : clk
Rise            : -1.203
Fall            : -1.551
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[0]
Clock Port      : clk
Rise            : -2.189
Fall            : -2.624
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[1]
Clock Port      : clk
Rise            : -1.781
Fall            : -2.209
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[2]
Clock Port      : clk
Rise            : -1.682
Fall            : -2.102
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[3]
Clock Port      : clk
Rise            : -1.330
Fall            : -1.654
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[4]
Clock Port      : clk
Rise            : -1.809
Fall            : -2.292
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[5]
Clock Port      : clk
Rise            : -1.714
Fall            : -2.143
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[6]
Clock Port      : clk
Rise            : -2.495
Fall            : -2.994
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[7]
Clock Port      : clk
Rise            : -2.251
Fall            : -2.765
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[8]
Clock Port      : clk
Rise            : -1.605
Fall            : -1.995
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[9]
Clock Port      : clk
Rise            : -2.549
Fall            : -3.038
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[10]
Clock Port      : clk
Rise            : -1.328
Fall            : -1.749
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[11]
Clock Port      : clk
Rise            : -2.255
Fall            : -2.719
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[12]
Clock Port      : clk
Rise            : -2.391
Fall            : -2.840
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[13]
Clock Port      : clk
Rise            : -1.203
Fall            : -1.551
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[14]
Clock Port      : clk
Rise            : -1.724
Fall            : -2.126
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[15]
Clock Port      : clk
Rise            : -1.600
Fall            : -2.003
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[16]
Clock Port      : clk
Rise            : -1.806
Fall            : -2.269
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[17]
Clock Port      : clk
Rise            : -2.162
Fall            : -2.645
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[18]
Clock Port      : clk
Rise            : -1.960
Fall            : -2.386
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[19]
Clock Port      : clk
Rise            : -2.096
Fall            : -2.562
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[20]
Clock Port      : clk
Rise            : -1.554
Fall            : -1.952
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[21]
Clock Port      : clk
Rise            : -2.546
Fall            : -2.998
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[22]
Clock Port      : clk
Rise            : -1.747
Fall            : -2.205
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[23]
Clock Port      : clk
Rise            : -1.608
Fall            : -1.977
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[24]
Clock Port      : clk
Rise            : -1.878
Fall            : -2.320
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[25]
Clock Port      : clk
Rise            : -1.527
Fall            : -1.921
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[26]
Clock Port      : clk
Rise            : -1.983
Fall            : -2.426
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[27]
Clock Port      : clk
Rise            : -1.268
Fall            : -1.635
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[28]
Clock Port      : clk
Rise            : -1.685
Fall            : -2.088
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[29]
Clock Port      : clk
Rise            : -1.699
Fall            : -2.090
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[30]
Clock Port      : clk
Rise            : -1.978
Fall            : -2.400
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[31]
Clock Port      : clk
Rise            : -2.500
Fall            : -2.909
Clock Edge      : Rise
Clock Reference : clk

Data Port       : b[*]
Clock Port      : clk
Rise            : -1.100
Fall            : -1.443
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[0]
Clock Port      : clk
Rise            : -2.626
Fall            : -3.152
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[1]
Clock Port      : clk
Rise            : -1.950
Fall            : -2.412
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[2]
Clock Port      : clk
Rise            : -2.533
Fall            : -2.947
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[3]
Clock Port      : clk
Rise            : -1.677
Fall            : -2.096
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[4]
Clock Port      : clk
Rise            : -2.169
Fall            : -2.625
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[5]
Clock Port      : clk
Rise            : -1.365
Fall            : -1.695
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[6]
Clock Port      : clk
Rise            : -1.824
Fall            : -2.300
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[7]
Clock Port      : clk
Rise            : -1.100
Fall            : -1.443
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[8]
Clock Port      : clk
Rise            : -1.373
Fall            : -1.711
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[9]
Clock Port      : clk
Rise            : -1.462
Fall            : -1.851
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[10]
Clock Port      : clk
Rise            : -1.557
Fall            : -1.984
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[11]
Clock Port      : clk
Rise            : -1.467
Fall            : -1.818
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[12]
Clock Port      : clk
Rise            : -2.268
Fall            : -2.722
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[13]
Clock Port      : clk
Rise            : -2.479
Fall            : -2.978
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[14]
Clock Port      : clk
Rise            : -2.069
Fall            : -2.516
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[15]
Clock Port      : clk
Rise            : -2.106
Fall            : -2.577
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[16]
Clock Port      : clk
Rise            : -2.465
Fall            : -2.962
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[17]
Clock Port      : clk
Rise            : -2.030
Fall            : -2.449
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[18]
Clock Port      : clk
Rise            : -1.860
Fall            : -2.246
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[19]
Clock Port      : clk
Rise            : -1.618
Fall            : -2.008
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[20]
Clock Port      : clk
Rise            : -2.356
Fall            : -2.811
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[21]
Clock Port      : clk
Rise            : -2.456
Fall            : -2.874
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[22]
Clock Port      : clk
Rise            : -2.028
Fall            : -2.469
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[23]
Clock Port      : clk
Rise            : -1.406
Fall            : -1.832
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[24]
Clock Port      : clk
Rise            : -2.007
Fall            : -2.450
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[25]
Clock Port      : clk
Rise            : -2.377
Fall            : -2.827
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[26]
Clock Port      : clk
Rise            : -1.959
Fall            : -2.393
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[27]
Clock Port      : clk
Rise            : -1.373
Fall            : -1.701
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[28]
Clock Port      : clk
Rise            : -1.624
Fall            : -2.032
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[29]
Clock Port      : clk
Rise            : -1.551
Fall            : -1.905
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[30]
Clock Port      : clk
Rise            : -1.733
Fall            : -2.084
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[31]
Clock Port      : clk
Rise            : -2.109
Fall            : -2.535
Clock Edge      : Rise
Clock Reference : clk

Data Port       : op[*]
Clock Port      : clk
Rise            : 1.076
Fall            : 1.011
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[0]
Clock Port      : clk
Rise            : 0.015
Fall            : -0.057
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[1]
Clock Port      : clk
Rise            : -2.278
Fall            : -2.739
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[2]
Clock Port      : clk
Rise            : -1.420
Fall            : -1.819
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[3]
Clock Port      : clk
Rise            : 1.076
Fall            : 1.011
Clock Edge      : Rise
Clock Reference : clk

Data Port       : shamt[*]
Clock Port      : clk
Rise            : -2.038
Fall            : -2.460
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[0]
Clock Port      : clk
Rise            : -2.196
Fall            : -2.676
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[1]
Clock Port      : clk
Rise            : -2.144
Fall            : -2.602
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[2]
Clock Port      : clk
Rise            : -2.236
Fall            : -2.726
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[3]
Clock Port      : clk
Rise            : -2.038
Fall            : -2.460
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[4]
Clock Port      : clk
Rise            : -2.407
Fall            : -2.869
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : hi[*]
Clock Port      : clk
Rise            : 11.342
Fall            : 11.257
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[0]
Clock Port      : clk
Rise            : 8.767
Fall            : 8.802
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[1]
Clock Port      : clk
Rise            : 9.136
Fall            : 9.165
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[2]
Clock Port      : clk
Rise            : 8.753
Fall            : 8.827
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[3]
Clock Port      : clk
Rise            : 8.566
Fall            : 8.643
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[4]
Clock Port      : clk
Rise            : 10.727
Fall            : 10.830
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[5]
Clock Port      : clk
Rise            : 8.867
Fall            : 8.926
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[6]
Clock Port      : clk
Rise            : 8.047
Fall            : 8.001
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[7]
Clock Port      : clk
Rise            : 8.033
Fall            : 7.974
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[8]
Clock Port      : clk
Rise            : 7.729
Fall            : 7.713
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[9]
Clock Port      : clk
Rise            : 7.473
Fall            : 7.478
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[10]
Clock Port      : clk
Rise            : 8.722
Fall            : 8.719
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[11]
Clock Port      : clk
Rise            : 8.322
Fall            : 8.313
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[12]
Clock Port      : clk
Rise            : 8.069
Fall            : 8.071
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[13]
Clock Port      : clk
Rise            : 8.559
Fall            : 8.607
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[14]
Clock Port      : clk
Rise            : 8.796
Fall            : 8.838
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[15]
Clock Port      : clk
Rise            : 8.323
Fall            : 8.437
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[16]
Clock Port      : clk
Rise            : 8.007
Fall            : 7.951
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[17]
Clock Port      : clk
Rise            : 8.392
Fall            : 8.436
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[18]
Clock Port      : clk
Rise            : 9.505
Fall            : 9.449
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[19]
Clock Port      : clk
Rise            : 11.342
Fall            : 11.246
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[20]
Clock Port      : clk
Rise            : 8.127
Fall            : 8.136
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[21]
Clock Port      : clk
Rise            : 8.774
Fall            : 8.725
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[22]
Clock Port      : clk
Rise            : 9.474
Fall            : 9.519
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[23]
Clock Port      : clk
Rise            : 8.163
Fall            : 8.172
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[24]
Clock Port      : clk
Rise            : 11.134
Fall            : 11.257
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[25]
Clock Port      : clk
Rise            : 8.981
Fall            : 8.998
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[26]
Clock Port      : clk
Rise            : 9.361
Fall            : 9.424
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[27]
Clock Port      : clk
Rise            : 9.766
Fall            : 9.767
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[28]
Clock Port      : clk
Rise            : 8.476
Fall            : 8.436
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[29]
Clock Port      : clk
Rise            : 8.455
Fall            : 8.426
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[30]
Clock Port      : clk
Rise            : 10.247
Fall            : 10.348
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[31]
Clock Port      : clk
Rise            : 8.188
Fall            : 8.176
Clock Edge      : Rise
Clock Reference : clk

Data Port       : lo[*]
Clock Port      : clk
Rise            : 10.929
Fall            : 10.820
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[0]
Clock Port      : clk
Rise            : 8.204
Fall            : 8.171
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[1]
Clock Port      : clk
Rise            : 8.736
Fall            : 8.857
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[2]
Clock Port      : clk
Rise            : 10.623
Fall            : 10.522
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[3]
Clock Port      : clk
Rise            : 10.645
Fall            : 10.550
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[4]
Clock Port      : clk
Rise            : 8.470
Fall            : 8.423
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[5]
Clock Port      : clk
Rise            : 8.511
Fall            : 8.564
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[6]
Clock Port      : clk
Rise            : 8.140
Fall            : 8.180
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[7]
Clock Port      : clk
Rise            : 10.929
Fall            : 10.820
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[8]
Clock Port      : clk
Rise            : 8.283
Fall            : 8.353
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[9]
Clock Port      : clk
Rise            : 8.058
Fall            : 8.034
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[10]
Clock Port      : clk
Rise            : 7.740
Fall            : 7.714
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[11]
Clock Port      : clk
Rise            : 8.133
Fall            : 8.081
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[12]
Clock Port      : clk
Rise            : 8.481
Fall            : 8.450
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[13]
Clock Port      : clk
Rise            : 8.388
Fall            : 8.325
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[14]
Clock Port      : clk
Rise            : 9.254
Fall            : 9.382
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[15]
Clock Port      : clk
Rise            : 9.695
Fall            : 9.885
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[16]
Clock Port      : clk
Rise            : 8.594
Fall            : 8.663
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[17]
Clock Port      : clk
Rise            : 8.524
Fall            : 8.497
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[18]
Clock Port      : clk
Rise            : 8.298
Fall            : 8.291
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[19]
Clock Port      : clk
Rise            : 8.126
Fall            : 8.056
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[20]
Clock Port      : clk
Rise            : 8.870
Fall            : 8.952
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[21]
Clock Port      : clk
Rise            : 7.828
Fall            : 7.811
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[22]
Clock Port      : clk
Rise            : 7.754
Fall            : 7.763
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[23]
Clock Port      : clk
Rise            : 8.608
Fall            : 8.669
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[24]
Clock Port      : clk
Rise            : 8.487
Fall            : 8.430
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[25]
Clock Port      : clk
Rise            : 7.864
Fall            : 7.867
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[26]
Clock Port      : clk
Rise            : 9.687
Fall            : 9.723
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[27]
Clock Port      : clk
Rise            : 9.501
Fall            : 9.603
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[28]
Clock Port      : clk
Rise            : 8.122
Fall            : 8.080
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[29]
Clock Port      : clk
Rise            : 9.322
Fall            : 9.356
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[30]
Clock Port      : clk
Rise            : 8.164
Fall            : 8.149
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[31]
Clock Port      : clk
Rise            : 7.980
Fall            : 7.946
Clock Edge      : Rise
Clock Reference : clk

Data Port       : zero
Clock Port      : clk
Rise            : 8.798
Fall            : 8.876
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : hi[*]
Clock Port      : clk
Rise            : 7.221
Fall            : 7.224
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[0]
Clock Port      : clk
Rise            : 8.462
Fall            : 8.494
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[1]
Clock Port      : clk
Rise            : 8.815
Fall            : 8.842
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[2]
Clock Port      : clk
Rise            : 8.449
Fall            : 8.519
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[3]
Clock Port      : clk
Rise            : 8.269
Fall            : 8.341
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[4]
Clock Port      : clk
Rise            : 10.343
Fall            : 10.440
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[5]
Clock Port      : clk
Rise            : 8.558
Fall            : 8.613
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[6]
Clock Port      : clk
Rise            : 7.772
Fall            : 7.727
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[7]
Clock Port      : clk
Rise            : 7.757
Fall            : 7.699
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[8]
Clock Port      : clk
Rise            : 7.466
Fall            : 7.448
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[9]
Clock Port      : clk
Rise            : 7.221
Fall            : 7.224
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[10]
Clock Port      : clk
Rise            : 8.419
Fall            : 8.415
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[11]
Clock Port      : clk
Rise            : 8.035
Fall            : 8.025
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[12]
Clock Port      : clk
Rise            : 7.793
Fall            : 7.793
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[13]
Clock Port      : clk
Rise            : 8.263
Fall            : 8.308
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[14]
Clock Port      : clk
Rise            : 8.492
Fall            : 8.530
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[15]
Clock Port      : clk
Rise            : 8.036
Fall            : 8.144
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[16]
Clock Port      : clk
Rise            : 7.732
Fall            : 7.677
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[17]
Clock Port      : clk
Rise            : 8.104
Fall            : 8.145
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[18]
Clock Port      : clk
Rise            : 9.173
Fall            : 9.118
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[19]
Clock Port      : clk
Rise            : 10.935
Fall            : 10.841
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[20]
Clock Port      : clk
Rise            : 7.847
Fall            : 7.854
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[21]
Clock Port      : clk
Rise            : 8.471
Fall            : 8.423
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[22]
Clock Port      : clk
Rise            : 9.141
Fall            : 9.183
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[23]
Clock Port      : clk
Rise            : 7.882
Fall            : 7.889
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[24]
Clock Port      : clk
Rise            : 10.784
Fall            : 10.905
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[25]
Clock Port      : clk
Rise            : 8.668
Fall            : 8.683
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[26]
Clock Port      : clk
Rise            : 9.033
Fall            : 9.091
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[27]
Clock Port      : clk
Rise            : 9.420
Fall            : 9.421
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[28]
Clock Port      : clk
Rise            : 8.186
Fall            : 8.145
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[29]
Clock Port      : clk
Rise            : 8.164
Fall            : 8.134
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[30]
Clock Port      : clk
Rise            : 9.937
Fall            : 10.037
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[31]
Clock Port      : clk
Rise            : 7.908
Fall            : 7.895
Clock Edge      : Rise
Clock Reference : clk

Data Port       : lo[*]
Clock Port      : clk
Rise            : 7.478
Fall            : 7.452
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[0]
Clock Port      : clk
Rise            : 7.921
Fall            : 7.888
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[1]
Clock Port      : clk
Rise            : 8.434
Fall            : 8.549
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[2]
Clock Port      : clk
Rise            : 10.247
Fall            : 10.149
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[3]
Clock Port      : clk
Rise            : 10.268
Fall            : 10.175
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[4]
Clock Port      : clk
Rise            : 8.179
Fall            : 8.132
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[5]
Clock Port      : clk
Rise            : 8.217
Fall            : 8.267
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[6]
Clock Port      : clk
Rise            : 7.861
Fall            : 7.897
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[7]
Clock Port      : clk
Rise            : 10.541
Fall            : 10.435
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[8]
Clock Port      : clk
Rise            : 7.998
Fall            : 8.063
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[9]
Clock Port      : clk
Rise            : 7.783
Fall            : 7.759
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[10]
Clock Port      : clk
Rise            : 7.478
Fall            : 7.452
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[11]
Clock Port      : clk
Rise            : 7.856
Fall            : 7.805
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[12]
Clock Port      : clk
Rise            : 8.187
Fall            : 8.157
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[13]
Clock Port      : clk
Rise            : 8.097
Fall            : 8.036
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[14]
Clock Port      : clk
Rise            : 8.930
Fall            : 9.051
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[15]
Clock Port      : clk
Rise            : 9.408
Fall            : 9.592
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[16]
Clock Port      : clk
Rise            : 8.298
Fall            : 8.363
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[17]
Clock Port      : clk
Rise            : 8.228
Fall            : 8.200
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[18]
Clock Port      : clk
Rise            : 8.013
Fall            : 8.004
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[19]
Clock Port      : clk
Rise            : 7.848
Fall            : 7.779
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[20]
Clock Port      : clk
Rise            : 8.560
Fall            : 8.638
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[21]
Clock Port      : clk
Rise            : 7.562
Fall            : 7.544
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[22]
Clock Port      : clk
Rise            : 7.489
Fall            : 7.496
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[23]
Clock Port      : clk
Rise            : 8.311
Fall            : 8.367
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[24]
Clock Port      : clk
Rise            : 8.195
Fall            : 8.139
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[25]
Clock Port      : clk
Rise            : 7.596
Fall            : 7.598
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[26]
Clock Port      : clk
Rise            : 9.400
Fall            : 9.437
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[27]
Clock Port      : clk
Rise            : 9.168
Fall            : 9.264
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[28]
Clock Port      : clk
Rise            : 7.845
Fall            : 7.803
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[29]
Clock Port      : clk
Rise            : 9.045
Fall            : 9.080
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[30]
Clock Port      : clk
Rise            : 7.884
Fall            : 7.868
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[31]
Clock Port      : clk
Rise            : 7.709
Fall            : 7.675
Clock Edge      : Rise
Clock Reference : clk

Data Port       : zero
Clock Port      : clk
Rise            : 8.494
Fall            : 8.568
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                              ;
+--------------------------------------------------------------------------------+
Fmax            : 94.14 MHz
Restricted Fmax : 94.14 MHz
Clock Name      : clk
Note            : 
+--------------------------------------------------------------------------------+

This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : clk
Slack         : -9.623
End Point TNS : -501.970
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------------------------------+
Clock         : clk
Slack         : 0.642
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------------------------------+
Clock         : clk
Slack         : -3.000
End Point TNS : -948.330
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                              ;
+--------------------------------------------------------------------------------+
Slack        : -9.623
From Node    : regn:input_reg_b|q[4]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.059

Slack        : -9.623
From Node    : regn:input_reg_b|q[5]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.059

Slack        : -9.623
From Node    : regn:input_reg_b|q[6]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.059

Slack        : -9.623
From Node    : regn:input_reg_b|q[7]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.059

Slack        : -9.623
From Node    : regn:input_reg_b|q[8]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.059

Slack        : -9.623
From Node    : regn:input_reg_b|q[9]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.059

Slack        : -9.623
From Node    : regn:input_reg_b|q[10]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.059

Slack        : -9.623
From Node    : regn:input_reg_b|q[11]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.059

Slack        : -9.623
From Node    : regn:input_reg_b|q[12]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.059

Slack        : -9.623
From Node    : regn:input_reg_b|q[13]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.059

Slack        : -9.623
From Node    : regn:input_reg_b|q[14]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.059

Slack        : -9.623
From Node    : regn:input_reg_b|q[15]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.059

Slack        : -9.623
From Node    : regn:input_reg_b|q[16]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.059

Slack        : -9.623
From Node    : regn:input_reg_b|q[17]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.059

Slack        : -9.623
From Node    : regn:input_reg_b|q[0]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.059

Slack        : -9.623
From Node    : regn:input_reg_b|q[1]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.059

Slack        : -9.623
From Node    : regn:input_reg_b|q[2]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.059

Slack        : -9.623
From Node    : regn:input_reg_b|q[3]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.059

Slack        : -9.574
From Node    : regn:input_reg_a|q[18]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.010

Slack        : -9.574
From Node    : regn:input_reg_a|q[19]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.010

Slack        : -9.574
From Node    : regn:input_reg_a|q[20]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.010

Slack        : -9.574
From Node    : regn:input_reg_a|q[21]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.010

Slack        : -9.574
From Node    : regn:input_reg_a|q[22]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.010

Slack        : -9.574
From Node    : regn:input_reg_a|q[23]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.010

Slack        : -9.574
From Node    : regn:input_reg_a|q[24]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.010

Slack        : -9.574
From Node    : regn:input_reg_a|q[25]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.010

Slack        : -9.574
From Node    : regn:input_reg_a|q[26]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.010

Slack        : -9.574
From Node    : regn:input_reg_a|q[27]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.010

Slack        : -9.574
From Node    : regn:input_reg_a|q[28]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.010

Slack        : -9.574
From Node    : regn:input_reg_a|q[29]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.010

Slack        : -9.574
From Node    : regn:input_reg_a|q[30]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.010

Slack        : -9.574
From Node    : regn:input_reg_a|q[31]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.437
Data Delay   : 11.010

Slack        : -9.544
From Node    : regn:input_reg_a|q[0]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.973

Slack        : -9.544
From Node    : regn:input_reg_a|q[1]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.973

Slack        : -9.544
From Node    : regn:input_reg_a|q[2]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.973

Slack        : -9.544
From Node    : regn:input_reg_a|q[3]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.973

Slack        : -9.544
From Node    : regn:input_reg_a|q[4]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.973

Slack        : -9.544
From Node    : regn:input_reg_a|q[5]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.973

Slack        : -9.544
From Node    : regn:input_reg_a|q[6]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.973

Slack        : -9.544
From Node    : regn:input_reg_a|q[7]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.973

Slack        : -9.544
From Node    : regn:input_reg_a|q[8]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.973

Slack        : -9.544
From Node    : regn:input_reg_a|q[9]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.973

Slack        : -9.544
From Node    : regn:input_reg_a|q[10]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.973

Slack        : -9.544
From Node    : regn:input_reg_a|q[11]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.973

Slack        : -9.544
From Node    : regn:input_reg_a|q[12]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.973

Slack        : -9.544
From Node    : regn:input_reg_a|q[13]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.973

Slack        : -9.544
From Node    : regn:input_reg_a|q[14]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.973

Slack        : -9.544
From Node    : regn:input_reg_a|q[15]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.973

Slack        : -9.544
From Node    : regn:input_reg_a|q[16]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.973

Slack        : -9.544
From Node    : regn:input_reg_a|q[17]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.973

Slack        : -9.495
From Node    : regn:input_reg_b|q[18]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.924

Slack        : -9.495
From Node    : regn:input_reg_b|q[19]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.924

Slack        : -9.495
From Node    : regn:input_reg_b|q[20]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.924

Slack        : -9.495
From Node    : regn:input_reg_b|q[21]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.924

Slack        : -9.495
From Node    : regn:input_reg_b|q[22]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.924

Slack        : -9.495
From Node    : regn:input_reg_b|q[23]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.924

Slack        : -9.495
From Node    : regn:input_reg_b|q[24]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.924

Slack        : -9.495
From Node    : regn:input_reg_b|q[25]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.924

Slack        : -9.495
From Node    : regn:input_reg_b|q[26]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.924

Slack        : -9.495
From Node    : regn:input_reg_b|q[27]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.924

Slack        : -9.495
From Node    : regn:input_reg_b|q[28]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.924

Slack        : -9.495
From Node    : regn:input_reg_b|q[29]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.924

Slack        : -9.495
From Node    : regn:input_reg_b|q[30]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.924

Slack        : -9.495
From Node    : regn:input_reg_b|q[31]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.430
Data Delay   : 10.924

Slack        : -9.435
From Node    : regn:input_reg_b|q[4]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.836

Slack        : -9.435
From Node    : regn:input_reg_b|q[5]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.836

Slack        : -9.435
From Node    : regn:input_reg_b|q[6]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.836

Slack        : -9.435
From Node    : regn:input_reg_b|q[7]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.836

Slack        : -9.435
From Node    : regn:input_reg_b|q[8]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.836

Slack        : -9.435
From Node    : regn:input_reg_b|q[9]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.836

Slack        : -9.435
From Node    : regn:input_reg_b|q[10]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.836

Slack        : -9.435
From Node    : regn:input_reg_b|q[11]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.836

Slack        : -9.435
From Node    : regn:input_reg_b|q[12]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.836

Slack        : -9.435
From Node    : regn:input_reg_b|q[13]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.836

Slack        : -9.435
From Node    : regn:input_reg_b|q[14]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.836

Slack        : -9.435
From Node    : regn:input_reg_b|q[15]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.836

Slack        : -9.435
From Node    : regn:input_reg_b|q[16]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.836

Slack        : -9.435
From Node    : regn:input_reg_b|q[17]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.836

Slack        : -9.435
From Node    : regn:input_reg_b|q[0]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.836

Slack        : -9.435
From Node    : regn:input_reg_b|q[1]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.836

Slack        : -9.435
From Node    : regn:input_reg_b|q[2]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.836

Slack        : -9.435
From Node    : regn:input_reg_b|q[3]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.836

Slack        : -9.386
From Node    : regn:input_reg_a|q[18]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.787

Slack        : -9.386
From Node    : regn:input_reg_a|q[19]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.787

Slack        : -9.386
From Node    : regn:input_reg_a|q[20]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.787

Slack        : -9.386
From Node    : regn:input_reg_a|q[21]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.787

Slack        : -9.386
From Node    : regn:input_reg_a|q[22]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.787

Slack        : -9.386
From Node    : regn:input_reg_a|q[23]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.787

Slack        : -9.386
From Node    : regn:input_reg_a|q[24]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.787

Slack        : -9.386
From Node    : regn:input_reg_a|q[25]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.787

Slack        : -9.386
From Node    : regn:input_reg_a|q[26]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.787

Slack        : -9.386
From Node    : regn:input_reg_a|q[27]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.787

Slack        : -9.386
From Node    : regn:input_reg_a|q[28]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.787

Slack        : -9.386
From Node    : regn:input_reg_a|q[29]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.787

Slack        : -9.386
From Node    : regn:input_reg_a|q[30]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.787

Slack        : -9.386
From Node    : regn:input_reg_a|q[31]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.402
Data Delay   : 10.787

Slack        : -9.343
From Node    : regn:input_reg_b|q[4]
To Node      : regn:output_reg_zero|q[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.392
Data Delay   : 10.734

Slack        : -9.343
From Node    : regn:input_reg_b|q[5]
To Node      : regn:output_reg_zero|q[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.392
Data Delay   : 10.734

Slack        : -9.343
From Node    : regn:input_reg_b|q[6]
To Node      : regn:output_reg_zero|q[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.392
Data Delay   : 10.734

Slack        : -9.343
From Node    : regn:input_reg_b|q[7]
To Node      : regn:output_reg_zero|q[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.392
Data Delay   : 10.734
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                               ;
+--------------------------------------------------------------------------------+
Slack        : 0.642
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[11]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.069
Data Delay   : 0.882

Slack        : 0.642
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[13]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.069
Data Delay   : 0.882

Slack        : 0.643
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[12]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.069
Data Delay   : 0.883

Slack        : 0.818
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.508
Data Delay   : 1.497

Slack        : 0.881
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.538
Data Delay   : 1.590

Slack        : 1.000
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[27]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.097
Data Delay   : 1.268

Slack        : 1.095
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.097
Data Delay   : 1.363

Slack        : 1.114
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[27]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.311
Data Delay   : 0.974

Slack        : 1.130
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.130
Data Delay   : 1.431

Slack        : 1.177
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[10]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.090
Data Delay   : 1.438

Slack        : 1.179
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[14]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.090
Data Delay   : 1.440

Slack        : 1.180
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[15]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.090
Data Delay   : 1.441

Slack        : 1.202
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[26]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.099
Data Delay   : 1.472

Slack        : 1.232
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.110
Data Delay   : 1.513

Slack        : 1.232
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[19]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.110
Data Delay   : 1.513

Slack        : 1.232
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[20]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.110
Data Delay   : 1.513

Slack        : 1.235
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[17]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.110
Data Delay   : 1.516

Slack        : 1.235
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.110
Data Delay   : 1.516

Slack        : 1.272
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.294
Data Delay   : 1.149

Slack        : 1.296
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[10]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.098
Data Delay   : 1.565

Slack        : 1.298
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.098
Data Delay   : 1.567

Slack        : 1.305
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[28]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.099
Data Delay   : 1.575

Slack        : 1.305
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[29]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.099
Data Delay   : 1.575

Slack        : 1.310
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[24]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.114
Data Delay   : 1.595

Slack        : 1.310
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[25]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.114
Data Delay   : 1.595

Slack        : 1.314
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.106
Data Delay   : 1.591

Slack        : 1.314
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.112
Data Delay   : 1.597

Slack        : 1.324
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.099
Data Delay   : 1.594

Slack        : 1.327
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.112
Data Delay   : 1.610

Slack        : 1.328
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[22]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.101
Data Delay   : 1.600

Slack        : 1.333
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.101
Data Delay   : 1.605

Slack        : 1.333
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[23]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.101
Data Delay   : 1.605

Slack        : 1.334
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.110
Data Delay   : 1.615

Slack        : 1.374
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.112
Data Delay   : 1.657

Slack        : 1.381
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[22]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.307
Data Delay   : 1.245

Slack        : 1.407
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.098
Data Delay   : 1.676

Slack        : 1.407
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[16]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.098
Data Delay   : 1.676

Slack        : 1.407
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[16]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.101
Data Delay   : 1.679

Slack        : 1.408
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[13]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.098
Data Delay   : 1.677

Slack        : 1.410
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.098
Data Delay   : 1.679

Slack        : 1.410
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[12]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.098
Data Delay   : 1.679

Slack        : 1.411
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.098
Data Delay   : 1.680

Slack        : 1.411
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[11]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.098
Data Delay   : 1.680

Slack        : 1.412
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.098
Data Delay   : 1.681

Slack        : 1.420
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.114
Data Delay   : 1.705

Slack        : 1.421
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[1]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.098
Data Delay   : 1.690

Slack        : 1.422
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[14]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.098
Data Delay   : 1.691

Slack        : 1.423
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.098
Data Delay   : 1.692

Slack        : 1.425
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.098
Data Delay   : 1.694

Slack        : 1.426
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[15]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.098
Data Delay   : 1.695

Slack        : 1.435
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[20]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.506
Data Delay   : 2.112

Slack        : 1.437
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[24]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.506
Data Delay   : 2.114

Slack        : 1.437
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[27]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.506
Data Delay   : 2.114

Slack        : 1.440
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[26]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.506
Data Delay   : 2.117

Slack        : 1.441
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_lo|q[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.099
Data Delay   : 1.711

Slack        : 1.442
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[28]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.506
Data Delay   : 2.119

Slack        : 1.447
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.114
Data Delay   : 1.732

Slack        : 1.460
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.313
Data Delay   : 1.318

Slack        : 1.461
From Node    : regn:input_reg_b|q[18]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.264

Slack        : 1.461
From Node    : regn:input_reg_b|q[19]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.264

Slack        : 1.461
From Node    : regn:input_reg_b|q[20]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.264

Slack        : 1.461
From Node    : regn:input_reg_b|q[21]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.264

Slack        : 1.461
From Node    : regn:input_reg_b|q[22]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.264

Slack        : 1.461
From Node    : regn:input_reg_b|q[23]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.264

Slack        : 1.461
From Node    : regn:input_reg_b|q[24]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.264

Slack        : 1.461
From Node    : regn:input_reg_b|q[25]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.264

Slack        : 1.461
From Node    : regn:input_reg_b|q[26]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.264

Slack        : 1.461
From Node    : regn:input_reg_b|q[27]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.264

Slack        : 1.461
From Node    : regn:input_reg_b|q[28]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.264

Slack        : 1.461
From Node    : regn:input_reg_b|q[29]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.264

Slack        : 1.461
From Node    : regn:input_reg_b|q[30]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.264

Slack        : 1.461
From Node    : regn:input_reg_b|q[31]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.264

Slack        : 1.470
From Node    : regn:input_reg_b|q[18]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.273

Slack        : 1.470
From Node    : regn:input_reg_b|q[19]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.273

Slack        : 1.470
From Node    : regn:input_reg_b|q[20]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.273

Slack        : 1.470
From Node    : regn:input_reg_b|q[21]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.273

Slack        : 1.470
From Node    : regn:input_reg_b|q[22]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.273

Slack        : 1.470
From Node    : regn:input_reg_b|q[23]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.273

Slack        : 1.470
From Node    : regn:input_reg_b|q[24]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.273

Slack        : 1.470
From Node    : regn:input_reg_b|q[25]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.273

Slack        : 1.470
From Node    : regn:input_reg_b|q[26]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.273

Slack        : 1.470
From Node    : regn:input_reg_b|q[27]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.273

Slack        : 1.470
From Node    : regn:input_reg_b|q[28]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.273

Slack        : 1.470
From Node    : regn:input_reg_b|q[29]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.273

Slack        : 1.470
From Node    : regn:input_reg_b|q[30]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.273

Slack        : 1.470
From Node    : regn:input_reg_b|q[31]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.273

Slack        : 1.481
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.120
Data Delay   : 1.772

Slack        : 1.500
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[1]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.313
Data Delay   : 1.358

Slack        : 1.505
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[23]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.307
Data Delay   : 1.369

Slack        : 1.506
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.307
Data Delay   : 1.370

Slack        : 1.514
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.298
Data Delay   : 1.387

Slack        : 1.516
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[16]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.307
Data Delay   : 1.380

Slack        : 1.522
From Node    : regn:input_reg_b|q[18]~_Duplicate_3
To Node      : regn:output_reg_hi|q[23]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.325

Slack        : 1.522
From Node    : regn:input_reg_b|q[18]~_Duplicate_3
To Node      : regn:output_reg_hi|q[29]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.325

Slack        : 1.522
From Node    : regn:input_reg_b|q[19]~_Duplicate_3
To Node      : regn:output_reg_hi|q[23]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.325

Slack        : 1.522
From Node    : regn:input_reg_b|q[20]~_Duplicate_3
To Node      : regn:output_reg_hi|q[23]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.325

Slack        : 1.522
From Node    : regn:input_reg_b|q[21]~_Duplicate_3
To Node      : regn:output_reg_hi|q[23]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.325

Slack        : 1.522
From Node    : regn:input_reg_b|q[22]~_Duplicate_3
To Node      : regn:output_reg_hi|q[23]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.325

Slack        : 1.522
From Node    : regn:input_reg_b|q[23]~_Duplicate_3
To Node      : regn:output_reg_hi|q[23]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.325

Slack        : 1.522
From Node    : regn:input_reg_b|q[24]~_Duplicate_3
To Node      : regn:output_reg_hi|q[23]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.632
Data Delay   : 2.325
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                ;
+--------------------------------------------------------------------------------+
Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Port Rate
Clock          : clk
Clock Edge     : Rise
Target         : clk

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[0]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[0]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[0]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[0]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[10]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[10]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[10]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[10]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[11]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[11]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[11]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[11]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[12]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[12]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[12]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[12]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[13]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[13]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[13]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[13]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[14]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[14]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[14]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[14]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[15]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[15]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[15]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[15]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[16]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[16]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[16]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[16]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[17]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[17]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[17]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[17]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[18]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[18]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[18]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[18]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[19]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[19]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[19]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[19]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[1]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[1]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[1]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[1]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[20]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[20]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[20]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[20]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[21]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[21]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[21]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[21]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[22]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[22]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[22]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[22]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[23]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[23]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[23]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[23]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[24]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[24]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[24]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[24]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[25]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[25]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[25]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[25]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[26]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[26]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[26]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[26]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[27]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[27]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[27]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[27]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[28]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[28]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[28]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[28]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[29]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[29]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[29]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[29]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[2]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[2]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[2]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[2]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[30]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[30]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[30]~_Duplicate_2

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[30]~_Duplicate_3

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[31]

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[31]~_Duplicate_1

Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[31]~_Duplicate_2
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : a[*]
Clock Port      : clk
Rise            : 3.829
Fall            : 4.124
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[0]
Clock Port      : clk
Rise            : 3.014
Fall            : 3.286
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[1]
Clock Port      : clk
Rise            : 3.156
Fall            : 3.459
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[2]
Clock Port      : clk
Rise            : 2.416
Fall            : 2.720
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[3]
Clock Port      : clk
Rise            : 2.612
Fall            : 2.892
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[4]
Clock Port      : clk
Rise            : 2.276
Fall            : 2.626
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[5]
Clock Port      : clk
Rise            : 2.931
Fall            : 3.148
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[6]
Clock Port      : clk
Rise            : 3.042
Fall            : 3.329
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[7]
Clock Port      : clk
Rise            : 3.034
Fall            : 3.416
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[8]
Clock Port      : clk
Rise            : 2.773
Fall            : 3.076
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[9]
Clock Port      : clk
Rise            : 3.829
Fall            : 4.124
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[10]
Clock Port      : clk
Rise            : 2.276
Fall            : 2.605
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[11]
Clock Port      : clk
Rise            : 3.230
Fall            : 3.495
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[12]
Clock Port      : clk
Rise            : 3.776
Fall            : 4.047
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[13]
Clock Port      : clk
Rise            : 2.398
Fall            : 2.609
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[14]
Clock Port      : clk
Rise            : 2.296
Fall            : 2.633
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[15]
Clock Port      : clk
Rise            : 2.552
Fall            : 2.865
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[16]
Clock Port      : clk
Rise            : 2.490
Fall            : 2.808
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[17]
Clock Port      : clk
Rise            : 3.011
Fall            : 3.251
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[18]
Clock Port      : clk
Rise            : 2.864
Fall            : 3.153
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[19]
Clock Port      : clk
Rise            : 3.023
Fall            : 3.276
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[20]
Clock Port      : clk
Rise            : 2.392
Fall            : 2.669
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[21]
Clock Port      : clk
Rise            : 3.260
Fall            : 3.545
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[22]
Clock Port      : clk
Rise            : 2.784
Fall            : 3.054
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[23]
Clock Port      : clk
Rise            : 2.199
Fall            : 2.440
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[24]
Clock Port      : clk
Rise            : 2.645
Fall            : 2.993
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[25]
Clock Port      : clk
Rise            : 2.170
Fall            : 2.414
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[26]
Clock Port      : clk
Rise            : 2.799
Fall            : 3.100
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[27]
Clock Port      : clk
Rise            : 2.561
Fall            : 2.823
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[28]
Clock Port      : clk
Rise            : 2.472
Fall            : 2.776
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[29]
Clock Port      : clk
Rise            : 2.893
Fall            : 3.095
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[30]
Clock Port      : clk
Rise            : 2.898
Fall            : 3.217
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[31]
Clock Port      : clk
Rise            : 3.055
Fall            : 3.356
Clock Edge      : Rise
Clock Reference : clk

Data Port       : b[*]
Clock Port      : clk
Rise            : 3.879
Fall            : 4.137
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[0]
Clock Port      : clk
Rise            : 3.666
Fall            : 4.019
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[1]
Clock Port      : clk
Rise            : 2.447
Fall            : 2.816
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[2]
Clock Port      : clk
Rise            : 3.018
Fall            : 3.307
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[3]
Clock Port      : clk
Rise            : 2.485
Fall            : 2.802
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[4]
Clock Port      : clk
Rise            : 2.833
Fall            : 3.110
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[5]
Clock Port      : clk
Rise            : 1.965
Fall            : 2.204
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[6]
Clock Port      : clk
Rise            : 2.882
Fall            : 3.223
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[7]
Clock Port      : clk
Rise            : 1.963
Fall            : 2.237
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[8]
Clock Port      : clk
Rise            : 2.361
Fall            : 2.550
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[9]
Clock Port      : clk
Rise            : 2.339
Fall            : 2.665
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[10]
Clock Port      : clk
Rise            : 2.822
Fall            : 3.117
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[11]
Clock Port      : clk
Rise            : 2.520
Fall            : 2.779
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[12]
Clock Port      : clk
Rise            : 3.647
Fall            : 3.842
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[13]
Clock Port      : clk
Rise            : 3.594
Fall            : 3.931
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[14]
Clock Port      : clk
Rise            : 2.825
Fall            : 3.140
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[15]
Clock Port      : clk
Rise            : 2.458
Fall            : 2.773
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[16]
Clock Port      : clk
Rise            : 3.318
Fall            : 3.670
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[17]
Clock Port      : clk
Rise            : 2.807
Fall            : 3.099
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[18]
Clock Port      : clk
Rise            : 2.430
Fall            : 2.653
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[19]
Clock Port      : clk
Rise            : 2.413
Fall            : 2.688
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[20]
Clock Port      : clk
Rise            : 3.198
Fall            : 3.521
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[21]
Clock Port      : clk
Rise            : 3.879
Fall            : 4.137
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[22]
Clock Port      : clk
Rise            : 3.159
Fall            : 3.443
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[23]
Clock Port      : clk
Rise            : 2.415
Fall            : 2.703
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[24]
Clock Port      : clk
Rise            : 3.204
Fall            : 3.529
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[25]
Clock Port      : clk
Rise            : 3.406
Fall            : 3.767
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[26]
Clock Port      : clk
Rise            : 2.735
Fall            : 3.040
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[27]
Clock Port      : clk
Rise            : 2.416
Fall            : 2.642
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[28]
Clock Port      : clk
Rise            : 2.693
Fall            : 2.928
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[29]
Clock Port      : clk
Rise            : 2.485
Fall            : 2.742
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[30]
Clock Port      : clk
Rise            : 2.250
Fall            : 2.538
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[31]
Clock Port      : clk
Rise            : 2.890
Fall            : 3.226
Clock Edge      : Rise
Clock Reference : clk

Data Port       : op[*]
Clock Port      : clk
Rise            : 2.477
Fall            : 2.789
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[0]
Clock Port      : clk
Rise            : 0.358
Fall            : 0.495
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[1]
Clock Port      : clk
Rise            : 2.477
Fall            : 2.789
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[2]
Clock Port      : clk
Rise            : 1.649
Fall            : 1.928
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[3]
Clock Port      : clk
Rise            : -0.605
Fall            : -0.481
Clock Edge      : Rise
Clock Reference : clk

Data Port       : shamt[*]
Clock Port      : clk
Rise            : 2.602
Fall            : 2.920
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[0]
Clock Port      : clk
Rise            : 2.402
Fall            : 2.726
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[1]
Clock Port      : clk
Rise            : 2.344
Fall            : 2.654
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[2]
Clock Port      : clk
Rise            : 2.435
Fall            : 2.776
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[3]
Clock Port      : clk
Rise            : 2.251
Fall            : 2.532
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[4]
Clock Port      : clk
Rise            : 2.602
Fall            : 2.920
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : a[*]
Clock Port      : clk
Rise            : -1.046
Fall            : -1.292
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[0]
Clock Port      : clk
Rise            : -1.961
Fall            : -2.251
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[1]
Clock Port      : clk
Rise            : -1.585
Fall            : -1.873
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[2]
Clock Port      : clk
Rise            : -1.480
Fall            : -1.781
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[3]
Clock Port      : clk
Rise            : -1.163
Fall            : -1.376
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[4]
Clock Port      : clk
Rise            : -1.596
Fall            : -1.940
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[5]
Clock Port      : clk
Rise            : -1.526
Fall            : -1.819
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[6]
Clock Port      : clk
Rise            : -2.242
Fall            : -2.578
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[7]
Clock Port      : clk
Rise            : -2.011
Fall            : -2.368
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[8]
Clock Port      : clk
Rise            : -1.414
Fall            : -1.685
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[9]
Clock Port      : clk
Rise            : -2.307
Fall            : -2.621
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[10]
Clock Port      : clk
Rise            : -1.156
Fall            : -1.446
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[11]
Clock Port      : clk
Rise            : -2.025
Fall            : -2.322
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[12]
Clock Port      : clk
Rise            : -2.145
Fall            : -2.428
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[13]
Clock Port      : clk
Rise            : -1.046
Fall            : -1.292
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[14]
Clock Port      : clk
Rise            : -1.541
Fall            : -1.775
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[15]
Clock Port      : clk
Rise            : -1.405
Fall            : -1.689
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[16]
Clock Port      : clk
Rise            : -1.603
Fall            : -1.937
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[17]
Clock Port      : clk
Rise            : -1.935
Fall            : -2.259
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[18]
Clock Port      : clk
Rise            : -1.744
Fall            : -2.034
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[19]
Clock Port      : clk
Rise            : -1.863
Fall            : -2.191
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[20]
Clock Port      : clk
Rise            : -1.372
Fall            : -1.625
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[21]
Clock Port      : clk
Rise            : -2.304
Fall            : -2.582
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[22]
Clock Port      : clk
Rise            : -1.545
Fall            : -1.861
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[23]
Clock Port      : clk
Rise            : -1.423
Fall            : -1.647
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[24]
Clock Port      : clk
Rise            : -1.660
Fall            : -1.978
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[25]
Clock Port      : clk
Rise            : -1.346
Fall            : -1.617
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[26]
Clock Port      : clk
Rise            : -1.759
Fall            : -2.066
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[27]
Clock Port      : clk
Rise            : -1.110
Fall            : -1.337
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[28]
Clock Port      : clk
Rise            : -1.490
Fall            : -1.770
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[29]
Clock Port      : clk
Rise            : -1.501
Fall            : -1.775
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[30]
Clock Port      : clk
Rise            : -1.760
Fall            : -2.049
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[31]
Clock Port      : clk
Rise            : -2.255
Fall            : -2.509
Clock Edge      : Rise
Clock Reference : clk

Data Port       : b[*]
Clock Port      : clk
Rise            : -0.953
Fall            : -1.195
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[0]
Clock Port      : clk
Rise            : -2.372
Fall            : -2.727
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[1]
Clock Port      : clk
Rise            : -1.738
Fall            : -2.067
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[2]
Clock Port      : clk
Rise            : -2.286
Fall            : -2.543
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[3]
Clock Port      : clk
Rise            : -1.486
Fall            : -1.765
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[4]
Clock Port      : clk
Rise            : -1.951
Fall            : -2.254
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[5]
Clock Port      : clk
Rise            : -1.195
Fall            : -1.417
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[6]
Clock Port      : clk
Rise            : -1.624
Fall            : -1.960
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[7]
Clock Port      : clk
Rise            : -0.953
Fall            : -1.195
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[8]
Clock Port      : clk
Rise            : -1.213
Fall            : -1.435
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[9]
Clock Port      : clk
Rise            : -1.274
Fall            : -1.565
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[10]
Clock Port      : clk
Rise            : -1.374
Fall            : -1.641
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[11]
Clock Port      : clk
Rise            : -1.297
Fall            : -1.528
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[12]
Clock Port      : clk
Rise            : -2.044
Fall            : -2.327
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[13]
Clock Port      : clk
Rise            : -2.237
Fall            : -2.561
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[14]
Clock Port      : clk
Rise            : -1.845
Fall            : -2.154
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[15]
Clock Port      : clk
Rise            : -1.875
Fall            : -2.206
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[16]
Clock Port      : clk
Rise            : -2.223
Fall            : -2.551
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[17]
Clock Port      : clk
Rise            : -1.810
Fall            : -2.094
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[18]
Clock Port      : clk
Rise            : -1.649
Fall            : -1.912
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[19]
Clock Port      : clk
Rise            : -1.426
Fall            : -1.694
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[20]
Clock Port      : clk
Rise            : -2.106
Fall            : -2.411
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[21]
Clock Port      : clk
Rise            : -2.213
Fall            : -2.478
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[22]
Clock Port      : clk
Rise            : -1.807
Fall            : -2.110
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[23]
Clock Port      : clk
Rise            : -1.228
Fall            : -1.533
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[24]
Clock Port      : clk
Rise            : -1.782
Fall            : -2.089
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[25]
Clock Port      : clk
Rise            : -2.133
Fall            : -2.430
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[26]
Clock Port      : clk
Rise            : -1.740
Fall            : -2.043
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[27]
Clock Port      : clk
Rise            : -1.198
Fall            : -1.423
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[28]
Clock Port      : clk
Rise            : -1.430
Fall            : -1.716
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[29]
Clock Port      : clk
Rise            : -1.359
Fall            : -1.614
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[30]
Clock Port      : clk
Rise            : -1.536
Fall            : -1.755
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[31]
Clock Port      : clk
Rise            : -1.879
Fall            : -2.184
Clock Edge      : Rise
Clock Reference : clk

Data Port       : op[*]
Clock Port      : clk
Rise            : 0.955
Fall            : 0.840
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[0]
Clock Port      : clk
Rise            : -0.017
Fall            : -0.152
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[1]
Clock Port      : clk
Rise            : -2.046
Fall            : -2.344
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[2]
Clock Port      : clk
Rise            : -1.249
Fall            : -1.518
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[3]
Clock Port      : clk
Rise            : 0.955
Fall            : 0.840
Clock Edge      : Rise
Clock Reference : clk

Data Port       : shamt[*]
Clock Port      : clk
Rise            : -1.827
Fall            : -2.098
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[0]
Clock Port      : clk
Rise            : -1.968
Fall            : -2.281
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[1]
Clock Port      : clk
Rise            : -1.914
Fall            : -2.213
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[2]
Clock Port      : clk
Rise            : -2.001
Fall            : -2.331
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[3]
Clock Port      : clk
Rise            : -1.827
Fall            : -2.098
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[4]
Clock Port      : clk
Rise            : -2.165
Fall            : -2.469
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : hi[*]
Clock Port      : clk
Rise            : 10.363
Fall            : 10.127
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[0]
Clock Port      : clk
Rise            : 7.953
Fall            : 7.893
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[1]
Clock Port      : clk
Rise            : 8.328
Fall            : 8.222
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[2]
Clock Port      : clk
Rise            : 7.932
Fall            : 7.926
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[3]
Clock Port      : clk
Rise            : 7.797
Fall            : 7.748
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[4]
Clock Port      : clk
Rise            : 9.809
Fall            : 9.707
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[5]
Clock Port      : clk
Rise            : 8.042
Fall            : 8.007
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[6]
Clock Port      : clk
Rise            : 7.288
Fall            : 7.184
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[7]
Clock Port      : clk
Rise            : 7.332
Fall            : 7.140
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[8]
Clock Port      : clk
Rise            : 6.993
Fall            : 6.917
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[9]
Clock Port      : clk
Rise            : 6.784
Fall            : 6.708
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[10]
Clock Port      : clk
Rise            : 7.915
Fall            : 7.825
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[11]
Clock Port      : clk
Rise            : 7.552
Fall            : 7.452
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[12]
Clock Port      : clk
Rise            : 7.307
Fall            : 7.240
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[13]
Clock Port      : clk
Rise            : 7.764
Fall            : 7.721
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[14]
Clock Port      : clk
Rise            : 7.987
Fall            : 7.920
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[15]
Clock Port      : clk
Rise            : 7.569
Fall            : 7.567
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[16]
Clock Port      : clk
Rise            : 7.312
Fall            : 7.119
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[17]
Clock Port      : clk
Rise            : 7.619
Fall            : 7.562
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[18]
Clock Port      : clk
Rise            : 8.649
Fall            : 8.504
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[19]
Clock Port      : clk
Rise            : 10.363
Fall            : 10.127
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[20]
Clock Port      : clk
Rise            : 7.381
Fall            : 7.296
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[21]
Clock Port      : clk
Rise            : 7.969
Fall            : 7.843
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[22]
Clock Port      : clk
Rise            : 8.612
Fall            : 8.534
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[23]
Clock Port      : clk
Rise            : 7.413
Fall            : 7.332
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[24]
Clock Port      : clk
Rise            : 10.079
Fall            : 10.049
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[25]
Clock Port      : clk
Rise            : 8.134
Fall            : 8.088
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[26]
Clock Port      : clk
Rise            : 8.500
Fall            : 8.468
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[27]
Clock Port      : clk
Rise            : 8.902
Fall            : 8.768
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[28]
Clock Port      : clk
Rise            : 7.684
Fall            : 7.577
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[29]
Clock Port      : clk
Rise            : 7.669
Fall            : 7.568
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[30]
Clock Port      : clk
Rise            : 9.250
Fall            : 9.236
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[31]
Clock Port      : clk
Rise            : 7.422
Fall            : 7.347
Clock Edge      : Rise
Clock Reference : clk

Data Port       : lo[*]
Clock Port      : clk
Rise            : 9.983
Fall            : 9.743
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[0]
Clock Port      : clk
Rise            : 7.472
Fall            : 7.317
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[1]
Clock Port      : clk
Rise            : 7.921
Fall            : 7.950
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[2]
Clock Port      : clk
Rise            : 9.698
Fall            : 9.475
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[3]
Clock Port      : clk
Rise            : 9.709
Fall            : 9.486
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[4]
Clock Port      : clk
Rise            : 7.680
Fall            : 7.573
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[5]
Clock Port      : clk
Rise            : 7.713
Fall            : 7.677
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[6]
Clock Port      : clk
Rise            : 7.402
Fall            : 7.327
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[7]
Clock Port      : clk
Rise            : 9.983
Fall            : 9.743
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[8]
Clock Port      : clk
Rise            : 7.502
Fall            : 7.495
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[9]
Clock Port      : clk
Rise            : 7.299
Fall            : 7.215
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[10]
Clock Port      : clk
Rise            : 6.995
Fall            : 6.921
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[11]
Clock Port      : clk
Rise            : 7.354
Fall            : 7.262
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[12]
Clock Port      : clk
Rise            : 7.733
Fall            : 7.567
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[13]
Clock Port      : clk
Rise            : 7.652
Fall            : 7.448
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[14]
Clock Port      : clk
Rise            : 8.401
Fall            : 8.405
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[15]
Clock Port      : clk
Rise            : 8.732
Fall            : 8.806
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[16]
Clock Port      : clk
Rise            : 7.809
Fall            : 7.774
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[17]
Clock Port      : clk
Rise            : 7.773
Fall            : 7.614
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[18]
Clock Port      : clk
Rise            : 7.529
Fall            : 7.438
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[19]
Clock Port      : clk
Rise            : 7.386
Fall            : 7.217
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[20]
Clock Port      : clk
Rise            : 8.081
Fall            : 8.036
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[21]
Clock Port      : clk
Rise            : 7.082
Fall            : 7.008
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[22]
Clock Port      : clk
Rise            : 7.039
Fall            : 6.956
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[23]
Clock Port      : clk
Rise            : 7.815
Fall            : 7.779
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[24]
Clock Port      : clk
Rise            : 7.753
Fall            : 7.554
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[25]
Clock Port      : clk
Rise            : 7.142
Fall            : 7.061
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[26]
Clock Port      : clk
Rise            : 8.727
Fall            : 8.667
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[27]
Clock Port      : clk
Rise            : 8.648
Fall            : 8.604
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[28]
Clock Port      : clk
Rise            : 7.348
Fall            : 7.264
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[29]
Clock Port      : clk
Rise            : 8.430
Fall            : 8.315
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[30]
Clock Port      : clk
Rise            : 7.430
Fall            : 7.317
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[31]
Clock Port      : clk
Rise            : 7.229
Fall            : 7.127
Clock Edge      : Rise
Clock Reference : clk

Data Port       : zero
Clock Port      : clk
Rise            : 7.974
Fall            : 7.979
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : hi[*]
Clock Port      : clk
Rise            : 6.543
Fall            : 6.468
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[0]
Clock Port      : clk
Rise            : 7.659
Fall            : 7.600
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[1]
Clock Port      : clk
Rise            : 8.022
Fall            : 7.920
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[2]
Clock Port      : clk
Rise            : 7.641
Fall            : 7.634
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[3]
Clock Port      : clk
Rise            : 7.513
Fall            : 7.465
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[4]
Clock Port      : clk
Rise            : 9.442
Fall            : 9.342
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[5]
Clock Port      : clk
Rise            : 7.745
Fall            : 7.710
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[6]
Clock Port      : clk
Rise            : 7.024
Fall            : 6.922
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[7]
Clock Port      : clk
Rise            : 7.067
Fall            : 6.881
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[8]
Clock Port      : clk
Rise            : 6.738
Fall            : 6.664
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[9]
Clock Port      : clk
Rise            : 6.543
Fall            : 6.468
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[10]
Clock Port      : clk
Rise            : 7.623
Fall            : 7.537
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[11]
Clock Port      : clk
Rise            : 7.275
Fall            : 7.179
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[12]
Clock Port      : clk
Rise            : 7.041
Fall            : 6.975
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[13]
Clock Port      : clk
Rise            : 7.479
Fall            : 7.437
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[14]
Clock Port      : clk
Rise            : 7.694
Fall            : 7.628
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[15]
Clock Port      : clk
Rise            : 7.295
Fall            : 7.292
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[16]
Clock Port      : clk
Rise            : 7.048
Fall            : 6.861
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[17]
Clock Port      : clk
Rise            : 7.341
Fall            : 7.286
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[18]
Clock Port      : clk
Rise            : 8.330
Fall            : 8.190
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[19]
Clock Port      : clk
Rise            : 9.974
Fall            : 9.747
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[20]
Clock Port      : clk
Rise            : 7.113
Fall            : 7.030
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[21]
Clock Port      : clk
Rise            : 7.678
Fall            : 7.556
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[22]
Clock Port      : clk
Rise            : 8.293
Fall            : 8.217
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[23]
Clock Port      : clk
Rise            : 7.145
Fall            : 7.066
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[24]
Clock Port      : clk
Rise            : 9.747
Fall            : 9.720
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[25]
Clock Port      : clk
Rise            : 7.834
Fall            : 7.788
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[26]
Clock Port      : clk
Rise            : 8.184
Fall            : 8.153
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[27]
Clock Port      : clk
Rise            : 8.574
Fall            : 8.444
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[28]
Clock Port      : clk
Rise            : 7.403
Fall            : 7.301
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[29]
Clock Port      : clk
Rise            : 7.388
Fall            : 7.290
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[30]
Clock Port      : clk
Rise            : 8.952
Fall            : 8.940
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[31]
Clock Port      : clk
Rise            : 7.153
Fall            : 7.080
Clock Edge      : Rise
Clock Reference : clk

Data Port       : lo[*]
Clock Port      : clk
Rise            : 6.741
Fall            : 6.669
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[0]
Clock Port      : clk
Rise            : 7.200
Fall            : 7.050
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[1]
Clock Port      : clk
Rise            : 7.630
Fall            : 7.657
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[2]
Clock Port      : clk
Rise            : 9.337
Fall            : 9.123
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[3]
Clock Port      : clk
Rise            : 9.347
Fall            : 9.132
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[4]
Clock Port      : clk
Rise            : 7.400
Fall            : 7.296
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[5]
Clock Port      : clk
Rise            : 7.431
Fall            : 7.395
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[6]
Clock Port      : clk
Rise            : 7.134
Fall            : 7.061
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[7]
Clock Port      : clk
Rise            : 9.611
Fall            : 9.380
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[8]
Clock Port      : clk
Rise            : 7.226
Fall            : 7.219
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[9]
Clock Port      : clk
Rise            : 7.034
Fall            : 6.952
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[10]
Clock Port      : clk
Rise            : 6.741
Fall            : 6.669
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[11]
Clock Port      : clk
Rise            : 7.086
Fall            : 6.997
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[12]
Clock Port      : clk
Rise            : 7.451
Fall            : 7.291
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[13]
Clock Port      : clk
Rise            : 7.373
Fall            : 7.176
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[14]
Clock Port      : clk
Rise            : 8.090
Fall            : 8.092
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[15]
Clock Port      : clk
Rise            : 8.454
Fall            : 8.527
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[16]
Clock Port      : clk
Rise            : 7.524
Fall            : 7.489
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[17]
Clock Port      : clk
Rise            : 7.489
Fall            : 7.335
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[18]
Clock Port      : clk
Rise            : 7.253
Fall            : 7.165
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[19]
Clock Port      : clk
Rise            : 7.116
Fall            : 6.953
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[20]
Clock Port      : clk
Rise            : 7.786
Fall            : 7.741
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[21]
Clock Port      : clk
Rise            : 6.825
Fall            : 6.753
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[22]
Clock Port      : clk
Rise            : 6.786
Fall            : 6.704
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[23]
Clock Port      : clk
Rise            : 7.529
Fall            : 7.493
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[24]
Clock Port      : clk
Rise            : 7.473
Fall            : 7.280
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[25]
Clock Port      : clk
Rise            : 6.886
Fall            : 6.807
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[26]
Clock Port      : clk
Rise            : 8.450
Fall            : 8.394
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[27]
Clock Port      : clk
Rise            : 8.327
Fall            : 8.284
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[28]
Clock Port      : clk
Rise            : 7.080
Fall            : 6.998
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[29]
Clock Port      : clk
Rise            : 8.163
Fall            : 8.054
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[30]
Clock Port      : clk
Rise            : 7.162
Fall            : 7.053
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[31]
Clock Port      : clk
Rise            : 6.966
Fall            : 6.868
Clock Edge      : Rise
Clock Reference : clk

Data Port       : zero
Clock Port      : clk
Rise            : 7.683
Fall            : 7.686
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+--------------------------------------------------------------------------------+
Clock         : clk
Slack         : -4.997
End Point TNS : -250.267
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------------------------------+
Clock         : clk
Slack         : 0.325
End Point TNS : 0.000
+--------------------------------------------------------------------------------+



-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------------------------------+
Clock         : clk
Slack         : -3.000
End Point TNS : -427.746
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                              ;
+--------------------------------------------------------------------------------+
Slack        : -4.997
From Node    : regn:input_reg_b|q[4]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.197

Slack        : -4.997
From Node    : regn:input_reg_b|q[5]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.197

Slack        : -4.997
From Node    : regn:input_reg_b|q[6]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.197

Slack        : -4.997
From Node    : regn:input_reg_b|q[7]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.197

Slack        : -4.997
From Node    : regn:input_reg_b|q[8]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.197

Slack        : -4.997
From Node    : regn:input_reg_b|q[9]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.197

Slack        : -4.997
From Node    : regn:input_reg_b|q[10]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.197

Slack        : -4.997
From Node    : regn:input_reg_b|q[11]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.197

Slack        : -4.997
From Node    : regn:input_reg_b|q[12]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.197

Slack        : -4.997
From Node    : regn:input_reg_b|q[13]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.197

Slack        : -4.997
From Node    : regn:input_reg_b|q[14]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.197

Slack        : -4.997
From Node    : regn:input_reg_b|q[15]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.197

Slack        : -4.997
From Node    : regn:input_reg_b|q[16]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.197

Slack        : -4.997
From Node    : regn:input_reg_b|q[17]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.197

Slack        : -4.997
From Node    : regn:input_reg_b|q[0]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.197

Slack        : -4.997
From Node    : regn:input_reg_b|q[1]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.197

Slack        : -4.997
From Node    : regn:input_reg_b|q[2]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.197

Slack        : -4.997
From Node    : regn:input_reg_b|q[3]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.197

Slack        : -4.953
From Node    : regn:input_reg_a|q[18]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.153

Slack        : -4.953
From Node    : regn:input_reg_a|q[19]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.153

Slack        : -4.953
From Node    : regn:input_reg_a|q[20]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.153

Slack        : -4.953
From Node    : regn:input_reg_a|q[21]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.153

Slack        : -4.953
From Node    : regn:input_reg_a|q[22]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.153

Slack        : -4.953
From Node    : regn:input_reg_a|q[23]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.153

Slack        : -4.953
From Node    : regn:input_reg_a|q[24]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.153

Slack        : -4.953
From Node    : regn:input_reg_a|q[25]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.153

Slack        : -4.953
From Node    : regn:input_reg_a|q[26]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.153

Slack        : -4.953
From Node    : regn:input_reg_a|q[27]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.153

Slack        : -4.953
From Node    : regn:input_reg_a|q[28]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.153

Slack        : -4.953
From Node    : regn:input_reg_a|q[29]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.153

Slack        : -4.953
From Node    : regn:input_reg_a|q[30]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.153

Slack        : -4.953
From Node    : regn:input_reg_a|q[31]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.213
Data Delay   : 6.153

Slack        : -4.888
From Node    : regn:input_reg_b|q[4]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 6.034

Slack        : -4.888
From Node    : regn:input_reg_b|q[5]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 6.034

Slack        : -4.888
From Node    : regn:input_reg_b|q[6]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 6.034

Slack        : -4.888
From Node    : regn:input_reg_b|q[7]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 6.034

Slack        : -4.888
From Node    : regn:input_reg_b|q[8]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 6.034

Slack        : -4.888
From Node    : regn:input_reg_b|q[9]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 6.034

Slack        : -4.888
From Node    : regn:input_reg_b|q[10]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 6.034

Slack        : -4.888
From Node    : regn:input_reg_b|q[11]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 6.034

Slack        : -4.888
From Node    : regn:input_reg_b|q[12]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 6.034

Slack        : -4.888
From Node    : regn:input_reg_b|q[13]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 6.034

Slack        : -4.888
From Node    : regn:input_reg_b|q[14]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 6.034

Slack        : -4.888
From Node    : regn:input_reg_b|q[15]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 6.034

Slack        : -4.888
From Node    : regn:input_reg_b|q[16]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 6.034

Slack        : -4.888
From Node    : regn:input_reg_b|q[17]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 6.034

Slack        : -4.888
From Node    : regn:input_reg_b|q[0]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 6.034

Slack        : -4.888
From Node    : regn:input_reg_b|q[1]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 6.034

Slack        : -4.888
From Node    : regn:input_reg_b|q[2]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 6.034

Slack        : -4.888
From Node    : regn:input_reg_b|q[3]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 6.034

Slack        : -4.875
From Node    : regn:input_reg_a|q[0]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.069

Slack        : -4.875
From Node    : regn:input_reg_a|q[1]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.069

Slack        : -4.875
From Node    : regn:input_reg_a|q[2]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.069

Slack        : -4.875
From Node    : regn:input_reg_a|q[3]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.069

Slack        : -4.875
From Node    : regn:input_reg_a|q[4]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.069

Slack        : -4.875
From Node    : regn:input_reg_a|q[5]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.069

Slack        : -4.875
From Node    : regn:input_reg_a|q[6]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.069

Slack        : -4.875
From Node    : regn:input_reg_a|q[7]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.069

Slack        : -4.875
From Node    : regn:input_reg_a|q[8]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.069

Slack        : -4.875
From Node    : regn:input_reg_a|q[9]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.069

Slack        : -4.875
From Node    : regn:input_reg_a|q[10]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.069

Slack        : -4.875
From Node    : regn:input_reg_a|q[11]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.069

Slack        : -4.875
From Node    : regn:input_reg_a|q[12]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.069

Slack        : -4.875
From Node    : regn:input_reg_a|q[13]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.069

Slack        : -4.875
From Node    : regn:input_reg_a|q[14]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.069

Slack        : -4.875
From Node    : regn:input_reg_a|q[15]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.069

Slack        : -4.875
From Node    : regn:input_reg_a|q[16]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.069

Slack        : -4.875
From Node    : regn:input_reg_a|q[17]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.069

Slack        : -4.844
From Node    : regn:input_reg_a|q[18]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 5.990

Slack        : -4.844
From Node    : regn:input_reg_a|q[19]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 5.990

Slack        : -4.844
From Node    : regn:input_reg_a|q[20]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 5.990

Slack        : -4.844
From Node    : regn:input_reg_a|q[21]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 5.990

Slack        : -4.844
From Node    : regn:input_reg_a|q[22]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 5.990

Slack        : -4.844
From Node    : regn:input_reg_a|q[23]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 5.990

Slack        : -4.844
From Node    : regn:input_reg_a|q[24]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 5.990

Slack        : -4.844
From Node    : regn:input_reg_a|q[25]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 5.990

Slack        : -4.844
From Node    : regn:input_reg_a|q[26]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 5.990

Slack        : -4.844
From Node    : regn:input_reg_a|q[27]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 5.990

Slack        : -4.844
From Node    : regn:input_reg_a|q[28]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 5.990

Slack        : -4.844
From Node    : regn:input_reg_a|q[29]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 5.990

Slack        : -4.844
From Node    : regn:input_reg_a|q[30]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 5.990

Slack        : -4.844
From Node    : regn:input_reg_a|q[31]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.159
Data Delay   : 5.990

Slack        : -4.831
From Node    : regn:input_reg_b|q[18]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.025

Slack        : -4.831
From Node    : regn:input_reg_b|q[19]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.025

Slack        : -4.831
From Node    : regn:input_reg_b|q[20]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.025

Slack        : -4.831
From Node    : regn:input_reg_b|q[21]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.025

Slack        : -4.831
From Node    : regn:input_reg_b|q[22]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.025

Slack        : -4.831
From Node    : regn:input_reg_b|q[23]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.025

Slack        : -4.831
From Node    : regn:input_reg_b|q[24]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.025

Slack        : -4.831
From Node    : regn:input_reg_b|q[25]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.025

Slack        : -4.831
From Node    : regn:input_reg_b|q[26]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.025

Slack        : -4.831
From Node    : regn:input_reg_b|q[27]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.025

Slack        : -4.831
From Node    : regn:input_reg_b|q[28]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.025

Slack        : -4.831
From Node    : regn:input_reg_b|q[29]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.025

Slack        : -4.831
From Node    : regn:input_reg_b|q[30]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.025

Slack        : -4.831
From Node    : regn:input_reg_b|q[31]~_Duplicate_1
To Node      : regn:output_reg_hi|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.207
Data Delay   : 6.025

Slack        : -4.782
From Node    : regn:input_reg_b|q[4]
To Node      : regn:output_reg_hi|q[29]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.156
Data Delay   : 5.925

Slack        : -4.782
From Node    : regn:input_reg_b|q[5]
To Node      : regn:output_reg_hi|q[29]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.156
Data Delay   : 5.925

Slack        : -4.782
From Node    : regn:input_reg_b|q[6]
To Node      : regn:output_reg_hi|q[29]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.156
Data Delay   : 5.925

Slack        : -4.782
From Node    : regn:input_reg_b|q[7]
To Node      : regn:output_reg_hi|q[29]
Launch Clock : clk
Latch Clock  : clk
Relationship : 1.000
Clock Skew   : 0.156
Data Delay   : 5.925
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                               ;
+--------------------------------------------------------------------------------+
Slack        : 0.325
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[11]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.038
Data Delay   : 0.447

Slack        : 0.325
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[13]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.038
Data Delay   : 0.447

Slack        : 0.327
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[12]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.038
Data Delay   : 0.449

Slack        : 0.413
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.265
Data Delay   : 0.762

Slack        : 0.435
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.291
Data Delay   : 0.810

Slack        : 0.502
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[27]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.062
Data Delay   : 0.648

Slack        : 0.549
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.062
Data Delay   : 0.695

Slack        : 0.572
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[30]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.074
Data Delay   : 0.730

Slack        : 0.573
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[27]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.155
Data Delay   : 0.502

Slack        : 0.582
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[10]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.055
Data Delay   : 0.721

Slack        : 0.583
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[14]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.055
Data Delay   : 0.722

Slack        : 0.584
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[15]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.055
Data Delay   : 0.723

Slack        : 0.591
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[26]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.739

Slack        : 0.611
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[20]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 0.770

Slack        : 0.612
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[19]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 0.771

Slack        : 0.613
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 0.772

Slack        : 0.613
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[17]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 0.772

Slack        : 0.614
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 0.773

Slack        : 0.638
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.137
Data Delay   : 0.585

Slack        : 0.649
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[10]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.796

Slack        : 0.650
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.077
Data Delay   : 0.811

Slack        : 0.652
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.070
Data Delay   : 0.806

Slack        : 0.652
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[28]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.800

Slack        : 0.652
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[29]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.800

Slack        : 0.653
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.800

Slack        : 0.660
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[24]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.824

Slack        : 0.660
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[25]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.824

Slack        : 0.661
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.077
Data Delay   : 0.822

Slack        : 0.666
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[31]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.814

Slack        : 0.669
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[22]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.066
Data Delay   : 0.819

Slack        : 0.673
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.066
Data Delay   : 0.823

Slack        : 0.673
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[23]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.066
Data Delay   : 0.823

Slack        : 0.674
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.075
Data Delay   : 0.833

Slack        : 0.685
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[22]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.151
Data Delay   : 0.618

Slack        : 0.687
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.077
Data Delay   : 0.848

Slack        : 0.707
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[8]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.854

Slack        : 0.707
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[13]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.854

Slack        : 0.707
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[16]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.854

Slack        : 0.709
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.856

Slack        : 0.709
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[12]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.856

Slack        : 0.710
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[11]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.857

Slack        : 0.711
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.858

Slack        : 0.711
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.858

Slack        : 0.711
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[16]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.066
Data Delay   : 0.861

Slack        : 0.712
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[1]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.859

Slack        : 0.714
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.861

Slack        : 0.714
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[14]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.861

Slack        : 0.715
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[4]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.879

Slack        : 0.717
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.864

Slack        : 0.718
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[15]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.063
Data Delay   : 0.865

Slack        : 0.720
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_lo|q[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.064
Data Delay   : 0.868

Slack        : 0.736
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[20]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.263
Data Delay   : 1.083

Slack        : 0.736
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[5]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.080
Data Delay   : 0.900

Slack        : 0.737
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[27]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.263
Data Delay   : 1.084

Slack        : 0.738
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[24]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.263
Data Delay   : 1.085

Slack        : 0.740
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.085
Data Delay   : 0.909

Slack        : 0.740
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[26]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.263
Data Delay   : 1.087

Slack        : 0.741
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[28]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.263
Data Delay   : 1.088

Slack        : 0.748
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[7]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.157
Data Delay   : 0.675

Slack        : 0.748
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[23]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.151
Data Delay   : 0.681

Slack        : 0.749
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.151
Data Delay   : 0.682

Slack        : 0.757
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[9]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.142
Data Delay   : 0.699

Slack        : 0.762
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[16]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.151
Data Delay   : 0.695

Slack        : 0.767
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[6]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.140
Data Delay   : 0.711

Slack        : 0.768
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[1]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.157
Data Delay   : 0.695

Slack        : 0.770
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[2]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.140
Data Delay   : 0.714

Slack        : 0.788
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[23]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.263
Data Delay   : 1.135

Slack        : 0.789
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.263
Data Delay   : 1.136

Slack        : 0.789
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.263
Data Delay   : 1.136

Slack        : 0.791
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[24]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.137
Data Delay   : 0.738

Slack        : 0.791
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[25]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.137
Data Delay   : 0.738

Slack        : 0.791
From Node    : regn:input_reg_op|q[3]
To Node      : regn:output_reg_lo|q[3]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : -0.140
Data Delay   : 0.735

Slack        : 0.793
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[29]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.263
Data Delay   : 1.140

Slack        : 0.795
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[25]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.263
Data Delay   : 1.142

Slack        : 0.796
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[22]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.263
Data Delay   : 1.143

Slack        : 0.797
From Node    : regn:input_reg_op|q[0]
To Node      : regn:output_reg_hi|q[19]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.263
Data Delay   : 1.144

Slack        : 0.800
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_lo|q[1]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.060
Data Delay   : 0.944

Slack        : 0.804
From Node    : regn:input_reg_op|q[1]
To Node      : regn:output_reg_lo|q[17]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.055
Data Delay   : 0.943

Slack        : 0.810
From Node    : regn:input_reg_op|q[2]
To Node      : regn:output_reg_zero|q[0]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.266
Data Delay   : 1.160

Slack        : 0.812
From Node    : regn:input_reg_op|q[1]
To Node      : regn:output_reg_lo|q[20]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.055
Data Delay   : 0.951

Slack        : 0.814
From Node    : regn:input_reg_op|q[1]
To Node      : regn:output_reg_lo|q[19]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.055
Data Delay   : 0.953

Slack        : 0.820
From Node    : regn:input_reg_b|q[18]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.304
Data Delay   : 1.208

Slack        : 0.820
From Node    : regn:input_reg_b|q[19]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.304
Data Delay   : 1.208

Slack        : 0.820
From Node    : regn:input_reg_b|q[20]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.304
Data Delay   : 1.208

Slack        : 0.820
From Node    : regn:input_reg_b|q[21]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.304
Data Delay   : 1.208

Slack        : 0.820
From Node    : regn:input_reg_b|q[22]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.304
Data Delay   : 1.208

Slack        : 0.820
From Node    : regn:input_reg_b|q[23]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.304
Data Delay   : 1.208

Slack        : 0.820
From Node    : regn:input_reg_b|q[24]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.304
Data Delay   : 1.208

Slack        : 0.820
From Node    : regn:input_reg_b|q[25]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.304
Data Delay   : 1.208

Slack        : 0.820
From Node    : regn:input_reg_b|q[26]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.304
Data Delay   : 1.208

Slack        : 0.820
From Node    : regn:input_reg_b|q[27]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.304
Data Delay   : 1.208

Slack        : 0.820
From Node    : regn:input_reg_b|q[28]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.304
Data Delay   : 1.208

Slack        : 0.820
From Node    : regn:input_reg_b|q[29]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.304
Data Delay   : 1.208

Slack        : 0.820
From Node    : regn:input_reg_b|q[30]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.304
Data Delay   : 1.208

Slack        : 0.820
From Node    : regn:input_reg_b|q[31]~_Duplicate_3
To Node      : regn:output_reg_hi|q[18]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.304
Data Delay   : 1.208

Slack        : 0.824
From Node    : regn:input_reg_b|q[18]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.304
Data Delay   : 1.212

Slack        : 0.824
From Node    : regn:input_reg_b|q[19]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.304
Data Delay   : 1.212

Slack        : 0.824
From Node    : regn:input_reg_b|q[20]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.304
Data Delay   : 1.212

Slack        : 0.824
From Node    : regn:input_reg_b|q[21]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.304
Data Delay   : 1.212

Slack        : 0.824
From Node    : regn:input_reg_b|q[22]~_Duplicate_3
To Node      : regn:output_reg_hi|q[21]
Launch Clock : clk
Latch Clock  : clk
Relationship : 0.000
Clock Skew   : 0.304
Data Delay   : 1.212
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                ;
+--------------------------------------------------------------------------------+
Slack          : -3.000
Actual Width   : 1.000
Required Width : 4.000
Type           : Port Rate
Clock          : clk
Clock Edge     : Rise
Target         : clk

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[0]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[0]~_Duplicate_1

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[0]~_Duplicate_2

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[0]~_Duplicate_3

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[0]~_Duplicate_4

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[10]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[10]~_Duplicate_1

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[10]~_Duplicate_2

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[10]~_Duplicate_3

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[10]~_Duplicate_4

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[11]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[11]~_Duplicate_1

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[11]~_Duplicate_2

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[11]~_Duplicate_3

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[11]~_Duplicate_4

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[12]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[12]~_Duplicate_1

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[12]~_Duplicate_2

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[12]~_Duplicate_3

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[12]~_Duplicate_4

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[13]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[13]~_Duplicate_1

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[13]~_Duplicate_2

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[13]~_Duplicate_3

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[13]~_Duplicate_4

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[14]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[14]~_Duplicate_1

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[14]~_Duplicate_2

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[14]~_Duplicate_3

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[14]~_Duplicate_4

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[15]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[15]~_Duplicate_1

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[15]~_Duplicate_2

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[15]~_Duplicate_3

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[15]~_Duplicate_4

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[16]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[16]~_Duplicate_1

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[16]~_Duplicate_2

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[16]~_Duplicate_3

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[16]~_Duplicate_4

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[17]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[17]~_Duplicate_1

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[17]~_Duplicate_2

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[17]~_Duplicate_3

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[17]~_Duplicate_4

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[18]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[18]~_Duplicate_1

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[18]~_Duplicate_2

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[18]~_Duplicate_3

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[18]~_Duplicate_4

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[19]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[19]~_Duplicate_1

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[19]~_Duplicate_2

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[19]~_Duplicate_3

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[19]~_Duplicate_4

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[1]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[1]~_Duplicate_1

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[1]~_Duplicate_2

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[1]~_Duplicate_3

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[1]~_Duplicate_4

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[20]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[20]~_Duplicate_1

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[20]~_Duplicate_2

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[20]~_Duplicate_3

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[20]~_Duplicate_4

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[21]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[21]~_Duplicate_1

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[21]~_Duplicate_2

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[21]~_Duplicate_3

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[21]~_Duplicate_4

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[22]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[22]~_Duplicate_1

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[22]~_Duplicate_2

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[22]~_Duplicate_3

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[22]~_Duplicate_4

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[23]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[23]~_Duplicate_1

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[23]~_Duplicate_2

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[23]~_Duplicate_3

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[23]~_Duplicate_4

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[24]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[24]~_Duplicate_1

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[24]~_Duplicate_2

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[24]~_Duplicate_3

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[24]~_Duplicate_4

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[25]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[25]~_Duplicate_1

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[25]~_Duplicate_2

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[25]~_Duplicate_3

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[25]~_Duplicate_4

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[26]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[26]~_Duplicate_1

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[26]~_Duplicate_2

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[26]~_Duplicate_3

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[26]~_Duplicate_4

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[27]

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[27]~_Duplicate_1

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[27]~_Duplicate_2

Slack          : -1.000
Actual Width   : 1.000
Required Width : 2.000
Type           : Min Period
Clock          : clk
Clock Edge     : Rise
Target         : regn:input_reg_a|q[27]~_Duplicate_3
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : a[*]
Clock Port      : clk
Rise            : 2.093
Fall            : 2.898
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[0]
Clock Port      : clk
Rise            : 1.635
Fall            : 2.374
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[1]
Clock Port      : clk
Rise            : 1.715
Fall            : 2.468
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[2]
Clock Port      : clk
Rise            : 1.319
Fall            : 1.999
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[3]
Clock Port      : clk
Rise            : 1.398
Fall            : 2.090
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[4]
Clock Port      : clk
Rise            : 1.253
Fall            : 1.948
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[5]
Clock Port      : clk
Rise            : 1.550
Fall            : 2.254
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[6]
Clock Port      : clk
Rise            : 1.667
Fall            : 2.409
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[7]
Clock Port      : clk
Rise            : 1.683
Fall            : 2.448
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[8]
Clock Port      : clk
Rise            : 1.518
Fall            : 2.235
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[9]
Clock Port      : clk
Rise            : 2.093
Fall            : 2.898
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[10]
Clock Port      : clk
Rise            : 1.257
Fall            : 1.947
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[11]
Clock Port      : clk
Rise            : 1.746
Fall            : 2.492
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[12]
Clock Port      : clk
Rise            : 2.025
Fall            : 2.823
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[13]
Clock Port      : clk
Rise            : 1.300
Fall            : 1.940
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[14]
Clock Port      : clk
Rise            : 1.276
Fall            : 1.962
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[15]
Clock Port      : clk
Rise            : 1.390
Fall            : 2.100
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[16]
Clock Port      : clk
Rise            : 1.368
Fall            : 2.063
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[17]
Clock Port      : clk
Rise            : 1.616
Fall            : 2.332
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[18]
Clock Port      : clk
Rise            : 1.562
Fall            : 2.309
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[19]
Clock Port      : clk
Rise            : 1.621
Fall            : 2.349
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[20]
Clock Port      : clk
Rise            : 1.299
Fall            : 1.973
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[21]
Clock Port      : clk
Rise            : 1.794
Fall            : 2.540
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[22]
Clock Port      : clk
Rise            : 1.490
Fall            : 2.213
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[23]
Clock Port      : clk
Rise            : 1.170
Fall            : 1.812
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[24]
Clock Port      : clk
Rise            : 1.463
Fall            : 2.190
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[25]
Clock Port      : clk
Rise            : 1.183
Fall            : 1.818
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[26]
Clock Port      : clk
Rise            : 1.522
Fall            : 2.241
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[27]
Clock Port      : clk
Rise            : 1.396
Fall            : 2.070
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[28]
Clock Port      : clk
Rise            : 1.365
Fall            : 2.057
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[29]
Clock Port      : clk
Rise            : 1.568
Fall            : 2.315
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[30]
Clock Port      : clk
Rise            : 1.595
Fall            : 2.327
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[31]
Clock Port      : clk
Rise            : 1.698
Fall            : 2.430
Clock Edge      : Rise
Clock Reference : clk

Data Port       : b[*]
Clock Port      : clk
Rise            : 2.085
Fall            : 2.889
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[0]
Clock Port      : clk
Rise            : 2.032
Fall            : 2.833
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[1]
Clock Port      : clk
Rise            : 1.389
Fall            : 2.107
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[2]
Clock Port      : clk
Rise            : 1.654
Fall            : 2.380
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[3]
Clock Port      : clk
Rise            : 1.351
Fall            : 2.056
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[4]
Clock Port      : clk
Rise            : 1.540
Fall            : 2.250
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[5]
Clock Port      : clk
Rise            : 1.043
Fall            : 1.685
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[6]
Clock Port      : clk
Rise            : 1.571
Fall            : 2.316
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[7]
Clock Port      : clk
Rise            : 1.073
Fall            : 1.702
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[8]
Clock Port      : clk
Rise            : 1.275
Fall            : 1.909
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[9]
Clock Port      : clk
Rise            : 1.283
Fall            : 1.986
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[10]
Clock Port      : clk
Rise            : 1.526
Fall            : 2.246
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[11]
Clock Port      : clk
Rise            : 1.369
Fall            : 2.045
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[12]
Clock Port      : clk
Rise            : 1.952
Fall            : 2.712
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[13]
Clock Port      : clk
Rise            : 1.952
Fall            : 2.755
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[14]
Clock Port      : clk
Rise            : 1.569
Fall            : 2.291
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[15]
Clock Port      : clk
Rise            : 1.329
Fall            : 2.037
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[16]
Clock Port      : clk
Rise            : 1.836
Fall            : 2.611
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[17]
Clock Port      : clk
Rise            : 1.539
Fall            : 2.258
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[18]
Clock Port      : clk
Rise            : 1.293
Fall            : 1.955
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[19]
Clock Port      : clk
Rise            : 1.321
Fall            : 1.996
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[20]
Clock Port      : clk
Rise            : 1.752
Fall            : 2.513
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[21]
Clock Port      : clk
Rise            : 2.085
Fall            : 2.889
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[22]
Clock Port      : clk
Rise            : 1.731
Fall            : 2.474
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[23]
Clock Port      : clk
Rise            : 1.327
Fall            : 1.998
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[24]
Clock Port      : clk
Rise            : 1.750
Fall            : 2.510
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[25]
Clock Port      : clk
Rise            : 1.918
Fall            : 2.740
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[26]
Clock Port      : clk
Rise            : 1.475
Fall            : 2.204
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[27]
Clock Port      : clk
Rise            : 1.278
Fall            : 1.938
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[28]
Clock Port      : clk
Rise            : 1.429
Fall            : 2.107
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[29]
Clock Port      : clk
Rise            : 1.363
Fall            : 2.059
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[30]
Clock Port      : clk
Rise            : 1.227
Fall            : 1.891
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[31]
Clock Port      : clk
Rise            : 1.593
Fall            : 2.334
Clock Edge      : Rise
Clock Reference : clk

Data Port       : op[*]
Clock Port      : clk
Rise            : 1.372
Fall            : 2.084
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[0]
Clock Port      : clk
Rise            : 0.217
Fall            : 0.448
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[1]
Clock Port      : clk
Rise            : 1.372
Fall            : 2.084
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[2]
Clock Port      : clk
Rise            : 0.911
Fall            : 1.549
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[3]
Clock Port      : clk
Rise            : -0.331
Fall            : -0.061
Clock Edge      : Rise
Clock Reference : clk

Data Port       : shamt[*]
Clock Port      : clk
Rise            : 1.447
Fall            : 2.174
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[0]
Clock Port      : clk
Rise            : 1.316
Fall            : 2.031
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[1]
Clock Port      : clk
Rise            : 1.277
Fall            : 1.982
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[2]
Clock Port      : clk
Rise            : 1.350
Fall            : 2.075
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[3]
Clock Port      : clk
Rise            : 1.241
Fall            : 1.929
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[4]
Clock Port      : clk
Rise            : 1.447
Fall            : 2.174
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : a[*]
Clock Port      : clk
Rise            : -0.589
Fall            : -1.172
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[0]
Clock Port      : clk
Rise            : -1.066
Fall            : -1.735
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[1]
Clock Port      : clk
Rise            : -0.865
Fall            : -1.522
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[2]
Clock Port      : clk
Rise            : -0.816
Fall            : -1.441
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[3]
Clock Port      : clk
Rise            : -0.607
Fall            : -1.197
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[4]
Clock Port      : clk
Rise            : -0.875
Fall            : -1.553
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[5]
Clock Port      : clk
Rise            : -0.846
Fall            : -1.500
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[6]
Clock Port      : clk
Rise            : -1.251
Fall            : -1.978
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[7]
Clock Port      : clk
Rise            : -1.112
Fall            : -1.833
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[8]
Clock Port      : clk
Rise            : -0.781
Fall            : -1.388
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[9]
Clock Port      : clk
Rise            : -1.284
Fall            : -2.007
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[10]
Clock Port      : clk
Rise            : -0.649
Fall            : -1.301
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[11]
Clock Port      : clk
Rise            : -1.084
Fall            : -1.790
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[12]
Clock Port      : clk
Rise            : -1.153
Fall            : -1.866
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[13]
Clock Port      : clk
Rise            : -0.589
Fall            : -1.172
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[14]
Clock Port      : clk
Rise            : -0.822
Fall            : -1.500
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[15]
Clock Port      : clk
Rise            : -0.756
Fall            : -1.375
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[16]
Clock Port      : clk
Rise            : -0.897
Fall            : -1.569
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[17]
Clock Port      : clk
Rise            : -1.069
Fall            : -1.771
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[18]
Clock Port      : clk
Rise            : -0.947
Fall            : -1.589
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[19]
Clock Port      : clk
Rise            : -1.024
Fall            : -1.697
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[20]
Clock Port      : clk
Rise            : -0.749
Fall            : -1.410
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[21]
Clock Port      : clk
Rise            : -1.263
Fall            : -1.987
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[22]
Clock Port      : clk
Rise            : -0.841
Fall            : -1.509
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[23]
Clock Port      : clk
Rise            : -0.770
Fall            : -1.420
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[24]
Clock Port      : clk
Rise            : -0.914
Fall            : -1.598
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[25]
Clock Port      : clk
Rise            : -0.752
Fall            : -1.372
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[26]
Clock Port      : clk
Rise            : -0.950
Fall            : -1.611
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[27]
Clock Port      : clk
Rise            : -0.629
Fall            : -1.289
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[28]
Clock Port      : clk
Rise            : -0.811
Fall            : -1.434
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[29]
Clock Port      : clk
Rise            : -0.843
Fall            : -1.451
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[30]
Clock Port      : clk
Rise            : -0.952
Fall            : -1.608
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[31]
Clock Port      : clk
Rise            : -1.224
Fall            : -1.905
Clock Edge      : Rise
Clock Reference : clk

Data Port       : b[*]
Clock Port      : clk
Rise            : -0.526
Fall            : -1.102
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[0]
Clock Port      : clk
Rise            : -1.341
Fall            : -2.083
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[1]
Clock Port      : clk
Rise            : -0.990
Fall            : -1.687
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[2]
Clock Port      : clk
Rise            : -1.236
Fall            : -1.917
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[3]
Clock Port      : clk
Rise            : -0.803
Fall            : -1.454
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[4]
Clock Port      : clk
Rise            : -1.082
Fall            : -1.771
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[5]
Clock Port      : clk
Rise            : -0.635
Fall            : -1.232
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[6]
Clock Port      : clk
Rise            : -0.904
Fall            : -1.585
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[7]
Clock Port      : clk
Rise            : -0.526
Fall            : -1.102
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[8]
Clock Port      : clk
Rise            : -0.662
Fall            : -1.254
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[9]
Clock Port      : clk
Rise            : -0.725
Fall            : -1.329
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[10]
Clock Port      : clk
Rise            : -0.742
Fall            : -1.401
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[11]
Clock Port      : clk
Rise            : -0.710
Fall            : -1.318
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[12]
Clock Port      : clk
Rise            : -1.109
Fall            : -1.810
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[13]
Clock Port      : clk
Rise            : -1.229
Fall            : -1.955
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[14]
Clock Port      : clk
Rise            : -1.020
Fall            : -1.681
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[15]
Clock Port      : clk
Rise            : -1.029
Fall            : -1.701
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[16]
Clock Port      : clk
Rise            : -1.241
Fall            : -1.961
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[17]
Clock Port      : clk
Rise            : -1.004
Fall            : -1.649
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[18]
Clock Port      : clk
Rise            : -0.903
Fall            : -1.553
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[19]
Clock Port      : clk
Rise            : -0.772
Fall            : -1.387
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[20]
Clock Port      : clk
Rise            : -1.148
Fall            : -1.829
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[21]
Clock Port      : clk
Rise            : -1.207
Fall            : -1.882
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[22]
Clock Port      : clk
Rise            : -0.989
Fall            : -1.647
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[23]
Clock Port      : clk
Rise            : -0.690
Fall            : -1.320
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[24]
Clock Port      : clk
Rise            : -0.972
Fall            : -1.631
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[25]
Clock Port      : clk
Rise            : -1.184
Fall            : -1.858
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[26]
Clock Port      : clk
Rise            : -0.945
Fall            : -1.603
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[27]
Clock Port      : clk
Rise            : -0.642
Fall            : -1.209
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[28]
Clock Port      : clk
Rise            : -0.782
Fall            : -1.411
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[29]
Clock Port      : clk
Rise            : -0.767
Fall            : -1.357
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[30]
Clock Port      : clk
Rise            : -0.816
Fall            : -1.450
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[31]
Clock Port      : clk
Rise            : -1.065
Fall            : -1.735
Clock Edge      : Rise
Clock Reference : clk

Data Port       : op[*]
Clock Port      : clk
Rise            : 0.521
Fall            : 0.253
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[0]
Clock Port      : clk
Rise            : -0.027
Fall            : -0.264
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[1]
Clock Port      : clk
Rise            : -1.128
Fall            : -1.828
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[2]
Clock Port      : clk
Rise            : -0.689
Fall            : -1.316
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[3]
Clock Port      : clk
Rise            : 0.521
Fall            : 0.253
Clock Edge      : Rise
Clock Reference : clk

Data Port       : shamt[*]
Clock Port      : clk
Rise            : -1.006
Fall            : -1.682
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[0]
Clock Port      : clk
Rise            : -1.074
Fall            : -1.775
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[1]
Clock Port      : clk
Rise            : -1.038
Fall            : -1.730
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[2]
Clock Port      : clk
Rise            : -1.109
Fall            : -1.819
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[3]
Clock Port      : clk
Rise            : -1.006
Fall            : -1.682
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[4]
Clock Port      : clk
Rise            : -1.199
Fall            : -1.913
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : hi[*]
Clock Port      : clk
Rise            : 5.981
Fall            : 6.282
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[0]
Clock Port      : clk
Rise            : 4.565
Fall            : 4.769
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[1]
Clock Port      : clk
Rise            : 4.778
Fall            : 5.018
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[2]
Clock Port      : clk
Rise            : 4.598
Fall            : 4.818
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[3]
Clock Port      : clk
Rise            : 4.496
Fall            : 4.710
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[4]
Clock Port      : clk
Rise            : 5.548
Fall            : 5.902
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[5]
Clock Port      : clk
Rise            : 4.620
Fall            : 4.847
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[6]
Clock Port      : clk
Rise            : 4.211
Fall            : 4.348
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[7]
Clock Port      : clk
Rise            : 4.183
Fall            : 4.325
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[8]
Clock Port      : clk
Rise            : 4.043
Fall            : 4.164
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[9]
Clock Port      : clk
Rise            : 3.964
Fall            : 4.078
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[10]
Clock Port      : clk
Rise            : 4.553
Fall            : 4.751
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[11]
Clock Port      : clk
Rise            : 4.330
Fall            : 4.491
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[12]
Clock Port      : clk
Rise            : 4.226
Fall            : 4.373
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[13]
Clock Port      : clk
Rise            : 4.488
Fall            : 4.682
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[14]
Clock Port      : clk
Rise            : 4.602
Fall            : 4.806
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[15]
Clock Port      : clk
Rise            : 4.402
Fall            : 4.615
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[16]
Clock Port      : clk
Rise            : 4.180
Fall            : 4.316
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[17]
Clock Port      : clk
Rise            : 4.398
Fall            : 4.576
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[18]
Clock Port      : clk
Rise            : 4.927
Fall            : 5.131
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[19]
Clock Port      : clk
Rise            : 5.853
Fall            : 6.161
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[20]
Clock Port      : clk
Rise            : 4.222
Fall            : 4.357
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[21]
Clock Port      : clk
Rise            : 4.568
Fall            : 4.713
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[22]
Clock Port      : clk
Rise            : 4.877
Fall            : 5.092
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[23]
Clock Port      : clk
Rise            : 4.246
Fall            : 4.393
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[24]
Clock Port      : clk
Rise            : 5.981
Fall            : 6.282
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[25]
Clock Port      : clk
Rise            : 4.653
Fall            : 4.848
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[26]
Clock Port      : clk
Rise            : 4.864
Fall            : 5.084
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[27]
Clock Port      : clk
Rise            : 5.049
Fall            : 5.298
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[28]
Clock Port      : clk
Rise            : 4.394
Fall            : 4.534
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[29]
Clock Port      : clk
Rise            : 4.378
Fall            : 4.517
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[30]
Clock Port      : clk
Rise            : 5.553
Fall            : 5.786
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[31]
Clock Port      : clk
Rise            : 4.278
Fall            : 4.399
Clock Edge      : Rise
Clock Reference : clk

Data Port       : lo[*]
Clock Port      : clk
Rise            : 5.694
Fall            : 5.997
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[0]
Clock Port      : clk
Rise            : 4.267
Fall            : 4.434
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[1]
Clock Port      : clk
Rise            : 4.599
Fall            : 4.830
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[2]
Clock Port      : clk
Rise            : 5.547
Fall            : 5.827
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[3]
Clock Port      : clk
Rise            : 5.533
Fall            : 5.820
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[4]
Clock Port      : clk
Rise            : 4.452
Fall            : 4.605
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[5]
Clock Port      : clk
Rise            : 4.452
Fall            : 4.640
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[6]
Clock Port      : clk
Rise            : 4.272
Fall            : 4.445
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[7]
Clock Port      : clk
Rise            : 5.694
Fall            : 5.997
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[8]
Clock Port      : clk
Rise            : 4.353
Fall            : 4.533
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[9]
Clock Port      : clk
Rise            : 4.237
Fall            : 4.375
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[10]
Clock Port      : clk
Rise            : 4.056
Fall            : 4.175
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[11]
Clock Port      : clk
Rise            : 4.254
Fall            : 4.396
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[12]
Clock Port      : clk
Rise            : 4.406
Fall            : 4.593
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[13]
Clock Port      : clk
Rise            : 4.337
Fall            : 4.506
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[14]
Clock Port      : clk
Rise            : 4.820
Fall            : 5.077
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[15]
Clock Port      : clk
Rise            : 5.307
Fall            : 5.555
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[16]
Clock Port      : clk
Rise            : 4.523
Fall            : 4.725
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[17]
Clock Port      : clk
Rise            : 4.442
Fall            : 4.625
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[18]
Clock Port      : clk
Rise            : 4.340
Fall            : 4.488
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[19]
Clock Port      : clk
Rise            : 4.218
Fall            : 4.343
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[20]
Clock Port      : clk
Rise            : 4.665
Fall            : 4.906
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[21]
Clock Port      : clk
Rise            : 4.097
Fall            : 4.226
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[22]
Clock Port      : clk
Rise            : 4.072
Fall            : 4.217
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[23]
Clock Port      : clk
Rise            : 4.520
Fall            : 4.719
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[24]
Clock Port      : clk
Rise            : 4.437
Fall            : 4.605
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[25]
Clock Port      : clk
Rise            : 4.132
Fall            : 4.293
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[26]
Clock Port      : clk
Rise            : 5.269
Fall            : 5.465
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[27]
Clock Port      : clk
Rise            : 4.938
Fall            : 5.209
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[28]
Clock Port      : clk
Rise            : 4.269
Fall            : 4.403
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[29]
Clock Port      : clk
Rise            : 5.046
Fall            : 5.223
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[30]
Clock Port      : clk
Rise            : 4.268
Fall            : 4.395
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[31]
Clock Port      : clk
Rise            : 4.180
Fall            : 4.309
Clock Edge      : Rise
Clock Reference : clk

Data Port       : zero
Clock Port      : clk
Rise            : 4.626
Fall            : 4.812
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : hi[*]
Clock Port      : clk
Rise            : 3.838
Fall            : 3.949
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[0]
Clock Port      : clk
Rise            : 4.409
Fall            : 4.605
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[1]
Clock Port      : clk
Rise            : 4.617
Fall            : 4.849
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[2]
Clock Port      : clk
Rise            : 4.442
Fall            : 4.653
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[3]
Clock Port      : clk
Rise            : 4.347
Fall            : 4.554
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[4]
Clock Port      : clk
Rise            : 5.353
Fall            : 5.693
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[5]
Clock Port      : clk
Rise            : 4.462
Fall            : 4.680
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[6]
Clock Port      : clk
Rise            : 4.071
Fall            : 4.203
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[7]
Clock Port      : clk
Rise            : 4.047
Fall            : 4.184
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[8]
Clock Port      : clk
Rise            : 3.909
Fall            : 4.025
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[9]
Clock Port      : clk
Rise            : 3.838
Fall            : 3.949
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[10]
Clock Port      : clk
Rise            : 4.398
Fall            : 4.588
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[11]
Clock Port      : clk
Rise            : 4.184
Fall            : 4.338
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[12]
Clock Port      : clk
Rise            : 4.085
Fall            : 4.226
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[13]
Clock Port      : clk
Rise            : 4.337
Fall            : 4.523
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[14]
Clock Port      : clk
Rise            : 4.446
Fall            : 4.643
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[15]
Clock Port      : clk
Rise            : 4.258
Fall            : 4.463
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[16]
Clock Port      : clk
Rise            : 4.044
Fall            : 4.176
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[17]
Clock Port      : clk
Rise            : 4.250
Fall            : 4.422
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[18]
Clock Port      : clk
Rise            : 4.758
Fall            : 4.954
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[19]
Clock Port      : clk
Rise            : 5.645
Fall            : 5.941
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[20]
Clock Port      : clk
Rise            : 4.082
Fall            : 4.212
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[21]
Clock Port      : clk
Rise            : 4.413
Fall            : 4.553
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[22]
Clock Port      : clk
Rise            : 4.708
Fall            : 4.914
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[23]
Clock Port      : clk
Rise            : 4.106
Fall            : 4.248
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[24]
Clock Port      : clk
Rise            : 5.805
Fall            : 6.098
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[25]
Clock Port      : clk
Rise            : 4.493
Fall            : 4.680
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[26]
Clock Port      : clk
Rise            : 4.695
Fall            : 4.906
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[27]
Clock Port      : clk
Rise            : 4.876
Fall            : 5.117
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[28]
Clock Port      : clk
Rise            : 4.246
Fall            : 4.380
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[29]
Clock Port      : clk
Rise            : 4.229
Fall            : 4.362
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[30]
Clock Port      : clk
Rise            : 5.394
Fall            : 5.620
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[31]
Clock Port      : clk
Rise            : 4.135
Fall            : 4.252
Clock Edge      : Rise
Clock Reference : clk

Data Port       : lo[*]
Clock Port      : clk
Rise            : 3.922
Fall            : 4.036
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[0]
Clock Port      : clk
Rise            : 4.127
Fall            : 4.288
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[1]
Clock Port      : clk
Rise            : 4.443
Fall            : 4.665
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[2]
Clock Port      : clk
Rise            : 5.354
Fall            : 5.623
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[3]
Clock Port      : clk
Rise            : 5.341
Fall            : 5.616
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[4]
Clock Port      : clk
Rise            : 4.302
Fall            : 4.449
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[5]
Clock Port      : clk
Rise            : 4.300
Fall            : 4.482
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[6]
Clock Port      : clk
Rise            : 4.133
Fall            : 4.299
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[7]
Clock Port      : clk
Rise            : 5.495
Fall            : 5.787
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[8]
Clock Port      : clk
Rise            : 4.205
Fall            : 4.378
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[9]
Clock Port      : clk
Rise            : 4.095
Fall            : 4.229
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[10]
Clock Port      : clk
Rise            : 3.922
Fall            : 4.036
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[11]
Clock Port      : clk
Rise            : 4.113
Fall            : 4.249
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[12]
Clock Port      : clk
Rise            : 4.260
Fall            : 4.441
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[13]
Clock Port      : clk
Rise            : 4.194
Fall            : 4.357
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[14]
Clock Port      : clk
Rise            : 4.654
Fall            : 4.900
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[15]
Clock Port      : clk
Rise            : 5.158
Fall            : 5.398
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[16]
Clock Port      : clk
Rise            : 4.372
Fall            : 4.565
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[17]
Clock Port      : clk
Rise            : 4.294
Fall            : 4.471
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[18]
Clock Port      : clk
Rise            : 4.193
Fall            : 4.335
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[19]
Clock Port      : clk
Rise            : 4.076
Fall            : 4.196
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[20]
Clock Port      : clk
Rise            : 4.509
Fall            : 4.741
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[21]
Clock Port      : clk
Rise            : 3.962
Fall            : 4.086
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[22]
Clock Port      : clk
Rise            : 3.940
Fall            : 4.080
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[23]
Clock Port      : clk
Rise            : 4.367
Fall            : 4.558
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[24]
Clock Port      : clk
Rise            : 4.292
Fall            : 4.454
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[25]
Clock Port      : clk
Rise            : 3.998
Fall            : 4.154
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[26]
Clock Port      : clk
Rise            : 5.122
Fall            : 5.313
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[27]
Clock Port      : clk
Rise            : 4.768
Fall            : 5.028
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[28]
Clock Port      : clk
Rise            : 4.126
Fall            : 4.255
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[29]
Clock Port      : clk
Rise            : 4.909
Fall            : 5.082
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[30]
Clock Port      : clk
Rise            : 4.128
Fall            : 4.252
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[31]
Clock Port      : clk
Rise            : 4.041
Fall            : 4.165
Clock Edge      : Rise
Clock Reference : clk

Data Port       : zero
Clock Port      : clk
Rise            : 4.471
Fall            : 4.649
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+--------------------------------------------------------------------------------+
Clock               : Worst-case Slack
Setup               : -10.849
Hold                : 0.325
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -3.000

Clock               :  clk
Setup               : -10.849
Hold                : 0.325
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -3.000

Clock               : Design-wide TNS
Setup               : -559.3
Hold                : 0.0
Recovery            : 0.0
Removal             : 0.0
Minimum Pulse Width : -949.698

Clock               :  clk
Setup               : -559.300
Hold                : 0.000
Recovery            : N/A
Removal             : N/A
Minimum Pulse Width : -949.698
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------------------------------------------------------------------+
Data Port       : a[*]
Clock Port      : clk
Rise            : 4.199
Fall            : 4.708
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[0]
Clock Port      : clk
Rise            : 3.329
Fall            : 3.799
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[1]
Clock Port      : clk
Rise            : 3.495
Fall            : 3.965
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[2]
Clock Port      : clk
Rise            : 2.695
Fall            : 3.146
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[3]
Clock Port      : clk
Rise            : 2.906
Fall            : 3.341
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[4]
Clock Port      : clk
Rise            : 2.553
Fall            : 3.031
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[5]
Clock Port      : clk
Rise            : 3.250
Fall            : 3.631
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[6]
Clock Port      : clk
Rise            : 3.365
Fall            : 3.823
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[7]
Clock Port      : clk
Rise            : 3.362
Fall            : 3.919
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[8]
Clock Port      : clk
Rise            : 3.075
Fall            : 3.544
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[9]
Clock Port      : clk
Rise            : 4.199
Fall            : 4.708
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[10]
Clock Port      : clk
Rise            : 2.554
Fall            : 3.001
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[11]
Clock Port      : clk
Rise            : 3.561
Fall            : 4.008
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[12]
Clock Port      : clk
Rise            : 4.147
Fall            : 4.636
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[13]
Clock Port      : clk
Rise            : 2.661
Fall            : 3.019
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[14]
Clock Port      : clk
Rise            : 2.567
Fall            : 3.042
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[15]
Clock Port      : clk
Rise            : 2.842
Fall            : 3.302
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[16]
Clock Port      : clk
Rise            : 2.772
Fall            : 3.239
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[17]
Clock Port      : clk
Rise            : 3.339
Fall            : 3.742
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[18]
Clock Port      : clk
Rise            : 3.186
Fall            : 3.640
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[19]
Clock Port      : clk
Rise            : 3.345
Fall            : 3.768
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[20]
Clock Port      : clk
Rise            : 2.681
Fall            : 3.087
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[21]
Clock Port      : clk
Rise            : 3.577
Fall            : 4.061
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[22]
Clock Port      : clk
Rise            : 3.083
Fall            : 3.521
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[23]
Clock Port      : clk
Rise            : 2.466
Fall            : 2.839
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[24]
Clock Port      : clk
Rise            : 2.959
Fall            : 3.436
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[25]
Clock Port      : clk
Rise            : 2.427
Fall            : 2.801
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[26]
Clock Port      : clk
Rise            : 3.098
Fall            : 3.567
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[27]
Clock Port      : clk
Rise            : 2.853
Fall            : 3.258
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[28]
Clock Port      : clk
Rise            : 2.743
Fall            : 3.202
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[29]
Clock Port      : clk
Rise            : 3.188
Fall            : 3.600
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[30]
Clock Port      : clk
Rise            : 3.211
Fall            : 3.690
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[31]
Clock Port      : clk
Rise            : 3.363
Fall            : 3.843
Clock Edge      : Rise
Clock Reference : clk

Data Port       : b[*]
Clock Port      : clk
Rise            : 4.235
Fall            : 4.719
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[0]
Clock Port      : clk
Rise            : 4.034
Fall            : 4.591
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[1]
Clock Port      : clk
Rise            : 2.731
Fall            : 3.230
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[2]
Clock Port      : clk
Rise            : 3.330
Fall            : 3.796
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[3]
Clock Port      : clk
Rise            : 2.769
Fall            : 3.236
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[4]
Clock Port      : clk
Rise            : 3.131
Fall            : 3.577
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[5]
Clock Port      : clk
Rise            : 2.220
Fall            : 2.593
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[6]
Clock Port      : clk
Rise            : 3.191
Fall            : 3.707
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[7]
Clock Port      : clk
Rise            : 2.206
Fall            : 2.604
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[8]
Clock Port      : clk
Rise            : 2.622
Fall            : 2.950
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[9]
Clock Port      : clk
Rise            : 2.625
Fall            : 3.111
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[10]
Clock Port      : clk
Rise            : 3.122
Fall            : 3.594
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[11]
Clock Port      : clk
Rise            : 2.803
Fall            : 3.208
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[12]
Clock Port      : clk
Rise            : 3.982
Fall            : 4.397
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[13]
Clock Port      : clk
Rise            : 3.950
Fall            : 4.502
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[14]
Clock Port      : clk
Rise            : 3.120
Fall            : 3.607
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[15]
Clock Port      : clk
Rise            : 2.728
Fall            : 3.206
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[16]
Clock Port      : clk
Rise            : 3.661
Fall            : 4.205
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[17]
Clock Port      : clk
Rise            : 3.108
Fall            : 3.567
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[18]
Clock Port      : clk
Rise            : 2.702
Fall            : 3.070
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[19]
Clock Port      : clk
Rise            : 2.678
Fall            : 3.109
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[20]
Clock Port      : clk
Rise            : 3.531
Fall            : 4.038
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[21]
Clock Port      : clk
Rise            : 4.235
Fall            : 4.719
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[22]
Clock Port      : clk
Rise            : 3.483
Fall            : 3.950
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[23]
Clock Port      : clk
Rise            : 2.695
Fall            : 3.124
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[24]
Clock Port      : clk
Rise            : 3.530
Fall            : 4.052
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[25]
Clock Port      : clk
Rise            : 3.773
Fall            : 4.321
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[26]
Clock Port      : clk
Rise            : 3.027
Fall            : 3.502
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[27]
Clock Port      : clk
Rise            : 2.703
Fall            : 3.063
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[28]
Clock Port      : clk
Rise            : 2.994
Fall            : 3.387
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[29]
Clock Port      : clk
Rise            : 2.779
Fall            : 3.179
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[30]
Clock Port      : clk
Rise            : 2.512
Fall            : 2.942
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[31]
Clock Port      : clk
Rise            : 3.204
Fall            : 3.703
Clock Edge      : Rise
Clock Reference : clk

Data Port       : op[*]
Clock Port      : clk
Rise            : 2.762
Fall            : 3.241
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[0]
Clock Port      : clk
Rise            : 0.364
Fall            : 0.495
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[1]
Clock Port      : clk
Rise            : 2.762
Fall            : 3.241
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[2]
Clock Port      : clk
Rise            : 1.871
Fall            : 2.280
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[3]
Clock Port      : clk
Rise            : -0.331
Fall            : -0.061
Clock Edge      : Rise
Clock Reference : clk

Data Port       : shamt[*]
Clock Port      : clk
Rise            : 2.897
Fall            : 3.377
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[0]
Clock Port      : clk
Rise            : 2.684
Fall            : 3.177
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[1]
Clock Port      : clk
Rise            : 2.629
Fall            : 3.099
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[2]
Clock Port      : clk
Rise            : 2.724
Fall            : 3.228
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[3]
Clock Port      : clk
Rise            : 2.515
Fall            : 2.949
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[4]
Clock Port      : clk
Rise            : 2.897
Fall            : 3.377
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Hold Times                                                                     ;
+--------------------------------------------------------------------------------+
Data Port       : a[*]
Clock Port      : clk
Rise            : -0.589
Fall            : -1.172
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[0]
Clock Port      : clk
Rise            : -1.066
Fall            : -1.735
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[1]
Clock Port      : clk
Rise            : -0.865
Fall            : -1.522
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[2]
Clock Port      : clk
Rise            : -0.816
Fall            : -1.441
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[3]
Clock Port      : clk
Rise            : -0.607
Fall            : -1.197
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[4]
Clock Port      : clk
Rise            : -0.875
Fall            : -1.553
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[5]
Clock Port      : clk
Rise            : -0.846
Fall            : -1.500
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[6]
Clock Port      : clk
Rise            : -1.251
Fall            : -1.978
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[7]
Clock Port      : clk
Rise            : -1.112
Fall            : -1.833
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[8]
Clock Port      : clk
Rise            : -0.781
Fall            : -1.388
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[9]
Clock Port      : clk
Rise            : -1.284
Fall            : -2.007
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[10]
Clock Port      : clk
Rise            : -0.649
Fall            : -1.301
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[11]
Clock Port      : clk
Rise            : -1.084
Fall            : -1.790
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[12]
Clock Port      : clk
Rise            : -1.153
Fall            : -1.866
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[13]
Clock Port      : clk
Rise            : -0.589
Fall            : -1.172
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[14]
Clock Port      : clk
Rise            : -0.822
Fall            : -1.500
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[15]
Clock Port      : clk
Rise            : -0.756
Fall            : -1.375
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[16]
Clock Port      : clk
Rise            : -0.897
Fall            : -1.569
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[17]
Clock Port      : clk
Rise            : -1.069
Fall            : -1.771
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[18]
Clock Port      : clk
Rise            : -0.947
Fall            : -1.589
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[19]
Clock Port      : clk
Rise            : -1.024
Fall            : -1.697
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[20]
Clock Port      : clk
Rise            : -0.749
Fall            : -1.410
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[21]
Clock Port      : clk
Rise            : -1.263
Fall            : -1.987
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[22]
Clock Port      : clk
Rise            : -0.841
Fall            : -1.509
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[23]
Clock Port      : clk
Rise            : -0.770
Fall            : -1.420
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[24]
Clock Port      : clk
Rise            : -0.914
Fall            : -1.598
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[25]
Clock Port      : clk
Rise            : -0.752
Fall            : -1.372
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[26]
Clock Port      : clk
Rise            : -0.950
Fall            : -1.611
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[27]
Clock Port      : clk
Rise            : -0.629
Fall            : -1.289
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[28]
Clock Port      : clk
Rise            : -0.811
Fall            : -1.434
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[29]
Clock Port      : clk
Rise            : -0.843
Fall            : -1.451
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[30]
Clock Port      : clk
Rise            : -0.952
Fall            : -1.608
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  a[31]
Clock Port      : clk
Rise            : -1.224
Fall            : -1.905
Clock Edge      : Rise
Clock Reference : clk

Data Port       : b[*]
Clock Port      : clk
Rise            : -0.526
Fall            : -1.102
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[0]
Clock Port      : clk
Rise            : -1.341
Fall            : -2.083
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[1]
Clock Port      : clk
Rise            : -0.990
Fall            : -1.687
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[2]
Clock Port      : clk
Rise            : -1.236
Fall            : -1.917
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[3]
Clock Port      : clk
Rise            : -0.803
Fall            : -1.454
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[4]
Clock Port      : clk
Rise            : -1.082
Fall            : -1.771
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[5]
Clock Port      : clk
Rise            : -0.635
Fall            : -1.232
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[6]
Clock Port      : clk
Rise            : -0.904
Fall            : -1.585
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[7]
Clock Port      : clk
Rise            : -0.526
Fall            : -1.102
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[8]
Clock Port      : clk
Rise            : -0.662
Fall            : -1.254
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[9]
Clock Port      : clk
Rise            : -0.725
Fall            : -1.329
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[10]
Clock Port      : clk
Rise            : -0.742
Fall            : -1.401
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[11]
Clock Port      : clk
Rise            : -0.710
Fall            : -1.318
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[12]
Clock Port      : clk
Rise            : -1.109
Fall            : -1.810
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[13]
Clock Port      : clk
Rise            : -1.229
Fall            : -1.955
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[14]
Clock Port      : clk
Rise            : -1.020
Fall            : -1.681
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[15]
Clock Port      : clk
Rise            : -1.029
Fall            : -1.701
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[16]
Clock Port      : clk
Rise            : -1.241
Fall            : -1.961
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[17]
Clock Port      : clk
Rise            : -1.004
Fall            : -1.649
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[18]
Clock Port      : clk
Rise            : -0.903
Fall            : -1.553
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[19]
Clock Port      : clk
Rise            : -0.772
Fall            : -1.387
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[20]
Clock Port      : clk
Rise            : -1.148
Fall            : -1.829
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[21]
Clock Port      : clk
Rise            : -1.207
Fall            : -1.882
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[22]
Clock Port      : clk
Rise            : -0.989
Fall            : -1.647
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[23]
Clock Port      : clk
Rise            : -0.690
Fall            : -1.320
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[24]
Clock Port      : clk
Rise            : -0.972
Fall            : -1.631
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[25]
Clock Port      : clk
Rise            : -1.184
Fall            : -1.858
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[26]
Clock Port      : clk
Rise            : -0.945
Fall            : -1.603
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[27]
Clock Port      : clk
Rise            : -0.642
Fall            : -1.209
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[28]
Clock Port      : clk
Rise            : -0.782
Fall            : -1.411
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[29]
Clock Port      : clk
Rise            : -0.767
Fall            : -1.357
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[30]
Clock Port      : clk
Rise            : -0.816
Fall            : -1.450
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  b[31]
Clock Port      : clk
Rise            : -1.065
Fall            : -1.735
Clock Edge      : Rise
Clock Reference : clk

Data Port       : op[*]
Clock Port      : clk
Rise            : 1.076
Fall            : 1.011
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[0]
Clock Port      : clk
Rise            : 0.015
Fall            : -0.057
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[1]
Clock Port      : clk
Rise            : -1.128
Fall            : -1.828
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[2]
Clock Port      : clk
Rise            : -0.689
Fall            : -1.316
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  op[3]
Clock Port      : clk
Rise            : 1.076
Fall            : 1.011
Clock Edge      : Rise
Clock Reference : clk

Data Port       : shamt[*]
Clock Port      : clk
Rise            : -1.006
Fall            : -1.682
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[0]
Clock Port      : clk
Rise            : -1.074
Fall            : -1.775
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[1]
Clock Port      : clk
Rise            : -1.038
Fall            : -1.730
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[2]
Clock Port      : clk
Rise            : -1.109
Fall            : -1.819
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[3]
Clock Port      : clk
Rise            : -1.006
Fall            : -1.682
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  shamt[4]
Clock Port      : clk
Rise            : -1.199
Fall            : -1.913
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------------------------------------------------------------------+
Data Port       : hi[*]
Clock Port      : clk
Rise            : 11.342
Fall            : 11.257
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[0]
Clock Port      : clk
Rise            : 8.767
Fall            : 8.802
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[1]
Clock Port      : clk
Rise            : 9.136
Fall            : 9.165
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[2]
Clock Port      : clk
Rise            : 8.753
Fall            : 8.827
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[3]
Clock Port      : clk
Rise            : 8.566
Fall            : 8.643
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[4]
Clock Port      : clk
Rise            : 10.727
Fall            : 10.830
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[5]
Clock Port      : clk
Rise            : 8.867
Fall            : 8.926
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[6]
Clock Port      : clk
Rise            : 8.047
Fall            : 8.001
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[7]
Clock Port      : clk
Rise            : 8.033
Fall            : 7.974
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[8]
Clock Port      : clk
Rise            : 7.729
Fall            : 7.713
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[9]
Clock Port      : clk
Rise            : 7.473
Fall            : 7.478
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[10]
Clock Port      : clk
Rise            : 8.722
Fall            : 8.719
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[11]
Clock Port      : clk
Rise            : 8.322
Fall            : 8.313
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[12]
Clock Port      : clk
Rise            : 8.069
Fall            : 8.071
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[13]
Clock Port      : clk
Rise            : 8.559
Fall            : 8.607
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[14]
Clock Port      : clk
Rise            : 8.796
Fall            : 8.838
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[15]
Clock Port      : clk
Rise            : 8.323
Fall            : 8.437
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[16]
Clock Port      : clk
Rise            : 8.007
Fall            : 7.951
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[17]
Clock Port      : clk
Rise            : 8.392
Fall            : 8.436
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[18]
Clock Port      : clk
Rise            : 9.505
Fall            : 9.449
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[19]
Clock Port      : clk
Rise            : 11.342
Fall            : 11.246
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[20]
Clock Port      : clk
Rise            : 8.127
Fall            : 8.136
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[21]
Clock Port      : clk
Rise            : 8.774
Fall            : 8.725
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[22]
Clock Port      : clk
Rise            : 9.474
Fall            : 9.519
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[23]
Clock Port      : clk
Rise            : 8.163
Fall            : 8.172
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[24]
Clock Port      : clk
Rise            : 11.134
Fall            : 11.257
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[25]
Clock Port      : clk
Rise            : 8.981
Fall            : 8.998
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[26]
Clock Port      : clk
Rise            : 9.361
Fall            : 9.424
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[27]
Clock Port      : clk
Rise            : 9.766
Fall            : 9.767
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[28]
Clock Port      : clk
Rise            : 8.476
Fall            : 8.436
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[29]
Clock Port      : clk
Rise            : 8.455
Fall            : 8.426
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[30]
Clock Port      : clk
Rise            : 10.247
Fall            : 10.348
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[31]
Clock Port      : clk
Rise            : 8.188
Fall            : 8.176
Clock Edge      : Rise
Clock Reference : clk

Data Port       : lo[*]
Clock Port      : clk
Rise            : 10.929
Fall            : 10.820
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[0]
Clock Port      : clk
Rise            : 8.204
Fall            : 8.171
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[1]
Clock Port      : clk
Rise            : 8.736
Fall            : 8.857
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[2]
Clock Port      : clk
Rise            : 10.623
Fall            : 10.522
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[3]
Clock Port      : clk
Rise            : 10.645
Fall            : 10.550
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[4]
Clock Port      : clk
Rise            : 8.470
Fall            : 8.423
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[5]
Clock Port      : clk
Rise            : 8.511
Fall            : 8.564
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[6]
Clock Port      : clk
Rise            : 8.140
Fall            : 8.180
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[7]
Clock Port      : clk
Rise            : 10.929
Fall            : 10.820
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[8]
Clock Port      : clk
Rise            : 8.283
Fall            : 8.353
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[9]
Clock Port      : clk
Rise            : 8.058
Fall            : 8.034
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[10]
Clock Port      : clk
Rise            : 7.740
Fall            : 7.714
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[11]
Clock Port      : clk
Rise            : 8.133
Fall            : 8.081
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[12]
Clock Port      : clk
Rise            : 8.481
Fall            : 8.450
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[13]
Clock Port      : clk
Rise            : 8.388
Fall            : 8.325
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[14]
Clock Port      : clk
Rise            : 9.254
Fall            : 9.382
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[15]
Clock Port      : clk
Rise            : 9.695
Fall            : 9.885
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[16]
Clock Port      : clk
Rise            : 8.594
Fall            : 8.663
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[17]
Clock Port      : clk
Rise            : 8.524
Fall            : 8.497
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[18]
Clock Port      : clk
Rise            : 8.298
Fall            : 8.291
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[19]
Clock Port      : clk
Rise            : 8.126
Fall            : 8.056
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[20]
Clock Port      : clk
Rise            : 8.870
Fall            : 8.952
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[21]
Clock Port      : clk
Rise            : 7.828
Fall            : 7.811
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[22]
Clock Port      : clk
Rise            : 7.754
Fall            : 7.763
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[23]
Clock Port      : clk
Rise            : 8.608
Fall            : 8.669
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[24]
Clock Port      : clk
Rise            : 8.487
Fall            : 8.430
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[25]
Clock Port      : clk
Rise            : 7.864
Fall            : 7.867
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[26]
Clock Port      : clk
Rise            : 9.687
Fall            : 9.723
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[27]
Clock Port      : clk
Rise            : 9.501
Fall            : 9.603
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[28]
Clock Port      : clk
Rise            : 8.122
Fall            : 8.080
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[29]
Clock Port      : clk
Rise            : 9.322
Fall            : 9.356
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[30]
Clock Port      : clk
Rise            : 8.164
Fall            : 8.149
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[31]
Clock Port      : clk
Rise            : 7.980
Fall            : 7.946
Clock Edge      : Rise
Clock Reference : clk

Data Port       : zero
Clock Port      : clk
Rise            : 8.798
Fall            : 8.876
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------------------------------------------------------------------+
Data Port       : hi[*]
Clock Port      : clk
Rise            : 3.838
Fall            : 3.949
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[0]
Clock Port      : clk
Rise            : 4.409
Fall            : 4.605
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[1]
Clock Port      : clk
Rise            : 4.617
Fall            : 4.849
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[2]
Clock Port      : clk
Rise            : 4.442
Fall            : 4.653
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[3]
Clock Port      : clk
Rise            : 4.347
Fall            : 4.554
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[4]
Clock Port      : clk
Rise            : 5.353
Fall            : 5.693
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[5]
Clock Port      : clk
Rise            : 4.462
Fall            : 4.680
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[6]
Clock Port      : clk
Rise            : 4.071
Fall            : 4.203
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[7]
Clock Port      : clk
Rise            : 4.047
Fall            : 4.184
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[8]
Clock Port      : clk
Rise            : 3.909
Fall            : 4.025
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[9]
Clock Port      : clk
Rise            : 3.838
Fall            : 3.949
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[10]
Clock Port      : clk
Rise            : 4.398
Fall            : 4.588
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[11]
Clock Port      : clk
Rise            : 4.184
Fall            : 4.338
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[12]
Clock Port      : clk
Rise            : 4.085
Fall            : 4.226
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[13]
Clock Port      : clk
Rise            : 4.337
Fall            : 4.523
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[14]
Clock Port      : clk
Rise            : 4.446
Fall            : 4.643
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[15]
Clock Port      : clk
Rise            : 4.258
Fall            : 4.463
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[16]
Clock Port      : clk
Rise            : 4.044
Fall            : 4.176
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[17]
Clock Port      : clk
Rise            : 4.250
Fall            : 4.422
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[18]
Clock Port      : clk
Rise            : 4.758
Fall            : 4.954
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[19]
Clock Port      : clk
Rise            : 5.645
Fall            : 5.941
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[20]
Clock Port      : clk
Rise            : 4.082
Fall            : 4.212
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[21]
Clock Port      : clk
Rise            : 4.413
Fall            : 4.553
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[22]
Clock Port      : clk
Rise            : 4.708
Fall            : 4.914
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[23]
Clock Port      : clk
Rise            : 4.106
Fall            : 4.248
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[24]
Clock Port      : clk
Rise            : 5.805
Fall            : 6.098
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[25]
Clock Port      : clk
Rise            : 4.493
Fall            : 4.680
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[26]
Clock Port      : clk
Rise            : 4.695
Fall            : 4.906
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[27]
Clock Port      : clk
Rise            : 4.876
Fall            : 5.117
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[28]
Clock Port      : clk
Rise            : 4.246
Fall            : 4.380
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[29]
Clock Port      : clk
Rise            : 4.229
Fall            : 4.362
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[30]
Clock Port      : clk
Rise            : 5.394
Fall            : 5.620
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  hi[31]
Clock Port      : clk
Rise            : 4.135
Fall            : 4.252
Clock Edge      : Rise
Clock Reference : clk

Data Port       : lo[*]
Clock Port      : clk
Rise            : 3.922
Fall            : 4.036
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[0]
Clock Port      : clk
Rise            : 4.127
Fall            : 4.288
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[1]
Clock Port      : clk
Rise            : 4.443
Fall            : 4.665
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[2]
Clock Port      : clk
Rise            : 5.354
Fall            : 5.623
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[3]
Clock Port      : clk
Rise            : 5.341
Fall            : 5.616
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[4]
Clock Port      : clk
Rise            : 4.302
Fall            : 4.449
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[5]
Clock Port      : clk
Rise            : 4.300
Fall            : 4.482
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[6]
Clock Port      : clk
Rise            : 4.133
Fall            : 4.299
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[7]
Clock Port      : clk
Rise            : 5.495
Fall            : 5.787
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[8]
Clock Port      : clk
Rise            : 4.205
Fall            : 4.378
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[9]
Clock Port      : clk
Rise            : 4.095
Fall            : 4.229
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[10]
Clock Port      : clk
Rise            : 3.922
Fall            : 4.036
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[11]
Clock Port      : clk
Rise            : 4.113
Fall            : 4.249
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[12]
Clock Port      : clk
Rise            : 4.260
Fall            : 4.441
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[13]
Clock Port      : clk
Rise            : 4.194
Fall            : 4.357
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[14]
Clock Port      : clk
Rise            : 4.654
Fall            : 4.900
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[15]
Clock Port      : clk
Rise            : 5.158
Fall            : 5.398
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[16]
Clock Port      : clk
Rise            : 4.372
Fall            : 4.565
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[17]
Clock Port      : clk
Rise            : 4.294
Fall            : 4.471
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[18]
Clock Port      : clk
Rise            : 4.193
Fall            : 4.335
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[19]
Clock Port      : clk
Rise            : 4.076
Fall            : 4.196
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[20]
Clock Port      : clk
Rise            : 4.509
Fall            : 4.741
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[21]
Clock Port      : clk
Rise            : 3.962
Fall            : 4.086
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[22]
Clock Port      : clk
Rise            : 3.940
Fall            : 4.080
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[23]
Clock Port      : clk
Rise            : 4.367
Fall            : 4.558
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[24]
Clock Port      : clk
Rise            : 4.292
Fall            : 4.454
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[25]
Clock Port      : clk
Rise            : 3.998
Fall            : 4.154
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[26]
Clock Port      : clk
Rise            : 5.122
Fall            : 5.313
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[27]
Clock Port      : clk
Rise            : 4.768
Fall            : 5.028
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[28]
Clock Port      : clk
Rise            : 4.126
Fall            : 4.255
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[29]
Clock Port      : clk
Rise            : 4.909
Fall            : 5.082
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[30]
Clock Port      : clk
Rise            : 4.128
Fall            : 4.252
Clock Edge      : Rise
Clock Reference : clk

Data Port       :  lo[31]
Clock Port      : clk
Rise            : 4.041
Fall            : 4.165
Clock Edge      : Rise
Clock Reference : clk

Data Port       : zero
Clock Port      : clk
Rise            : 4.471
Fall            : 4.649
Clock Edge      : Rise
Clock Reference : clk
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                  ;
+--------------------------------------------------------------------------------+
Pin                     : hi[0]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[1]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[2]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[3]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[4]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[5]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[6]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[7]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[8]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[9]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[10]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[11]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[12]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[13]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[14]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[15]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[16]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[17]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[18]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[19]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[20]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[21]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[22]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[23]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[24]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[25]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[26]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[27]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[28]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[29]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[30]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : hi[31]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[0]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[1]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[2]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[3]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[4]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[5]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[6]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[7]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[8]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[9]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[10]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[11]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[12]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[13]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[14]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[15]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[16]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[17]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[18]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[19]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[20]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[21]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[22]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[23]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[24]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[25]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[26]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[27]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[28]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[29]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[30]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : lo[31]
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : zero
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : ~ALTERA_DCLK~
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a

Pin                     : ~ALTERA_nCEO~
I/O Standard            : 2.5 V
Near Tline Length       : 0 in
Near Tline L per Length : 0 H/in
Near Tline C per Length : 0 F/in
Near Series R           : short
Near Differential R     : -
Near Pull-up R          : open
Near Pull-down R        : open
Near C                  : open
Far Tline Length        : 0 in
Far Tline L per Length  : 0 H/in
Far Tline C per Length  : 0 F/in
Far Series R            : short
Far Pull-up R           : open
Far Pull-down R         : open
Far C                   : open
Termination Voltage     : 0 V
Far Differential R      : -
EBD File Name           : n/a
EBD Signal Name         : n/a
EBD Far-end             : n/a
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Input Transition Times                                                         ;
+--------------------------------------------------------------------------------+
Pin             : clk
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : op[0]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : op[3]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : op[1]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : op[2]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[0]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : shamt[3]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : shamt[2]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : shamt[0]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : shamt[1]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : shamt[4]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[29]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[28]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[31]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[30]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[27]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[25]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[26]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[24]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[23]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[21]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[22]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[20]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[19]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[17]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[18]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[16]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[1]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[3]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[2]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[7]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[6]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[5]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[4]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[15]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[13]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[14]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[12]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[11]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[9]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[10]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : b[8]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[0]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[31]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[30]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[29]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[28]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[27]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[26]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[25]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[24]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[23]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[22]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[21]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[20]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[19]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[18]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[17]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[16]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[15]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[14]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[13]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[12]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[11]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[10]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[9]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[8]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[7]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[6]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[5]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[4]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[3]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[2]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : a[1]
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_ASDO_DATA1~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_FLASH_nCE_nCSO~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps

Pin             : ~ALTERA_DATA0~
I/O Standard    : 2.5 V
10-90 Rise Time : 2000 ps
90-10 Fall Time : 2000 ps
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                ;
+--------------------------------------------------------------------------------+
Pin                                  : hi[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[16]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[17]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[18]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[19]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[20]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[21]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[22]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[23]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[24]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00496 V
Ringback Voltage on Rise at FPGA Pin : 0.223 V
Ringback Voltage on Fall at FPGA Pin : 0.086 V
10-90 Rise Time at FPGA Pin          : 2.9e-09 s
90-10 Fall Time at FPGA Pin          : 2.73e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00496 V
Ringback Voltage on Rise at Far-end  : 0.223 V
Ringback Voltage on Fall at Far-end  : 0.086 V
10-90 Rise Time at Far-end           : 2.9e-09 s
90-10 Fall Time at Far-end           : 2.73e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[25]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[26]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[27]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[28]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[29]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[30]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00467 V
Ringback Voltage on Rise at FPGA Pin : 0.226 V
Ringback Voltage on Fall at FPGA Pin : 0.087 V
10-90 Rise Time at FPGA Pin          : 2.91e-09 s
90-10 Fall Time at FPGA Pin          : 2.74e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00467 V
Ringback Voltage on Rise at Far-end  : 0.226 V
Ringback Voltage on Fall at Far-end  : 0.087 V
10-90 Rise Time at Far-end           : 2.91e-09 s
90-10 Fall Time at Far-end           : 2.74e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[31]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00467 V
Ringback Voltage on Rise at FPGA Pin : 0.226 V
Ringback Voltage on Fall at FPGA Pin : 0.087 V
10-90 Rise Time at FPGA Pin          : 2.91e-09 s
90-10 Fall Time at FPGA Pin          : 2.74e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00467 V
Ringback Voltage on Rise at Far-end  : 0.226 V
Ringback Voltage on Fall at Far-end  : 0.087 V
10-90 Rise Time at Far-end           : 2.91e-09 s
90-10 Fall Time at Far-end           : 2.74e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[16]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[17]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[18]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[19]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[20]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[21]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[22]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[23]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[24]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[25]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[26]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00467 V
Ringback Voltage on Rise at FPGA Pin : 0.226 V
Ringback Voltage on Fall at FPGA Pin : 0.087 V
10-90 Rise Time at FPGA Pin          : 2.91e-09 s
90-10 Fall Time at FPGA Pin          : 2.74e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00467 V
Ringback Voltage on Rise at Far-end  : 0.226 V
Ringback Voltage on Fall at Far-end  : 0.087 V
10-90 Rise Time at Far-end           : 2.91e-09 s
90-10 Fall Time at Far-end           : 2.74e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[27]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[28]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[29]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00496 V
Ringback Voltage on Rise at FPGA Pin : 0.223 V
Ringback Voltage on Fall at FPGA Pin : 0.086 V
10-90 Rise Time at FPGA Pin          : 2.9e-09 s
90-10 Fall Time at FPGA Pin          : 2.73e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00496 V
Ringback Voltage on Rise at Far-end  : 0.223 V
Ringback Voltage on Fall at Far-end  : 0.086 V
10-90 Rise Time at Far-end           : 2.9e-09 s
90-10 Fall Time at Far-end           : 2.73e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[30]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.07e-09 V
Voh Max at FPGA Pin                  : 2.37 V
Vol Min at FPGA Pin                  : -0.00994 V
Ringback Voltage on Rise at FPGA Pin : 0.186 V
Ringback Voltage on Fall at FPGA Pin : 0.028 V
10-90 Rise Time at FPGA Pin          : 4.98e-10 s
90-10 Fall Time at FPGA Pin          : 4.96e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.07e-09 V
Voh Max at Far-end                   : 2.37 V
Vol Min at Far-end                   : -0.00994 V
Ringback Voltage on Rise at Far-end  : 0.186 V
Ringback Voltage on Fall at Far-end  : 0.028 V
10-90 Rise Time at Far-end           : 4.98e-10 s
90-10 Fall Time at Far-end           : 4.96e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[31]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : zero
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.49e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00552 V
Ringback Voltage on Rise at FPGA Pin : 0.096 V
Ringback Voltage on Fall at FPGA Pin : 0.019 V
10-90 Rise Time at FPGA Pin          : 4.18e-10 s
90-10 Fall Time at FPGA Pin          : 3.59e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.49e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00552 V
Ringback Voltage on Rise at Far-end  : 0.096 V
Ringback Voltage on Fall at Far-end  : 0.019 V
10-90 Rise Time at Far-end           : 4.18e-10 s
90-10 Fall Time at Far-end           : 3.59e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 2.67e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.0485 V
Ringback Voltage on Rise at FPGA Pin : 0.167 V
Ringback Voltage on Fall at FPGA Pin : 0.096 V
10-90 Rise Time at FPGA Pin          : 2.95e-10 s
90-10 Fall Time at FPGA Pin          : 2.73e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 2.67e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.0485 V
Ringback Voltage on Rise at Far-end  : 0.167 V
Ringback Voltage on Fall at Far-end  : 0.096 V
10-90 Rise Time at Far-end           : 2.95e-10 s
90-10 Fall Time at Far-end           : 2.73e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.18e-09 V
Voh Max at FPGA Pin                  : 2.38 V
Vol Min at FPGA Pin                  : -0.00483 V
Ringback Voltage on Rise at FPGA Pin : 0.152 V
Ringback Voltage on Fall at FPGA Pin : 0.012 V
10-90 Rise Time at FPGA Pin          : 4.81e-10 s
90-10 Fall Time at FPGA Pin          : 6.29e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.18e-09 V
Voh Max at Far-end                   : 2.38 V
Vol Min at Far-end                   : -0.00483 V
Ringback Voltage on Rise at Far-end  : 0.152 V
Ringback Voltage on Fall at Far-end  : 0.012 V
10-90 Rise Time at Far-end           : 4.81e-10 s
90-10 Fall Time at Far-end           : 6.29e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                               ;
+--------------------------------------------------------------------------------+
Pin                                  : hi[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[16]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[17]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[18]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[19]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[20]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[21]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[22]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[23]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[24]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00269 V
Ringback Voltage on Rise at FPGA Pin : 0.13 V
Ringback Voltage on Fall at FPGA Pin : 0.055 V
10-90 Rise Time at FPGA Pin          : 3.54e-09 s
90-10 Fall Time at FPGA Pin          : 3.29e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00269 V
Ringback Voltage on Rise at Far-end  : 0.13 V
Ringback Voltage on Fall at Far-end  : 0.055 V
10-90 Rise Time at Far-end           : 3.54e-09 s
90-10 Fall Time at Far-end           : 3.29e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[25]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[26]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[27]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[28]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[29]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[30]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00265 V
Ringback Voltage on Rise at FPGA Pin : 0.133 V
Ringback Voltage on Fall at FPGA Pin : 0.056 V
10-90 Rise Time at FPGA Pin          : 3.55e-09 s
90-10 Fall Time at FPGA Pin          : 3.31e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00265 V
Ringback Voltage on Rise at Far-end  : 0.133 V
Ringback Voltage on Fall at Far-end  : 0.056 V
10-90 Rise Time at Far-end           : 3.55e-09 s
90-10 Fall Time at Far-end           : 3.31e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[31]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00265 V
Ringback Voltage on Rise at FPGA Pin : 0.133 V
Ringback Voltage on Fall at FPGA Pin : 0.056 V
10-90 Rise Time at FPGA Pin          : 3.55e-09 s
90-10 Fall Time at FPGA Pin          : 3.31e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00265 V
Ringback Voltage on Rise at Far-end  : 0.133 V
Ringback Voltage on Fall at Far-end  : 0.056 V
10-90 Rise Time at Far-end           : 3.55e-09 s
90-10 Fall Time at Far-end           : 3.31e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[16]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[17]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[18]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[19]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[20]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[21]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[22]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[23]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[24]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[25]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[26]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00265 V
Ringback Voltage on Rise at FPGA Pin : 0.133 V
Ringback Voltage on Fall at FPGA Pin : 0.056 V
10-90 Rise Time at FPGA Pin          : 3.55e-09 s
90-10 Fall Time at FPGA Pin          : 3.31e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00265 V
Ringback Voltage on Rise at Far-end  : 0.133 V
Ringback Voltage on Fall at Far-end  : 0.056 V
10-90 Rise Time at Far-end           : 3.55e-09 s
90-10 Fall Time at Far-end           : 3.31e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[27]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[28]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[29]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.33 V
Vol Min at FPGA Pin                  : -0.00269 V
Ringback Voltage on Rise at FPGA Pin : 0.13 V
Ringback Voltage on Fall at FPGA Pin : 0.055 V
10-90 Rise Time at FPGA Pin          : 3.54e-09 s
90-10 Fall Time at FPGA Pin          : 3.29e-09 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.33 V
Vol Min at Far-end                   : -0.00269 V
Ringback Voltage on Rise at Far-end  : 0.13 V
Ringback Voltage on Fall at Far-end  : 0.055 V
10-90 Rise Time at Far-end           : 3.54e-09 s
90-10 Fall Time at Far-end           : 3.29e-09 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[30]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 4.67e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00942 V
Ringback Voltage on Rise at FPGA Pin : 0.116 V
Ringback Voltage on Fall at FPGA Pin : 0.033 V
10-90 Rise Time at FPGA Pin          : 6.66e-10 s
90-10 Fall Time at FPGA Pin          : 6.27e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 4.67e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00942 V
Ringback Voltage on Rise at Far-end  : 0.116 V
Ringback Voltage on Fall at Far-end  : 0.033 V
10-90 Rise Time at Far-end           : 6.66e-10 s
90-10 Fall Time at Far-end           : 6.27e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[31]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : zero
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.92e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00996 V
Ringback Voltage on Rise at FPGA Pin : 0.121 V
Ringback Voltage on Fall at FPGA Pin : 0.03 V
10-90 Rise Time at FPGA Pin          : 4.64e-10 s
90-10 Fall Time at FPGA Pin          : 4.47e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.92e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00996 V
Ringback Voltage on Rise at Far-end  : 0.121 V
Ringback Voltage on Fall at Far-end  : 0.03 V
10-90 Rise Time at Far-end           : 4.64e-10 s
90-10 Fall Time at Far-end           : 4.47e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 3.75e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.0109 V
Ringback Voltage on Rise at FPGA Pin : 0.084 V
Ringback Voltage on Fall at FPGA Pin : 0.027 V
10-90 Rise Time at FPGA Pin          : 4.31e-10 s
90-10 Fall Time at FPGA Pin          : 3.61e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 3.75e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.0109 V
Ringback Voltage on Rise at Far-end  : 0.084 V
Ringback Voltage on Fall at Far-end  : 0.027 V
10-90 Rise Time at Far-end           : 4.31e-10 s
90-10 Fall Time at Far-end           : 3.61e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.32 V
Steady State Vol at FPGA Pin         : 6.15e-07 V
Voh Max at FPGA Pin                  : 2.35 V
Vol Min at FPGA Pin                  : -0.00712 V
Ringback Voltage on Rise at FPGA Pin : 0.093 V
Ringback Voltage on Fall at FPGA Pin : 0.02 V
10-90 Rise Time at FPGA Pin          : 6.21e-10 s
90-10 Fall Time at FPGA Pin          : 7.9e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.32 V
Steady State Vol at Far-end          : 6.15e-07 V
Voh Max at Far-end                   : 2.35 V
Vol Min at Far-end                   : -0.00712 V
Ringback Voltage on Rise at Far-end  : 0.093 V
Ringback Voltage on Fall at Far-end  : 0.02 V
10-90 Rise Time at Far-end           : 6.21e-10 s
90-10 Fall Time at Far-end           : 7.9e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                ;
+--------------------------------------------------------------------------------+
Pin                                  : hi[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[16]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[17]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[18]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[19]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[20]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[21]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[22]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[23]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[24]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.64 V
Vol Min at FPGA Pin                  : -0.0117 V
Ringback Voltage on Rise at FPGA Pin : 0.202 V
Ringback Voltage on Fall at FPGA Pin : 0.176 V
10-90 Rise Time at FPGA Pin          : 2.38e-09 s
90-10 Fall Time at FPGA Pin          : 2.22e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.64 V
Vol Min at Far-end                   : -0.0117 V
Ringback Voltage on Rise at Far-end  : 0.202 V
Ringback Voltage on Fall at Far-end  : 0.176 V
10-90 Rise Time at Far-end           : 2.38e-09 s
90-10 Fall Time at Far-end           : 2.22e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[25]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[26]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[27]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[28]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[29]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[30]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.64 V
Vol Min at FPGA Pin                  : -0.0113 V
Ringback Voltage on Rise at FPGA Pin : 0.208 V
Ringback Voltage on Fall at FPGA Pin : 0.179 V
10-90 Rise Time at FPGA Pin          : 2.38e-09 s
90-10 Fall Time at FPGA Pin          : 2.23e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.64 V
Vol Min at Far-end                   : -0.0113 V
Ringback Voltage on Rise at Far-end  : 0.208 V
Ringback Voltage on Fall at Far-end  : 0.179 V
10-90 Rise Time at Far-end           : 2.38e-09 s
90-10 Fall Time at Far-end           : 2.23e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : hi[31]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[0]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[1]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[2]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[3]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[4]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[5]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[6]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[7]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[8]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[9]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[10]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[11]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[12]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[13]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[14]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[15]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.64 V
Vol Min at FPGA Pin                  : -0.0113 V
Ringback Voltage on Rise at FPGA Pin : 0.208 V
Ringback Voltage on Fall at FPGA Pin : 0.179 V
10-90 Rise Time at FPGA Pin          : 2.38e-09 s
90-10 Fall Time at FPGA Pin          : 2.23e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.64 V
Vol Min at Far-end                   : -0.0113 V
Ringback Voltage on Rise at Far-end  : 0.208 V
Ringback Voltage on Fall at Far-end  : 0.179 V
10-90 Rise Time at Far-end           : 2.38e-09 s
90-10 Fall Time at Far-end           : 2.23e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[16]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[17]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[18]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[19]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[20]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[21]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[22]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[23]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[24]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[25]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[26]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.64 V
Vol Min at FPGA Pin                  : -0.0113 V
Ringback Voltage on Rise at FPGA Pin : 0.208 V
Ringback Voltage on Fall at FPGA Pin : 0.179 V
10-90 Rise Time at FPGA Pin          : 2.38e-09 s
90-10 Fall Time at FPGA Pin          : 2.23e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.64 V
Vol Min at Far-end                   : -0.0113 V
Ringback Voltage on Rise at Far-end  : 0.208 V
Ringback Voltage on Fall at Far-end  : 0.179 V
10-90 Rise Time at Far-end           : 2.38e-09 s
90-10 Fall Time at Far-end           : 2.23e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[27]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[28]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[29]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.64 V
Vol Min at FPGA Pin                  : -0.0117 V
Ringback Voltage on Rise at FPGA Pin : 0.202 V
Ringback Voltage on Fall at FPGA Pin : 0.176 V
10-90 Rise Time at FPGA Pin          : 2.38e-09 s
90-10 Fall Time at FPGA Pin          : 2.22e-09 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.64 V
Vol Min at Far-end                   : -0.0117 V
Ringback Voltage on Rise at Far-end  : 0.202 V
Ringback Voltage on Fall at Far-end  : 0.176 V
10-90 Rise Time at Far-end           : 2.38e-09 s
90-10 Fall Time at Far-end           : 2.22e-09 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[30]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.74e-08 V
Voh Max at FPGA Pin                  : 2.71 V
Vol Min at FPGA Pin                  : -0.0317 V
Ringback Voltage on Rise at FPGA Pin : 0.148 V
Ringback Voltage on Fall at FPGA Pin : 0.064 V
10-90 Rise Time at FPGA Pin          : 4.51e-10 s
90-10 Fall Time at FPGA Pin          : 4.15e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.74e-08 V
Voh Max at Far-end                   : 2.71 V
Vol Min at Far-end                   : -0.0317 V
Ringback Voltage on Rise at Far-end  : 0.148 V
Ringback Voltage on Fall at Far-end  : 0.064 V
10-90 Rise Time at Far-end           : 4.51e-10 s
90-10 Fall Time at Far-end           : 4.15e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes

Pin                                  : lo[31]
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : zero
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 4.05e-08 V
Voh Max at FPGA Pin                  : 2.72 V
Vol Min at FPGA Pin                  : -0.0349 V
Ringback Voltage on Rise at FPGA Pin : 0.173 V
Ringback Voltage on Fall at FPGA Pin : 0.1 V
10-90 Rise Time at FPGA Pin          : 2.72e-10 s
90-10 Fall Time at FPGA Pin          : 2.69e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 4.05e-08 V
Voh Max at Far-end                   : 2.72 V
Vol Min at Far-end                   : -0.0349 V
Ringback Voltage on Rise at Far-end  : 0.173 V
Ringback Voltage on Fall at Far-end  : 0.1 V
10-90 Rise Time at Far-end           : 2.72e-10 s
90-10 Fall Time at Far-end           : 2.69e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_DCLK~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 2.22e-08 V
Voh Max at FPGA Pin                  : 2.74 V
Vol Min at FPGA Pin                  : -0.06 V
Ringback Voltage on Rise at FPGA Pin : 0.158 V
Ringback Voltage on Fall at FPGA Pin : 0.08 V
10-90 Rise Time at FPGA Pin          : 2.68e-10 s
90-10 Fall Time at FPGA Pin          : 2.19e-10 s
Monotonic Rise at FPGA Pin           : Yes
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 2.22e-08 V
Voh Max at Far-end                   : 2.74 V
Vol Min at Far-end                   : -0.06 V
Ringback Voltage on Rise at Far-end  : 0.158 V
Ringback Voltage on Fall at Far-end  : 0.08 V
10-90 Rise Time at Far-end           : 2.68e-10 s
90-10 Fall Time at Far-end           : 2.19e-10 s
Monotonic Rise at Far-end            : Yes
Monotonic Fall at Far-end            : Yes

Pin                                  : ~ALTERA_nCEO~
I/O Standard                         : 2.5 V
Board Delay on Rise                  : 0 s
Board Delay on Fall                  : 0 s
Steady State Voh at FPGA Pin         : 2.62 V
Steady State Vol at FPGA Pin         : 3.54e-08 V
Voh Max at FPGA Pin                  : 2.7 V
Vol Min at FPGA Pin                  : -0.00943 V
Ringback Voltage on Rise at FPGA Pin : 0.276 V
Ringback Voltage on Fall at FPGA Pin : 0.035 V
10-90 Rise Time at FPGA Pin          : 3.19e-10 s
90-10 Fall Time at FPGA Pin          : 4.99e-10 s
Monotonic Rise at FPGA Pin           : No
Monotonic Fall at FPGA Pin           : Yes
Steady State Voh at Far-end          : 2.62 V
Steady State Vol at Far-end          : 3.54e-08 V
Voh Max at Far-end                   : 2.7 V
Vol Min at Far-end                   : -0.00943 V
Ringback Voltage on Rise at Far-end  : 0.276 V
Ringback Voltage on Fall at Far-end  : 0.035 V
10-90 Rise Time at Far-end           : 3.19e-10 s
90-10 Fall Time at Far-end           : 4.99e-10 s
Monotonic Rise at Far-end            : No
Monotonic Fall at Far-end            : Yes
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Setup Transfers                                                                ;
+--------------------------------------------------------------------------------+
From Clock : clk
To Clock   : clk
RR Paths   : 2115292
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------+
; Hold Transfers                                                                 ;
+--------------------------------------------------------------------------------+
From Clock : clk
To Clock   : clk
RR Paths   : 2115292
FR Paths   : 0
RF Paths   : 0
FF Paths   : 0
+--------------------------------------------------------------------------------+

Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+--------------------------------------------------------------------------------+
; Unconstrained Paths                                                            ;
+--------------------------------------------------------------------------------+
Property : Illegal Clocks
Setup    : 0
Hold     : 0

Property : Unconstrained Clocks
Setup    : 0
Hold     : 0

Property : Unconstrained Input Ports
Setup    : 73
Hold     : 73

Property : Unconstrained Input Port Paths
Setup    : 329
Hold     : 329

Property : Unconstrained Output Ports
Setup    : 65
Hold     : 65

Property : Unconstrained Output Port Paths
Setup    : 65
Hold     : 65
+--------------------------------------------------------------------------------+



+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Fri Sep 30 17:30:05 2016
Info: Command: quartus_sta the_project -c the_project
Info: qsta_default_script.tcl version: #4
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC1.sdc'
Warning (332174): Ignored filter at SDC1.sdc(1): CLOCK_50 could not be matched with a port
Warning (332049): Ignored create_clock at SDC1.sdc(1): Argument <targets> is an empty collection
    Info (332050): create_clock -name CLOCK_50 -period 20 [get_ports CLOCK_50]
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.849
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.849      -559.300 clk 
Info (332146): Worst-case hold slack is 0.703
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.703         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -949.698 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -9.623      -501.970 clk 
Info (332146): Worst-case hold slack is 0.642
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.642         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -948.330 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -4.997
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.997      -250.267 clk 
Info (332146): Worst-case hold slack is 0.325
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.325         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -427.746 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 438 megabytes
    Info: Processing ended: Fri Sep 30 17:30:09 2016
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


