OpenROAD v2.0-4194-g9d55eaa0c 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/cts/13-resizer_timing.def
[INFO ODB-0128] Design: fft_dit
[INFO ODB-0130]     Created 534 pins.
[INFO ODB-0131]     Created 15261 components and 79924 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 50558 connections.
[INFO ODB-0133]     Created 9853 nets and 29366 connections.
[INFO ODB-0134] Finished DEF file: /home/icpedia/Desktop/OpenLane/designs/fft_dit/runs/assignment/RUN_2025.08.22_00.24.08/tmp/cts/13-resizer_timing.def
###############################################################################
# Created by write_sdc
# Fri Aug 22 00:26:27 2025
###############################################################################
current_design fft_dit
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 25.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty -setup 0.2000 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {enable}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {rst}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_0[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_1[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_2[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_3[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_4[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_5[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_6[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_i_7[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_0[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_1[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_2[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_3[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_4[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_5[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_6[9]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[0]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[10]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[11]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[12]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[13]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[14]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[15]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[1]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[2]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[3]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[4]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[5]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[6]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[7]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[8]}]
set_input_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {x_r_7[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {finish}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_0[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_1[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_2[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_3[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_4[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_5[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_6[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_i_7[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_0[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_1[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_2[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_3[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_4[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_5[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_6[9]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[0]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[10]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[11]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[12]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[13]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[14]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[15]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[16]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[1]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[2]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[3]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[4]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[5]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[6]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[7]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[8]}]
set_output_delay 5.0000 -clock [get_clocks {clk}] -add_delay [get_ports {y_r_7[9]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {finish}]
set_load -pin_load 0.0334 [get_ports {y_i_0[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_0[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_1[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_2[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_3[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_4[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_5[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_6[0]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[16]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[15]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[14]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[13]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[12]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[11]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[10]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[9]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[8]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[7]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[6]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[5]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[4]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[3]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[2]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[1]}]
set_load -pin_load 0.0334 [get_ports {y_i_7[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_0[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_1[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_2[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_3[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_4[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_5[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_6[0]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[16]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[15]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[14]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[13]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[12]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[11]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[10]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[9]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[8]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[7]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[6]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[5]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[4]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[3]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[2]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[1]}]
set_load -pin_load 0.0334 [get_ports {y_r_7[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {enable}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {rst}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_0[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_1[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_2[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_3[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_4[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_5[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_6[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_i_7[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_0[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_1[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_2[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_3[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_4[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_5[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_6[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[15]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[14]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[13]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[12]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[11]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[10]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[9]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[8]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[7]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[6]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[5]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[4]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {x_r_7[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 52.0000 [current_design]
[INFO]: Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO]: Setting signal max routing layer to: met5 and clock max routing layer to met5. 
-congestion_iterations 100 -verbose
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 25%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0019] Found 170 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 27
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 15070

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal     147920         87508          40.84%
met2       Vertical       110940         81674          26.38%
met3       Horizontal      73960         52105          29.55%
met4       Vertical        44376         29418          33.71%
met5       Horizontal      14792          7395          50.01%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 38128
[INFO GRT-0198] Via related Steiner nodes: 876
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 43770
[INFO GRT-0112] Final usage 3D: 196289

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1             87508         30463           34.81%             0 /  0 /  0
met2             81674         30754           37.65%             0 /  0 /  0
met3             52105          2147            4.12%             0 /  0 /  0
met4             29418          1615            5.49%             0 /  0 /  0
met5              7395             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total           258100         64979           25.18%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 605778 um
[INFO GRT-0014] Routed nets: 9853
[INFO]: Setting RC values...
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL          431665.7 u
legalized HPWL         438611.9 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 3938 instances
[INFO DPL-0021] HPWL before          438611.9 u
[INFO DPL-0022] HPWL after           431665.7 u
[INFO DPL-0023] HPWL delta               -1.6 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: rst (input port clocked by clk)
Endpoint: _15800_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.01    0.00    5.01 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.10    5.10 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.11 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.13    5.23 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.24 v _14862_/A (sky130_fd_sc_hd__buf_8)
                  0.05    0.14    5.37 v _14862_/X (sky130_fd_sc_hd__buf_8)
    10    0.06                           _01862_ (net)
                  0.05    0.00    5.37 v _14880_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    5.42 ^ _14880_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01570_ (net)
                  0.03    0.00    5.42 ^ _15800_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  5.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.36 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.89 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_2_0_clk (net)
                  0.05    0.00    0.89 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.19    0.25    1.14 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.11                           clknet_4_4_0_clk (net)
                  0.19    0.00    1.14 ^ clkbuf_leaf_38_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.19    1.34 ^ clkbuf_leaf_38_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_leaf_38_clk (net)
                  0.06    0.00    1.34 ^ _15800_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    1.34   clock reconvergence pessimism
                          0.32    1.66   library removal time
                                  1.66   data required time
-----------------------------------------------------------------------------
                                  1.66   data required time
                                 -5.42   data arrival time
-----------------------------------------------------------------------------
                                  3.76   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15801_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.01    0.00    5.01 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.10    5.10 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.11 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.13    5.23 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.24 v _14862_/A (sky130_fd_sc_hd__buf_8)
                  0.05    0.14    5.37 v _14862_/X (sky130_fd_sc_hd__buf_8)
    10    0.06                           _01862_ (net)
                  0.05    0.00    5.37 v _14881_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    5.42 ^ _14881_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01571_ (net)
                  0.03    0.00    5.42 ^ _15801_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  5.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.36 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.89 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_2_0_clk (net)
                  0.05    0.00    0.89 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.19    0.25    1.14 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.11                           clknet_4_4_0_clk (net)
                  0.19    0.00    1.14 ^ clkbuf_leaf_38_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.19    1.34 ^ clkbuf_leaf_38_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_leaf_38_clk (net)
                  0.06    0.00    1.34 ^ _15801_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    1.34   clock reconvergence pessimism
                          0.32    1.66   library removal time
                                  1.66   data required time
-----------------------------------------------------------------------------
                                  1.66   data required time
                                 -5.42   data arrival time
-----------------------------------------------------------------------------
                                  3.76   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15796_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.01    0.00    5.01 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.10    5.10 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.11 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.13    5.23 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.24 v _14862_/A (sky130_fd_sc_hd__buf_8)
                  0.05    0.14    5.37 v _14862_/X (sky130_fd_sc_hd__buf_8)
    10    0.06                           _01862_ (net)
                  0.05    0.00    5.37 v _14876_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    5.42 ^ _14876_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01566_ (net)
                  0.03    0.00    5.42 ^ _15796_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  5.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.36 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.89 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_2_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.18    1.08 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     5    0.05                           clknet_4_5_0_clk (net)
                  0.10    0.00    1.08 ^ clkbuf_leaf_42_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    1.23 ^ clkbuf_leaf_42_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_42_clk (net)
                  0.04    0.00    1.23 ^ _15796_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    1.23   clock reconvergence pessimism
                          0.32    1.55   library removal time
                                  1.55   data required time
-----------------------------------------------------------------------------
                                  1.55   data required time
                                 -5.42   data arrival time
-----------------------------------------------------------------------------
                                  3.87   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15799_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.01    0.00    5.01 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.10    5.10 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.11 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.13    5.23 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.24 v _14862_/A (sky130_fd_sc_hd__buf_8)
                  0.05    0.14    5.37 v _14862_/X (sky130_fd_sc_hd__buf_8)
    10    0.06                           _01862_ (net)
                  0.05    0.00    5.37 v _14879_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    5.42 ^ _14879_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01569_ (net)
                  0.03    0.00    5.42 ^ _15799_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  5.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.36 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.89 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_2_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.18    1.08 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     5    0.05                           clknet_4_5_0_clk (net)
                  0.10    0.00    1.08 ^ clkbuf_leaf_42_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    1.23 ^ clkbuf_leaf_42_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_42_clk (net)
                  0.04    0.00    1.23 ^ _15799_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    1.23   clock reconvergence pessimism
                          0.32    1.55   library removal time
                                  1.55   data required time
-----------------------------------------------------------------------------
                                  1.55   data required time
                                 -5.42   data arrival time
-----------------------------------------------------------------------------
                                  3.87   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15797_ (removal check against rising-edge clock clk)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.01    0.00    5.01 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.10    5.10 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.11 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.13    5.23 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.24 v _14862_/A (sky130_fd_sc_hd__buf_8)
                  0.05    0.14    5.37 v _14862_/X (sky130_fd_sc_hd__buf_8)
    10    0.06                           _01862_ (net)
                  0.05    0.00    5.37 v _14877_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    5.42 ^ _14877_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01567_ (net)
                  0.03    0.00    5.42 ^ _15797_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  5.42   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.36 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.89 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_2_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.18    1.08 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     5    0.05                           clknet_4_5_0_clk (net)
                  0.10    0.00    1.08 ^ clkbuf_leaf_42_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    1.23 ^ clkbuf_leaf_42_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_42_clk (net)
                  0.04    0.00    1.23 ^ _15797_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    1.23   clock reconvergence pessimism
                          0.32    1.55   library removal time
                                  1.55   data required time
-----------------------------------------------------------------------------
                                  1.55   data required time
                                 -5.42   data arrival time
-----------------------------------------------------------------------------
                                  3.87   slack (MET)


Startpoint: _15558_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15559_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.15    0.15 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.33 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11    0.44 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.44 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12    0.56 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00    0.56 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.69 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_0_0_clk (net)
                  0.05    0.00    0.69 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12    0.81 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_0_0_clk (net)
                  0.05    0.00    0.81 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.20    0.24    1.05 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    11    0.12                           clknet_4_1_0_clk (net)
                  0.20    0.00    1.05 ^ clkbuf_leaf_6_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    1.23 ^ clkbuf_leaf_6_clk/X (sky130_fd_sc_hd__clkbuf_16)
    10    0.03                           clknet_leaf_6_clk (net)
                  0.05    0.00    1.23 ^ _15558_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.04    0.30    1.53 ^ _15558_/Q (sky130_fd_sc_hd__dfrtp_1)
     1    0.00                           finish_pipe[1] (net)
                  0.04    0.00    1.53 ^ _15559_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.36 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00    0.62 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_0_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.90 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_0_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.20    0.26    1.16 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    11    0.12                           clknet_4_1_0_clk (net)
                  0.20    0.00    1.16 ^ clkbuf_leaf_7_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.20    1.36 ^ clkbuf_leaf_7_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_leaf_7_clk (net)
                  0.06    0.00    1.36 ^ _15559_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.11    1.25   clock reconvergence pessimism
                         -0.03    1.21   library hold time
                                  1.21   data required time
-----------------------------------------------------------------------------
                                  1.21   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _15557_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15558_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.15    0.15 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.33 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11    0.44 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.44 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12    0.56 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00    0.56 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.69 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_0_0_clk (net)
                  0.05    0.00    0.69 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12    0.81 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_0_0_clk (net)
                  0.05    0.00    0.81 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.20    0.24    1.05 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    11    0.12                           clknet_4_1_0_clk (net)
                  0.20    0.00    1.05 ^ clkbuf_leaf_6_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    1.23 ^ clkbuf_leaf_6_clk/X (sky130_fd_sc_hd__clkbuf_16)
    10    0.03                           clknet_leaf_6_clk (net)
                  0.05    0.00    1.23 ^ _15557_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.05    0.30    1.53 ^ _15557_/Q (sky130_fd_sc_hd__dfrtp_1)
     1    0.00                           finish_pipe[0] (net)
                  0.05    0.00    1.53 ^ _15558_/D (sky130_fd_sc_hd__dfrtp_1)
                                  1.53   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.36 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00    0.62 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_0_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.90 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_0_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.20    0.26    1.16 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    11    0.12                           clknet_4_1_0_clk (net)
                  0.20    0.00    1.16 ^ clkbuf_leaf_6_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    1.35 ^ clkbuf_leaf_6_clk/X (sky130_fd_sc_hd__clkbuf_16)
    10    0.03                           clknet_leaf_6_clk (net)
                  0.05    0.00    1.35 ^ _15558_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    1.23   clock reconvergence pessimism
                         -0.03    1.19   library hold time
                                  1.19   data required time
-----------------------------------------------------------------------------
                                  1.19   data required time
                                 -1.53   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: _15559_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15560_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.15    0.15 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.33 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11    0.44 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.44 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12    0.56 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00    0.56 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.69 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_0_0_clk (net)
                  0.05    0.00    0.69 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12    0.81 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_0_0_clk (net)
                  0.05    0.00    0.81 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.20    0.24    1.05 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    11    0.12                           clknet_4_1_0_clk (net)
                  0.20    0.00    1.05 ^ clkbuf_leaf_7_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.18    1.23 ^ clkbuf_leaf_7_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_leaf_7_clk (net)
                  0.06    0.00    1.23 ^ _15559_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.06    0.32    1.55 ^ _15559_/Q (sky130_fd_sc_hd__dfrtp_1)
     1    0.01                           finish_pipe[2] (net)
                  0.06    0.00    1.55 ^ _15560_/D (sky130_fd_sc_hd__dfrtp_4)
                                  1.55   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.36 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00    0.62 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_0_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.90 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_0_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.20    0.26    1.16 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    11    0.12                           clknet_4_1_0_clk (net)
                  0.20    0.00    1.16 ^ clkbuf_leaf_7_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.06    0.20    1.36 ^ clkbuf_leaf_7_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_leaf_7_clk (net)
                  0.06    0.00    1.36 ^ _15560_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.13    1.23   clock reconvergence pessimism
                         -0.04    1.19   library hold time
                                  1.19   data required time
-----------------------------------------------------------------------------
                                  1.19   data required time
                                 -1.55   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)


Startpoint: _15561_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15284_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.15    0.15 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.33 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11    0.44 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.44 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12    0.56 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00    0.56 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.69 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_0_0_clk (net)
                  0.05    0.00    0.69 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12    0.81 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_0_0_clk (net)
                  0.05    0.00    0.81 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.17    0.21    1.02 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     9    0.10                           clknet_4_0_0_clk (net)
                  0.17    0.00    1.02 ^ clkbuf_leaf_12_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.16    1.18 ^ clkbuf_leaf_12_clk/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.02                           clknet_leaf_12_clk (net)
                  0.04    0.00    1.18 ^ _15561_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.13    0.39    1.57 ^ _15561_/Q (sky130_fd_sc_hd__dfrtp_2)
     6    0.02                           stg1_i_7[0] (net)
                  0.13    0.00    1.58 ^ _07924_/A (sky130_fd_sc_hd__xor2_1)
                  0.04    0.09    1.66 v _07924_/X (sky130_fd_sc_hd__xor2_1)
     1    0.00                           _00119_ (net)
                  0.04    0.00    1.66 v _15284_/D (sky130_fd_sc_hd__dfrtp_4)
                                  1.66   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.36 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00    0.62 ^ clkbuf_2_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_0_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.90 ^ clkbuf_3_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_0_0_clk (net)
                  0.05    0.00    0.90 ^ clkbuf_4_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.20    0.26    1.16 ^ clkbuf_4_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    11    0.12                           clknet_4_1_0_clk (net)
                  0.20    0.00    1.16 ^ clkbuf_leaf_27_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    1.36 ^ clkbuf_leaf_27_clk/X (sky130_fd_sc_hd__clkbuf_16)
    11    0.03                           clknet_leaf_27_clk (net)
                  0.05    0.00    1.36 ^ _15284_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.09    1.27   clock reconvergence pessimism
                         -0.04    1.23   library hold time
                                  1.23   data required time
-----------------------------------------------------------------------------
                                  1.23   data required time
                                 -1.66   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: _15477_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _15218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.15    0.15 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18    0.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.33 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11    0.44 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_1_0_clk (net)
                  0.03    0.00    0.44 ^ clkbuf_1_1_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12    0.56 ^ clkbuf_1_1_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_1_1_clk (net)
                  0.05    0.00    0.56 ^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.69 ^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_3_0_clk (net)
                  0.05    0.00    0.69 ^ clkbuf_3_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12    0.81 ^ clkbuf_3_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_6_0_clk (net)
                  0.05    0.00    0.81 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.19    0.23    1.04 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    11    0.11                           clknet_4_12_0_clk (net)
                  0.19    0.00    1.04 ^ clkbuf_leaf_86_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.17    1.21 ^ clkbuf_leaf_86_clk/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.02                           clknet_leaf_86_clk (net)
                  0.04    0.00    1.21 ^ _15477_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.18    0.40    1.61 ^ _15477_/Q (sky130_fd_sc_hd__dfrtp_1)
     5    0.02                           stg1_i_2[0] (net)
                  0.18    0.00    1.61 ^ _07914_/B (sky130_fd_sc_hd__xor2_1)
                  0.04    0.09    1.70 v _07914_/X (sky130_fd_sc_hd__xor2_1)
     1    0.00                           _00102_ (net)
                  0.04    0.00    1.70 v _15218_/D (sky130_fd_sc_hd__dfrtp_4)
                                  1.70   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.36 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.89 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_3_0_clk (net)
                  0.05    0.00    0.89 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.19    0.25    1.14 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.11                           clknet_4_6_0_clk (net)
                  0.19    0.00    1.14 ^ clkbuf_leaf_56_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.19    1.33 ^ clkbuf_leaf_56_clk/X (sky130_fd_sc_hd__clkbuf_16)
     9    0.03                           clknet_leaf_56_clk (net)
                  0.05    0.00    1.33 ^ _15218_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.03    1.30   clock reconvergence pessimism
                         -0.04    1.26   library hold time
                                  1.26   data required time
-----------------------------------------------------------------------------
                                  1.26   data required time
                                 -1.70   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: rst (input port clocked by clk)
Endpoint: _15666_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.01    0.00    5.01 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.11    5.12 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.12 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    5.26 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.26 v repeater816/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.16    5.42 v repeater816/X (sky130_fd_sc_hd__buf_6)
     6    0.07                           net816 (net)
                  0.07    0.01    5.43 v _14641_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.22    5.65 v _14641_/X (sky130_fd_sc_hd__buf_4)
    10    0.06                           _01850_ (net)
                  0.08    0.00    5.65 v _14722_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.15    5.80 v _14722_/X (sky130_fd_sc_hd__buf_6)
     3    0.03                           _01855_ (net)
                  0.04    0.00    5.81 v repeater668/A (sky130_fd_sc_hd__buf_6)
                  0.06    0.15    5.96 v repeater668/X (sky130_fd_sc_hd__buf_6)
     7    0.05                           net668 (net)
                  0.06    0.01    5.96 v repeater666/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.17    6.13 v repeater666/X (sky130_fd_sc_hd__buf_6)
     9    0.07                           net666 (net)
                  0.07    0.01    6.14 v _14739_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    6.20 ^ _14739_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01436_ (net)
                  0.03    0.00    6.20 ^ _15666_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  6.20   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock source latency
                  0.22    0.15   25.15 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00   25.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18   25.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00   25.33 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11   25.44 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_1_0_clk (net)
                  0.03    0.00   25.44 ^ clkbuf_1_1_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.56 ^ clkbuf_1_1_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_1_1_clk (net)
                  0.05    0.00   25.56 ^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13   25.69 ^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_3_0_clk (net)
                  0.05    0.00   25.69 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.81 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_7_0_clk (net)
                  0.05    0.00   25.81 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.14    0.19   26.00 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.07                           clknet_4_15_0_clk (net)
                  0.14    0.00   26.00 ^ _15666_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.20   25.80   clock uncertainty
                          0.00   25.80   clock reconvergence pessimism
                          0.26   26.06   library recovery time
                                 26.06   data required time
-----------------------------------------------------------------------------
                                 26.06   data required time
                                 -6.20   data arrival time
-----------------------------------------------------------------------------
                                 19.86   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15382_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.01    0.00    5.01 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.11    5.12 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.12 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    5.26 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.26 v repeater816/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.16    5.42 v repeater816/X (sky130_fd_sc_hd__buf_6)
     6    0.07                           net816 (net)
                  0.07    0.01    5.43 v _14239_/A (sky130_fd_sc_hd__buf_8)
                  0.08    0.19    5.62 v _14239_/X (sky130_fd_sc_hd__buf_8)
    10    0.10                           _07371_ (net)
                  0.08    0.01    5.62 v _14420_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.16    5.78 v _14420_/X (sky130_fd_sc_hd__buf_6)
     4    0.03                           _01838_ (net)
                  0.04    0.00    5.78 v repeater685/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.16    5.94 v repeater685/X (sky130_fd_sc_hd__buf_6)
     9    0.07                           net685 (net)
                  0.07    0.01    5.95 v repeater684/A (sky130_fd_sc_hd__buf_6)
                  0.06    0.17    6.12 v repeater684/X (sky130_fd_sc_hd__buf_6)
     8    0.05                           net684 (net)
                  0.06    0.01    6.12 v _14438_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    6.18 ^ _14438_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01152_ (net)
                  0.03    0.00    6.18 ^ _15382_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  6.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock source latency
                  0.22    0.15   25.15 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00   25.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18   25.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00   25.33 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11   25.44 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_1_0_clk (net)
                  0.03    0.00   25.44 ^ clkbuf_1_1_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.56 ^ clkbuf_1_1_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_1_1_clk (net)
                  0.05    0.00   25.56 ^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13   25.69 ^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_3_0_clk (net)
                  0.05    0.00   25.69 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.81 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_7_0_clk (net)
                  0.05    0.00   25.81 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.14    0.19   26.00 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.07                           clknet_4_15_0_clk (net)
                  0.14    0.00   26.00 ^ _15382_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.20   25.80   clock uncertainty
                          0.00   25.80   clock reconvergence pessimism
                          0.26   26.06   library recovery time
                                 26.06   data required time
-----------------------------------------------------------------------------
                                 26.06   data required time
                                 -6.18   data arrival time
-----------------------------------------------------------------------------
                                 19.89   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15426_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.01    0.00    5.01 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.11    5.12 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.12 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    5.26 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.26 v repeater816/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.16    5.42 v repeater816/X (sky130_fd_sc_hd__buf_6)
     6    0.07                           net816 (net)
                  0.07    0.01    5.43 v _14440_/A (sky130_fd_sc_hd__buf_6)
                  0.08    0.19    5.62 v _14440_/X (sky130_fd_sc_hd__buf_6)
    10    0.08                           _01839_ (net)
                  0.08    0.00    5.62 v _14481_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.16    5.78 v _14481_/X (sky130_fd_sc_hd__buf_6)
     3    0.03                           _01842_ (net)
                  0.04    0.00    5.78 v repeater683/A (sky130_fd_sc_hd__buf_6)
                  0.06    0.16    5.93 v repeater683/X (sky130_fd_sc_hd__buf_6)
     8    0.06                           net683 (net)
                  0.06    0.01    5.94 v repeater682/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.18    6.12 v repeater682/X (sky130_fd_sc_hd__buf_6)
    10    0.07                           net682 (net)
                  0.07    0.00    6.12 v _14486_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    6.18 ^ _14486_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01196_ (net)
                  0.03    0.00    6.18 ^ _15426_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  6.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock source latency
                  0.22    0.15   25.15 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00   25.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18   25.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00   25.33 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11   25.44 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00   25.44 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.56 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00   25.56 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13   25.69 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00   25.69 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.81 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_2_0_clk (net)
                  0.05    0.00   25.81 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.16   25.97 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     5    0.05                           clknet_4_5_0_clk (net)
                  0.10    0.00   25.97 ^ clkbuf_leaf_40_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14   26.11 ^ clkbuf_leaf_40_clk/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.02                           clknet_leaf_40_clk (net)
                  0.04    0.00   26.11 ^ _15426_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.20   25.91   clock uncertainty
                          0.00   25.91   clock reconvergence pessimism
                          0.22   26.13   library recovery time
                                 26.13   data required time
-----------------------------------------------------------------------------
                                 26.13   data required time
                                 -6.18   data arrival time
-----------------------------------------------------------------------------
                                 19.95   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15438_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.01    0.00    5.01 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.11    5.12 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.12 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    5.26 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.26 v repeater816/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.16    5.42 v repeater816/X (sky130_fd_sc_hd__buf_6)
     6    0.07                           net816 (net)
                  0.07    0.01    5.43 v _14440_/A (sky130_fd_sc_hd__buf_6)
                  0.08    0.19    5.62 v _14440_/X (sky130_fd_sc_hd__buf_6)
    10    0.08                           _01839_ (net)
                  0.08    0.00    5.62 v _14481_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.16    5.78 v _14481_/X (sky130_fd_sc_hd__buf_6)
     3    0.03                           _01842_ (net)
                  0.04    0.00    5.78 v repeater683/A (sky130_fd_sc_hd__buf_6)
                  0.06    0.16    5.93 v repeater683/X (sky130_fd_sc_hd__buf_6)
     8    0.06                           net683 (net)
                  0.06    0.01    5.94 v repeater682/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.18    6.12 v repeater682/X (sky130_fd_sc_hd__buf_6)
    10    0.07                           net682 (net)
                  0.07    0.00    6.12 v _14498_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    6.18 ^ _14498_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01208_ (net)
                  0.03    0.00    6.18 ^ _15438_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  6.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock source latency
                  0.22    0.15   25.15 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00   25.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18   25.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00   25.33 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11   25.44 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00   25.44 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.56 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00   25.56 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13   25.69 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00   25.69 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.81 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_2_0_clk (net)
                  0.05    0.00   25.81 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.16   25.97 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     5    0.05                           clknet_4_5_0_clk (net)
                  0.10    0.00   25.97 ^ clkbuf_leaf_40_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14   26.11 ^ clkbuf_leaf_40_clk/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.02                           clknet_leaf_40_clk (net)
                  0.04    0.00   26.11 ^ _15438_/CLK (sky130_fd_sc_hd__dfrtp_4)
                         -0.20   25.91   clock uncertainty
                          0.00   25.91   clock reconvergence pessimism
                          0.22   26.13   library recovery time
                                 26.13   data required time
-----------------------------------------------------------------------------
                                 26.13   data required time
                                 -6.18   data arrival time
-----------------------------------------------------------------------------
                                 19.95   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _15431_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.01    0.00    5.01 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.11    5.12 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.12 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    5.26 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.26 v repeater816/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.16    5.42 v repeater816/X (sky130_fd_sc_hd__buf_6)
     6    0.07                           net816 (net)
                  0.07    0.01    5.43 v _14440_/A (sky130_fd_sc_hd__buf_6)
                  0.08    0.19    5.62 v _14440_/X (sky130_fd_sc_hd__buf_6)
    10    0.08                           _01839_ (net)
                  0.08    0.00    5.62 v _14481_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.16    5.78 v _14481_/X (sky130_fd_sc_hd__buf_6)
     3    0.03                           _01842_ (net)
                  0.04    0.00    5.78 v repeater683/A (sky130_fd_sc_hd__buf_6)
                  0.06    0.16    5.93 v repeater683/X (sky130_fd_sc_hd__buf_6)
     8    0.06                           net683 (net)
                  0.06    0.01    5.94 v repeater682/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.18    6.12 v repeater682/X (sky130_fd_sc_hd__buf_6)
    10    0.07                           net682 (net)
                  0.07    0.00    6.12 v _14491_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    6.18 ^ _14491_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01201_ (net)
                  0.03    0.00    6.18 ^ _15431_/RESET_B (sky130_fd_sc_hd__dfrtp_2)
                                  6.18   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock source latency
                  0.22    0.15   25.15 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00   25.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18   25.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00   25.33 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11   25.44 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00   25.44 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.56 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00   25.56 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13   25.69 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00   25.69 ^ clkbuf_3_2_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.81 ^ clkbuf_3_2_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_2_0_clk (net)
                  0.05    0.00   25.81 ^ clkbuf_4_5_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.10    0.16   25.97 ^ clkbuf_4_5_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     5    0.05                           clknet_4_5_0_clk (net)
                  0.10    0.00   25.97 ^ clkbuf_leaf_40_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.14   26.11 ^ clkbuf_leaf_40_clk/X (sky130_fd_sc_hd__clkbuf_16)
     6    0.02                           clknet_leaf_40_clk (net)
                  0.04    0.00   26.11 ^ _15431_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.20   25.91   clock uncertainty
                          0.00   25.91   clock reconvergence pessimism
                          0.22   26.13   library recovery time
                                 26.13   data required time
-----------------------------------------------------------------------------
                                 26.13   data required time
                                 -6.18   data arrival time
-----------------------------------------------------------------------------
                                 19.96   slack (MET)


Startpoint: _15710_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: y_r_4[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.36 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.89 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_3_0_clk (net)
                  0.05    0.00    0.89 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.19    0.25    1.14 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.11                           clknet_4_6_0_clk (net)
                  0.19    0.00    1.14 ^ clkbuf_leaf_55_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.19    1.33 ^ clkbuf_leaf_55_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_55_clk (net)
                  0.05    0.00    1.33 ^ _15710_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.42    1.75 v _15710_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           stg3_r_0[1] (net)
                  0.08    0.00    1.75 v _10718_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.09    0.21    1.97 ^ _10718_/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           _04490_ (net)
                  0.09    0.00    1.97 ^ _10720_/A (sky130_fd_sc_hd__nand2_1)
                  0.09    0.11    2.08 v _10720_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _04492_ (net)
                  0.09    0.00    2.08 v _11249_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.21    2.28 v _11249_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04909_ (net)
                  0.06    0.00    2.28 v _11252_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.23    0.25    2.54 ^ _11252_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04911_ (net)
                  0.23    0.00    2.54 ^ _11255_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    2.76 ^ _11255_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04913_ (net)
                  0.18    0.00    2.77 ^ _11257_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    2.88 v _11257_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04914_ (net)
                  0.07    0.00    2.88 v _11260_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.18    0.20    3.07 ^ _11260_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04917_ (net)
                  0.18    0.00    3.07 ^ _11263_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.19    0.23    3.30 ^ _11263_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04919_ (net)
                  0.19    0.00    3.30 ^ _11265_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    3.41 v _11265_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04920_ (net)
                  0.07    0.00    3.42 v _11268_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.24    0.24    3.65 ^ _11268_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04923_ (net)
                  0.24    0.00    3.65 ^ _11271_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    3.88 ^ _11271_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04925_ (net)
                  0.18    0.00    3.88 ^ _11273_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    3.98 v _11273_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04926_ (net)
                  0.07    0.00    3.98 v _11276_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.19    0.20    4.18 ^ _11276_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04929_ (net)
                  0.19    0.00    4.18 ^ _11279_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.22    4.40 ^ _11279_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04931_ (net)
                  0.18    0.00    4.40 ^ _11281_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    4.51 v _11281_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04932_ (net)
                  0.07    0.00    4.51 v _11284_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.20    4.71 v _11284_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04935_ (net)
                  0.06    0.00    4.71 v _11288_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.24    4.95 ^ _11288_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04938_ (net)
                  0.22    0.00    4.95 ^ _11291_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.12    0.18    5.14 ^ _11291_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04940_ (net)
                  0.12    0.00    5.14 ^ _11293_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.09    0.17    5.31 ^ _11293_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04941_ (net)
                  0.09    0.00    5.31 ^ _11295_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    5.54 ^ _11295_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04942_ (net)
                  0.18    0.00    5.54 ^ _11297_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.09    0.19    5.73 ^ _11297_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04943_ (net)
                  0.09    0.00    5.73 ^ _11299_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.12    0.11    5.84 v _11299_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.01                           _04944_ (net)
                  0.12    0.00    5.84 v _11300_/B (sky130_fd_sc_hd__xnor2_2)
                  0.27    0.28    6.12 ^ _11300_/Y (sky130_fd_sc_hd__xnor2_2)
     1    0.02                           net471 (net)
                  0.27    0.00    6.13 ^ output471/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.29    6.41 ^ output471/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           y_r_4[16] (net)
                  0.18    0.00    6.42 ^ y_r_4[16] (out)
                                  6.42   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (propagated)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                         -5.00   19.80   output external delay
                                 19.80   data required time
-----------------------------------------------------------------------------
                                 19.80   data required time
                                 -6.42   data arrival time
-----------------------------------------------------------------------------
                                 13.38   slack (MET)


Startpoint: _15710_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: y_r_4[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.36 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.89 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_3_0_clk (net)
                  0.05    0.00    0.89 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.19    0.25    1.14 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.11                           clknet_4_6_0_clk (net)
                  0.19    0.00    1.14 ^ clkbuf_leaf_55_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.19    1.33 ^ clkbuf_leaf_55_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_55_clk (net)
                  0.05    0.00    1.33 ^ _15710_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.42    1.75 v _15710_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           stg3_r_0[1] (net)
                  0.08    0.00    1.75 v _10718_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.09    0.21    1.97 ^ _10718_/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           _04490_ (net)
                  0.09    0.00    1.97 ^ _10720_/A (sky130_fd_sc_hd__nand2_1)
                  0.09    0.11    2.08 v _10720_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _04492_ (net)
                  0.09    0.00    2.08 v _11249_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.21    2.28 v _11249_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04909_ (net)
                  0.06    0.00    2.28 v _11252_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.23    0.25    2.54 ^ _11252_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04911_ (net)
                  0.23    0.00    2.54 ^ _11255_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    2.76 ^ _11255_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04913_ (net)
                  0.18    0.00    2.77 ^ _11257_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    2.88 v _11257_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04914_ (net)
                  0.07    0.00    2.88 v _11260_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.18    0.20    3.07 ^ _11260_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04917_ (net)
                  0.18    0.00    3.07 ^ _11263_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.19    0.23    3.30 ^ _11263_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04919_ (net)
                  0.19    0.00    3.30 ^ _11265_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    3.41 v _11265_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04920_ (net)
                  0.07    0.00    3.42 v _11268_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.24    0.24    3.65 ^ _11268_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04923_ (net)
                  0.24    0.00    3.65 ^ _11271_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    3.88 ^ _11271_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04925_ (net)
                  0.18    0.00    3.88 ^ _11273_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    3.98 v _11273_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04926_ (net)
                  0.07    0.00    3.98 v _11276_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.19    0.20    4.18 ^ _11276_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04929_ (net)
                  0.19    0.00    4.18 ^ _11279_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.22    4.40 ^ _11279_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04931_ (net)
                  0.18    0.00    4.40 ^ _11281_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    4.51 v _11281_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04932_ (net)
                  0.07    0.00    4.51 v _11284_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.20    4.71 v _11284_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04935_ (net)
                  0.06    0.00    4.71 v _11288_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.24    4.95 ^ _11288_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04938_ (net)
                  0.22    0.00    4.95 ^ _11291_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.12    0.18    5.14 ^ _11291_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04940_ (net)
                  0.12    0.00    5.14 ^ _11293_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.09    0.17    5.31 ^ _11293_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04941_ (net)
                  0.09    0.00    5.31 ^ _11295_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    5.54 ^ _11295_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04942_ (net)
                  0.18    0.00    5.54 ^ _11297_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.09    0.19    5.73 ^ _11297_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04943_ (net)
                  0.09    0.00    5.73 ^ _11298_/B (sky130_fd_sc_hd__xor2_1)
                  0.17    0.20    5.93 ^ _11298_/X (sky130_fd_sc_hd__xor2_1)
     1    0.01                           net470 (net)
                  0.17    0.00    5.93 ^ repeater538/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.22    6.15 ^ repeater538/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net538 (net)
                  0.14    0.00    6.16 ^ output470/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.25    6.41 ^ output470/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           y_r_4[15] (net)
                  0.18    0.00    6.41 ^ y_r_4[15] (out)
                                  6.41   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (propagated)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                         -5.00   19.80   output external delay
                                 19.80   data required time
-----------------------------------------------------------------------------
                                 19.80   data required time
                                 -6.41   data arrival time
-----------------------------------------------------------------------------
                                 13.39   slack (MET)


Startpoint: _14955_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: y_i_2[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.36 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.89 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_3_0_clk (net)
                  0.05    0.00    0.89 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.19    0.25    1.14 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.11                           clknet_4_6_0_clk (net)
                  0.19    0.00    1.14 ^ clkbuf_leaf_20_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    1.32 ^ clkbuf_leaf_20_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.01                           clknet_leaf_20_clk (net)
                  0.04    0.00    1.32 ^ _14955_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.06    0.39    1.71 v _14955_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           stg3_i_2[1] (net)
                  0.06    0.00    1.71 v _10857_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.09    0.20    1.91 ^ _10857_/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           _04597_ (net)
                  0.09    0.00    1.91 ^ _10859_/A (sky130_fd_sc_hd__nand2_1)
                  0.10    0.12    2.03 v _10859_/Y (sky130_fd_sc_hd__nand2_1)
     3    0.01                           _04599_ (net)
                  0.10    0.00    2.03 v _10862_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.21    2.24 v _10862_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04602_ (net)
                  0.06    0.00    2.24 v _10868_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.21    0.23    2.47 ^ _10868_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04607_ (net)
                  0.21    0.00    2.47 ^ _10874_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.09    0.16    2.63 ^ _10874_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04612_ (net)
                  0.09    0.00    2.63 ^ _10876_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.08    2.71 v _10876_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04613_ (net)
                  0.06    0.00    2.71 v _10882_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.23    0.23    2.94 ^ _10882_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04619_ (net)
                  0.23    0.00    2.94 ^ _10888_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.19    0.24    3.17 ^ _10888_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04624_ (net)
                  0.19    0.00    3.17 ^ _10890_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    3.29 v _10890_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04625_ (net)
                  0.07    0.00    3.29 v _10896_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.23    0.24    3.52 ^ _10896_/Y (sky130_fd_sc_hd__a21oi_1)
     3    0.01                           _04631_ (net)
                  0.23    0.00    3.52 ^ _10903_/A1 (sky130_fd_sc_hd__o21ai_1)
                  0.11    0.16    3.69 v _10903_/Y (sky130_fd_sc_hd__o21ai_1)
     3    0.01                           _04637_ (net)
                  0.11    0.00    3.69 v _10911_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.20    0.22    3.91 ^ _10911_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04644_ (net)
                  0.20    0.00    3.91 ^ _10917_/B1 (sky130_fd_sc_hd__a21o_2)
                  0.13    0.21    4.11 ^ _10917_/X (sky130_fd_sc_hd__a21o_2)
     2    0.02                           _04649_ (net)
                  0.13    0.00    4.12 ^ _10919_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.10    4.21 v _10919_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04650_ (net)
                  0.07    0.00    4.21 v _10925_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.19    4.40 v _10925_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04656_ (net)
                  0.06    0.00    4.40 v _10932_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.21    4.62 v _10932_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04662_ (net)
                  0.06    0.00    4.62 v _10939_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.21    4.83 v _10939_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04668_ (net)
                  0.06    0.00    4.83 v _10946_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.08    0.24    5.07 v _10946_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04674_ (net)
                  0.08    0.00    5.07 v _10951_/A2 (sky130_fd_sc_hd__a21oi_2)
                  0.21    0.25    5.31 ^ _10951_/Y (sky130_fd_sc_hd__a21oi_2)
     2    0.02                           _04678_ (net)
                  0.21    0.00    5.31 ^ _10954_/B1 (sky130_fd_sc_hd__a21oi_4)
                  0.07    0.08    5.39 v _10954_/Y (sky130_fd_sc_hd__a21oi_4)
     2    0.02                           _04680_ (net)
                  0.07    0.00    5.39 v _10960_/A1 (sky130_fd_sc_hd__o21a_1)
                  0.05    0.22    5.61 v _10960_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _04685_ (net)
                  0.05    0.00    5.61 v _10962_/A (sky130_fd_sc_hd__xnor2_1)
                  0.24    0.26    5.86 ^ _10962_/Y (sky130_fd_sc_hd__xnor2_1)
     1    0.01                           net301 (net)
                  0.24    0.00    5.87 ^ repeater540/A (sky130_fd_sc_hd__clkbuf_2)
                  0.14    0.24    6.11 ^ repeater540/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.02                           net540 (net)
                  0.14    0.00    6.11 ^ output301/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.24    6.35 ^ output301/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           y_i_2[16] (net)
                  0.17    0.00    6.36 ^ y_i_2[16] (out)
                                  6.36   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (propagated)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                         -5.00   19.80   output external delay
                                 19.80   data required time
-----------------------------------------------------------------------------
                                 19.80   data required time
                                 -6.36   data arrival time
-----------------------------------------------------------------------------
                                 13.44   slack (MET)


Startpoint: _15743_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: y_r_6[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.36 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.89 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_3_0_clk (net)
                  0.05    0.00    0.89 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.19    0.25    1.14 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.11                           clknet_4_6_0_clk (net)
                  0.19    0.00    1.14 ^ clkbuf_leaf_55_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.19    1.33 ^ clkbuf_leaf_55_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_55_clk (net)
                  0.05    0.00    1.33 ^ _15743_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.06    0.40    1.72 v _15743_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           stg3_r_2[1] (net)
                  0.06    0.00    1.72 v _11144_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.10    0.21    1.93 ^ _11144_/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           _04820_ (net)
                  0.10    0.00    1.93 ^ _11146_/A (sky130_fd_sc_hd__nand2_1)
                  0.09    0.12    2.05 v _11146_/Y (sky130_fd_sc_hd__nand2_1)
     3    0.01                           _04822_ (net)
                  0.09    0.00    2.05 v _11148_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.21    2.25 v _11148_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04824_ (net)
                  0.06    0.00    2.25 v _11154_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.19    0.21    2.47 ^ _11154_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04829_ (net)
                  0.19    0.00    2.47 ^ _11160_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.09    0.15    2.62 ^ _11160_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04834_ (net)
                  0.09    0.00    2.62 ^ _11162_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.09    2.71 v _11162_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04835_ (net)
                  0.07    0.00    2.71 v _11168_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.20    0.21    2.92 ^ _11168_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04841_ (net)
                  0.20    0.00    2.92 ^ _11174_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.12    0.18    3.10 ^ _11174_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04846_ (net)
                  0.12    0.00    3.10 ^ _11176_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.10    3.20 v _11176_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04847_ (net)
                  0.07    0.00    3.20 v _11182_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.23    0.24    3.43 ^ _11182_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04853_ (net)
                  0.23    0.00    3.43 ^ _11188_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    3.66 ^ _11188_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04858_ (net)
                  0.18    0.00    3.66 ^ _11190_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    3.77 v _11190_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04859_ (net)
                  0.07    0.00    3.77 v _11196_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.20    0.21    3.99 ^ _11196_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04865_ (net)
                  0.20    0.00    3.99 ^ _11202_/B1 (sky130_fd_sc_hd__a21o_2)
                  0.13    0.21    4.20 ^ _11202_/X (sky130_fd_sc_hd__a21o_2)
     2    0.03                           _04870_ (net)
                  0.13    0.00    4.20 ^ _11204_/B (sky130_fd_sc_hd__nand2_1)
                  0.08    0.11    4.31 v _11204_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04871_ (net)
                  0.08    0.00    4.31 v _11210_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.05    0.20    4.51 v _11210_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04877_ (net)
                  0.05    0.00    4.51 v _11217_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.22    4.73 v _11217_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04883_ (net)
                  0.06    0.00    4.73 v _11224_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.05    0.21    4.94 v _11224_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04889_ (net)
                  0.05    0.00    4.94 v _11231_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.07    0.22    5.16 v _11231_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04895_ (net)
                  0.07    0.00    5.17 v _11236_/A2 (sky130_fd_sc_hd__a21oi_2)
                  0.22    0.25    5.42 ^ _11236_/Y (sky130_fd_sc_hd__a21oi_2)
     2    0.02                           _04899_ (net)
                  0.22    0.00    5.42 ^ _11239_/B1 (sky130_fd_sc_hd__a21oi_4)
                  0.07    0.08    5.50 v _11239_/Y (sky130_fd_sc_hd__a21oi_4)
     2    0.02                           _04901_ (net)
                  0.07    0.00    5.50 v _11245_/A1 (sky130_fd_sc_hd__o21a_1)
                  0.09    0.25    5.75 v _11245_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _04906_ (net)
                  0.09    0.00    5.75 v _11247_/A (sky130_fd_sc_hd__xnor2_2)
                  0.25    0.28    6.04 ^ _11247_/Y (sky130_fd_sc_hd__xnor2_2)
     1    0.02                           net505 (net)
                  0.25    0.00    6.04 ^ output505/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.28    6.32 ^ output505/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           y_r_6[16] (net)
                  0.18    0.00    6.32 ^ y_r_6[16] (out)
                                  6.32   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (propagated)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                         -5.00   19.80   output external delay
                                 19.80   data required time
-----------------------------------------------------------------------------
                                 19.80   data required time
                                 -6.32   data arrival time
-----------------------------------------------------------------------------
                                 13.48   slack (MET)


Startpoint: _14922_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: y_i_4[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.36 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.89 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_3_0_clk (net)
                  0.05    0.00    0.89 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.19    0.25    1.14 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.11                           clknet_4_6_0_clk (net)
                  0.19    0.00    1.14 ^ clkbuf_leaf_20_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.18    1.32 ^ clkbuf_leaf_20_clk/X (sky130_fd_sc_hd__clkbuf_16)
     4    0.01                           clknet_leaf_20_clk (net)
                  0.04    0.00    1.32 ^ _14922_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.06    0.39    1.71 v _14922_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           stg3_i_0[1] (net)
                  0.06    0.00    1.71 v _11017_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.11    0.22    1.93 ^ _11017_/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           _04725_ (net)
                  0.11    0.00    1.93 ^ _11019_/A (sky130_fd_sc_hd__nand2_2)
                  0.10    0.12    2.05 v _11019_/Y (sky130_fd_sc_hd__nand2_2)
     3    0.02                           _04727_ (net)
                  0.10    0.00    2.05 v _11301_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.21    2.26 v _11301_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04945_ (net)
                  0.06    0.00    2.26 v _11304_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.24    0.26    2.52 ^ _11304_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04947_ (net)
                  0.24    0.00    2.52 ^ _11307_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    2.75 ^ _11307_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04949_ (net)
                  0.18    0.00    2.75 ^ _11309_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    2.86 v _11309_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04950_ (net)
                  0.07    0.00    2.86 v _11312_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.24    0.24    3.10 ^ _11312_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04953_ (net)
                  0.24    0.00    3.10 ^ _11315_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.11    0.18    3.28 ^ _11315_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04955_ (net)
                  0.11    0.00    3.28 ^ _11317_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.09    3.37 v _11317_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04956_ (net)
                  0.07    0.00    3.37 v _11320_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.18    0.19    3.56 ^ _11320_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04959_ (net)
                  0.18    0.00    3.56 ^ _11323_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.12    0.18    3.74 ^ _11323_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04961_ (net)
                  0.12    0.00    3.74 ^ _11325_/B (sky130_fd_sc_hd__nand2_1)
                  0.06    0.08    3.83 v _11325_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.00                           _04962_ (net)
                  0.06    0.00    3.83 v _11328_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.18    0.19    4.02 ^ _11328_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04965_ (net)
                  0.18    0.00    4.02 ^ _11331_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.22    4.24 ^ _11331_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04967_ (net)
                  0.18    0.00    4.24 ^ _11333_/B (sky130_fd_sc_hd__nand2_1)
                  0.08    0.11    4.35 v _11333_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04968_ (net)
                  0.08    0.00    4.35 v _11336_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.05    0.19    4.55 v _11336_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04971_ (net)
                  0.05    0.00    4.55 v _11340_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.24    0.25    4.80 ^ _11340_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04974_ (net)
                  0.24    0.00    4.80 ^ _11343_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.10    0.17    4.97 ^ _11343_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04976_ (net)
                  0.10    0.00    4.97 ^ _11345_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.14    0.20    5.17 ^ _11345_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04977_ (net)
                  0.14    0.00    5.17 ^ _11347_/A2 (sky130_fd_sc_hd__a21o_2)
                  0.12    0.22    5.39 ^ _11347_/X (sky130_fd_sc_hd__a21o_2)
     2    0.02                           _04978_ (net)
                  0.12    0.00    5.40 ^ _11349_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.11    0.19    5.58 ^ _11349_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04979_ (net)
                  0.11    0.00    5.58 ^ _11350_/B (sky130_fd_sc_hd__xor2_1)
                  0.17    0.21    5.79 ^ _11350_/X (sky130_fd_sc_hd__xor2_1)
     1    0.01                           net334 (net)
                  0.17    0.00    5.79 ^ repeater537/A (sky130_fd_sc_hd__clkbuf_2)
                  0.15    0.23    6.02 ^ repeater537/X (sky130_fd_sc_hd__clkbuf_2)
     1    0.03                           net537 (net)
                  0.15    0.00    6.03 ^ output334/A (sky130_fd_sc_hd__buf_2)
                  0.19    0.26    6.28 ^ output334/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           y_i_4[15] (net)
                  0.19    0.00    6.28 ^ y_i_4[15] (out)
                                  6.28   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (propagated)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                         -5.00   19.80   output external delay
                                 19.80   data required time
-----------------------------------------------------------------------------
                                 19.80   data required time
                                 -6.28   data arrival time
-----------------------------------------------------------------------------
                                 13.52   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: rst (input port clocked by clk)
Endpoint: _15666_ (recovery check against rising-edge clock clk)
Path Group: **async_default**
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          5.00    5.00 v input external delay
                  0.01    0.01    5.01 v rst (in)
     1    0.01                           rst (net)
                  0.01    0.00    5.01 v input2/A (sky130_fd_sc_hd__clkbuf_1)
                  0.06    0.11    5.12 v input2/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.01                           net2 (net)
                  0.06    0.00    5.12 v _13916_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.14    5.26 v _13916_/X (sky130_fd_sc_hd__buf_6)
     2    0.02                           _07352_ (net)
                  0.04    0.00    5.26 v repeater816/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.16    5.42 v repeater816/X (sky130_fd_sc_hd__buf_6)
     6    0.07                           net816 (net)
                  0.07    0.01    5.43 v _14641_/A (sky130_fd_sc_hd__buf_4)
                  0.08    0.22    5.65 v _14641_/X (sky130_fd_sc_hd__buf_4)
    10    0.06                           _01850_ (net)
                  0.08    0.00    5.65 v _14722_/A (sky130_fd_sc_hd__buf_6)
                  0.04    0.15    5.80 v _14722_/X (sky130_fd_sc_hd__buf_6)
     3    0.03                           _01855_ (net)
                  0.04    0.00    5.81 v repeater668/A (sky130_fd_sc_hd__buf_6)
                  0.06    0.15    5.96 v repeater668/X (sky130_fd_sc_hd__buf_6)
     7    0.05                           net668 (net)
                  0.06    0.01    5.96 v repeater666/A (sky130_fd_sc_hd__buf_6)
                  0.07    0.17    6.13 v repeater666/X (sky130_fd_sc_hd__buf_6)
     9    0.07                           net666 (net)
                  0.07    0.01    6.14 v _14739_/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.06    6.20 ^ _14739_/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           _01436_ (net)
                  0.03    0.00    6.20 ^ _15666_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  6.20   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock source latency
                  0.22    0.15   25.15 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00   25.15 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.18   25.33 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00   25.33 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.11   25.44 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_1_0_clk (net)
                  0.03    0.00   25.44 ^ clkbuf_1_1_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.56 ^ clkbuf_1_1_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_1_1_clk (net)
                  0.05    0.00   25.56 ^ clkbuf_2_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13   25.69 ^ clkbuf_2_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_3_0_clk (net)
                  0.05    0.00   25.69 ^ clkbuf_3_7_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.12   25.81 ^ clkbuf_3_7_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_7_0_clk (net)
                  0.05    0.00   25.81 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.14    0.19   26.00 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     8    0.07                           clknet_4_15_0_clk (net)
                  0.14    0.00   26.00 ^ _15666_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.20   25.80   clock uncertainty
                          0.00   25.80   clock reconvergence pessimism
                          0.26   26.06   library recovery time
                                 26.06   data required time
-----------------------------------------------------------------------------
                                 26.06   data required time
                                 -6.20   data arrival time
-----------------------------------------------------------------------------
                                 19.86   slack (MET)


Startpoint: _15710_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: y_r_4[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.22    0.17    0.17 ^ clk (in)
     1    0.05                           clk (net)
                  0.22    0.00    0.17 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.20    0.36 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.05    0.00    0.36 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.03    0.12    0.48 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     1    0.01                           clknet_1_0_0_clk (net)
                  0.03    0.00    0.48 ^ clkbuf_1_0_1_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.62 ^ clkbuf_1_0_1_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_1_0_1_clk (net)
                  0.05    0.00    0.62 ^ clkbuf_2_1_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.14    0.76 ^ clkbuf_2_1_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_2_1_0_clk (net)
                  0.05    0.00    0.76 ^ clkbuf_3_3_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.05    0.13    0.89 ^ clkbuf_3_3_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
     2    0.02                           clknet_3_3_0_clk (net)
                  0.05    0.00    0.89 ^ clkbuf_4_6_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
                  0.19    0.25    1.14 ^ clkbuf_4_6_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
    10    0.11                           clknet_4_6_0_clk (net)
                  0.19    0.00    1.14 ^ clkbuf_leaf_55_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.05    0.19    1.33 ^ clkbuf_leaf_55_clk/X (sky130_fd_sc_hd__clkbuf_16)
     7    0.02                           clknet_leaf_55_clk (net)
                  0.05    0.00    1.33 ^ _15710_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.42    1.75 v _15710_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           stg3_r_0[1] (net)
                  0.08    0.00    1.75 v _10718_/B_N (sky130_fd_sc_hd__or2b_1)
                  0.09    0.21    1.97 ^ _10718_/X (sky130_fd_sc_hd__or2b_1)
     3    0.01                           _04490_ (net)
                  0.09    0.00    1.97 ^ _10720_/A (sky130_fd_sc_hd__nand2_1)
                  0.09    0.11    2.08 v _10720_/Y (sky130_fd_sc_hd__nand2_1)
     4    0.01                           _04492_ (net)
                  0.09    0.00    2.08 v _11249_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.21    2.28 v _11249_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04909_ (net)
                  0.06    0.00    2.28 v _11252_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.23    0.25    2.54 ^ _11252_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04911_ (net)
                  0.23    0.00    2.54 ^ _11255_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    2.76 ^ _11255_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04913_ (net)
                  0.18    0.00    2.77 ^ _11257_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    2.88 v _11257_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04914_ (net)
                  0.07    0.00    2.88 v _11260_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.18    0.20    3.07 ^ _11260_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04917_ (net)
                  0.18    0.00    3.07 ^ _11263_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.19    0.23    3.30 ^ _11263_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04919_ (net)
                  0.19    0.00    3.30 ^ _11265_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    3.41 v _11265_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04920_ (net)
                  0.07    0.00    3.42 v _11268_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.24    0.24    3.65 ^ _11268_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04923_ (net)
                  0.24    0.00    3.65 ^ _11271_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    3.88 ^ _11271_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04925_ (net)
                  0.18    0.00    3.88 ^ _11273_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    3.98 v _11273_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04926_ (net)
                  0.07    0.00    3.98 v _11276_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.19    0.20    4.18 ^ _11276_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04929_ (net)
                  0.19    0.00    4.18 ^ _11279_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.22    4.40 ^ _11279_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04931_ (net)
                  0.18    0.00    4.40 ^ _11281_/B (sky130_fd_sc_hd__nand2_1)
                  0.07    0.11    4.51 v _11281_/Y (sky130_fd_sc_hd__nand2_1)
     2    0.01                           _04932_ (net)
                  0.07    0.00    4.51 v _11284_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.06    0.20    4.71 v _11284_/X (sky130_fd_sc_hd__a21o_1)
     3    0.01                           _04935_ (net)
                  0.06    0.00    4.71 v _11288_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.22    0.24    4.95 ^ _11288_/Y (sky130_fd_sc_hd__a21oi_1)
     2    0.01                           _04938_ (net)
                  0.22    0.00    4.95 ^ _11291_/B1 (sky130_fd_sc_hd__a21o_1)
                  0.12    0.18    5.14 ^ _11291_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04940_ (net)
                  0.12    0.00    5.14 ^ _11293_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.09    0.17    5.31 ^ _11293_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04941_ (net)
                  0.09    0.00    5.31 ^ _11295_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.18    0.23    5.54 ^ _11295_/X (sky130_fd_sc_hd__a21o_1)
     2    0.02                           _04942_ (net)
                  0.18    0.00    5.54 ^ _11297_/A2 (sky130_fd_sc_hd__a21o_1)
                  0.09    0.19    5.73 ^ _11297_/X (sky130_fd_sc_hd__a21o_1)
     2    0.01                           _04943_ (net)
                  0.09    0.00    5.73 ^ _11299_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.12    0.11    5.84 v _11299_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.01                           _04944_ (net)
                  0.12    0.00    5.84 v _11300_/B (sky130_fd_sc_hd__xnor2_2)
                  0.27    0.28    6.12 ^ _11300_/Y (sky130_fd_sc_hd__xnor2_2)
     1    0.02                           net471 (net)
                  0.27    0.00    6.13 ^ output471/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.29    6.41 ^ output471/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           y_r_4[16] (net)
                  0.18    0.00    6.42 ^ y_r_4[16] (out)
                                  6.42   data arrival time

                         25.00   25.00   clock clk (rise edge)
                          0.00   25.00   clock network delay (propagated)
                         -0.20   24.80   clock uncertainty
                          0.00   24.80   clock reconvergence pessimism
                         -5.00   19.80   output external delay
                                 19.80   data required time
-----------------------------------------------------------------------------
                                 19.80   data required time
                                 -6.42   data arrival time
-----------------------------------------------------------------------------
                                 13.38   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 13.38

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.31
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_15046_/CLK ^
   1.42
_15666_/CLK ^
   1.00     -0.03       0.38

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.27e-03   8.72e-04   7.88e-09   3.14e-03  14.0%
Combinational          7.88e-03   1.14e-02   3.43e-08   1.93e-02  86.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.01e-02   1.23e-02   4.21e-08   2.24e-02 100.0%
                          45.3%      54.7%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 95173 u^2 28% utilization.
area_report_end
