Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Mon Dec 24 00:53:28 2018
| Host         : Emre running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_control_sets_placed.rpt
| Design       : project
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    20 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      8 |            4 |
|     10 |            1 |
|     12 |            1 |
|    16+ |           13 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             192 |           39 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |            7 |
| Yes          | No                    | No                     |             148 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             496 |           77 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+-------------------------------------------+--------------------------------------+------------------+----------------+
|           Clock Signal           |               Enable Signal               |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------------------+-------------------------------------------+--------------------------------------+------------------+----------------+
|  directiontime/clk_out_direction |                                           |                                      |                1 |              6 |
|  clk_IBUF_BUFG                   | keypad4X4_inst0/FSM_onehot_row[4]_i_1_n_0 |                                      |                1 |              8 |
|  clk_IBUF_BUFG                   | time0[3]_i_2_n_0                          | time0[3]_i_1_n_0                     |                2 |              8 |
|  clk_IBUF_BUFG                   | time1[3]_i_1_n_0                          | time0[3]_i_1_n_0                     |                2 |              8 |
|  clk_IBUF_BUFG                   | time2[3]_i_1_n_0                          | time0[3]_i_1_n_0                     |                1 |              8 |
|  clk_IBUF_BUFG                   | display_8x8_0/bit_sent_count[4]_i_1_n_0   |                                      |                1 |             10 |
|  clk_IBUF_BUFG                   | keypad4X4_inst0/count_deb                 | keypad4X4_inst0/count_deb[5]_i_1_n_0 |                2 |             12 |
|  clk_IBUF_BUFG                   | keypad4X4_inst0/clk_en2                   |                                      |                3 |             18 |
|  clk_IBUF_BUFG                   | display_8x8_0/clk_en_slow                 | display_8x8_0/op_count[9]_i_1_n_0    |                4 |             20 |
|  clk_IBUF_BUFG                   | display_8x8_0/color_data[0]_i_1_n_0       |                                      |                6 |             48 |
|  clk_IBUF_BUFG                   |                                           | count[0]_i_1_n_0                     |                7 |             54 |
|  clk_IBUF_BUFG                   | nextstate[31]_i_2_n_0                     | nextstate[31]_i_1_n_0                |                9 |             58 |
|  clk_IBUF_BUFG                   | elevator[31]_i_2_n_0                      | elevator[31]_i_1_n_0                 |               14 |             62 |
|  clk_IBUF_BUFG                   | executiontime[31]_i_2_n_0                 | executiontime[31]_i_1_n_0            |                6 |             64 |
|  clk_IBUF_BUFG                   | floor1[0]_i_2_n_0                         | floor1[0]_i_1_n_0                    |                8 |             64 |
|  clk_IBUF_BUFG                   | floor2[31]_i_1_n_0                        |                                      |               18 |             64 |
|  clk_IBUF_BUFG                   | floor3[0]_i_2_n_0                         | floor3[0]_i_1_n_0                    |                8 |             64 |
|  clk_IBUF_BUFG                   | state[31]_i_1_n_0                         | reset_IBUF                           |               13 |             64 |
|  clk_IBUF_BUFG                   | temptime[0]_i_2_n_0                       | temptime[0]_i_1_n_0                  |                8 |             64 |
|  clk_IBUF_BUFG                   |                                           |                                      |               38 |            186 |
+----------------------------------+-------------------------------------------+--------------------------------------+------------------+----------------+


