{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605478187152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605478187162 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 01:09:46 2020 " "Processing started: Mon Nov 16 01:09:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605478187162 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478187162 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_05 -c lab_05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_05 -c lab_05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478187162 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605478188088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605478188088 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "z5.v(29) " "Verilog HDL Module Instantiation warning at z5.v(29): ignored dangling comma in List of Port Connections" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1605478211620 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "z5.v(38) " "Verilog HDL Module Instantiation warning at z5.v(38): ignored dangling comma in List of Port Connections" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1605478211620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z5.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z5.v" { { "Info" "ISGN_ENTITY_NAME" "1 z5 " "Found entity 1: z5" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z3.v 2 2 " "Found 2 design units, including 2 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z3.v" { { "Info" "ISGN_ENTITY_NAME" "1 z3 " "Found entity 1: z3" {  } { { "../SPDS_Lab_5_dop_materials/z3.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211640 ""} { "Info" "ISGN_ENTITY_NAME" "2 noise_generator " "Found entity 2: noise_generator" {  } { { "../SPDS_Lab_5_dop_materials/z3.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z2.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z2.v" { { "Info" "ISGN_ENTITY_NAME" "1 z2 " "Found entity 1: z2" {  } { { "../SPDS_Lab_5_dop_materials/z2.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "../SPDS_Lab_5_dop_materials_2/clock_generator.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/audio_codec.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/audio_codec.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "../SPDS_Lab_5_dop_materials_2/audio_codec.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/audio_and_video_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials_2/audio_and_video_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "../SPDS_Lab_5_dop_materials_2/audio_and_video_config.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials_2/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z1.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/z1.v" { { "Info" "ISGN_ENTITY_NAME" "1 z1 " "Found entity 1: z1" {  } { { "../SPDS_Lab_5_dop_materials/z1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_register.v 2 2 " "Found 2 design units, including 2 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_register " "Found entity 1: sm_register" {  } { { "../SPDS_Lab_5_dop_materials/sm_register.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/sm_register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211677 ""} { "Info" "ISGN_ENTITY_NAME" "2 sm_register_we " "Found entity 2: sm_register_we" {  } { { "../SPDS_Lab_5_dop_materials/sm_register.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/sm_register.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_hex_display " "Found entity 1: sm_hex_display" {  } { { "../SPDS_Lab_5_dop_materials/sm_hex_display.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/sm_hex_display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/sm_clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 sm_clk_divider " "Found entity 1: sm_clk_divider" {  } { { "../SPDS_Lab_5_dop_materials/sm_clk_divider.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/sm_clk_divider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/part1.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/part1.v" { { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "../SPDS_Lab_5_dop_materials/part1.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/part1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_SYNC_FIFO.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_slow_clock_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_slow_clock_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_Slow_Clock_Generator.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Slow_Clock_Generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_lcm_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_lcm_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_LCM_Auto_Initialize " "Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_I2C_LCM_Auto_Initialize.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C_LCM_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_dc_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_dc_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_DC_Auto_Initialize " "Found entity 1: Altera_UP_I2C_DC_Auto_Initialize" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_I2C_DC_Auto_Initialize.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C_DC_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_av_auto_initialize.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c_av_auto_initialize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_I2C_AV_Auto_Initialize.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C_AV_Auto_Initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_I2C.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_I2C.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_Clock_Edge.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Clock_Edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_Out_Serializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_Out_Serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_In_Deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /repos/hse_spds_labs/lab_05/spds_lab_5_dop_materials/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "../SPDS_Lab_5_dop_materials/Altera_UP_Audio_Bit_Counter.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/Altera_UP_Audio_Bit_Counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "DE1_SOC_golden_top.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/DE1_SOC_golden_top.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2 " "Found entity 1: ram2" {  } { { "ram2.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/ram2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file my_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_mem " "Found entity 1: my_mem" {  } { { "my_mem.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/my_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478211747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478211747 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "z5 " "Elaborating entity \"z5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605478211957 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 z5.v(57) " "Verilog HDL assignment warning at z5.v(57): truncated value with size 32 to match size of target (16)" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605478211960 "|z5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 z5.v(78) " "Verilog HDL assignment warning at z5.v(78): truncated value with size 32 to match size of target (16)" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605478211962 "|z5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_mem my_mem:left_ram " "Elaborating entity \"my_mem\" for hierarchy \"my_mem:left_ram\"" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "left_ram" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605478212026 ""}
{ "Warning" "WVRFX_VERI_LONG_VEC_WARNING" "16 my_mem.v(12) " "Verilog HDL Declaration warning at my_mem.v(12): vector has more than 2**16 bits" {  } { { "my_mem.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/my_mem.v" 12 0 0 } }  } 0 10202 "Verilog HDL Declaration warning at %2!s!: vector has more than 2**%1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1605478212534 "|z5|my_mem:left_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "65537 24 my_mem.v(20) " "Verilog HDL assignment warning at my_mem.v(20): truncated value with size 65537 to match size of target (24)" {  } { { "my_mem.v" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/my_mem.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605478212534 "|z5|my_mem:left_ram"}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "my_mem:right_ram\|mem_rtl_0 " "Inferred RAM node \"my_mem:right_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1605478224035 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "my_mem:left_ram\|mem_rtl_0 " "Inferred RAM node \"my_mem:left_ram\|mem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1605478224036 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "my_mem:right_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"my_mem:right_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 24 " "Parameter NUMWORDS_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 24 " "Parameter NUMWORDS_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "my_mem:left_ram\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"my_mem:left_ram\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 24 " "Parameter NUMWORDS_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 24 " "Parameter NUMWORDS_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605478224102 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605478224102 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1605478224102 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_mem:right_ram\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"my_mem:right_ram\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605478224225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_mem:right_ram\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"my_mem:right_ram\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605478224226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605478224226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605478224226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 24 " "Parameter \"NUMWORDS_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605478224226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605478224226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605478224226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 24 " "Parameter \"NUMWORDS_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605478224226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605478224226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605478224226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605478224226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605478224226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605478224226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605478224226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605478224226 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605478224226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cji1 " "Found entity 1: altsyncram_cji1" {  } { { "db/altsyncram_cji1.tdf" "" { Text "D:/repos/hse_spds_labs/lab_05/proj/db/altsyncram_cji1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605478224310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478224310 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1605478224572 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "writedata_left\[16\] GND " "Pin \"writedata_left\[16\]\" is stuck at GND" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605478224748 "|z5|writedata_left[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata_left\[17\] GND " "Pin \"writedata_left\[17\]\" is stuck at GND" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605478224748 "|z5|writedata_left[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata_left\[18\] GND " "Pin \"writedata_left\[18\]\" is stuck at GND" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605478224748 "|z5|writedata_left[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata_left\[19\] GND " "Pin \"writedata_left\[19\]\" is stuck at GND" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605478224748 "|z5|writedata_left[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata_left\[20\] GND " "Pin \"writedata_left\[20\]\" is stuck at GND" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605478224748 "|z5|writedata_left[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata_left\[21\] GND " "Pin \"writedata_left\[21\]\" is stuck at GND" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605478224748 "|z5|writedata_left[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata_left\[22\] GND " "Pin \"writedata_left\[22\]\" is stuck at GND" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605478224748 "|z5|writedata_left[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata_left\[23\] GND " "Pin \"writedata_left\[23\]\" is stuck at GND" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605478224748 "|z5|writedata_left[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata_right\[16\] GND " "Pin \"writedata_right\[16\]\" is stuck at GND" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605478224748 "|z5|writedata_right[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata_right\[17\] GND " "Pin \"writedata_right\[17\]\" is stuck at GND" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605478224748 "|z5|writedata_right[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata_right\[18\] GND " "Pin \"writedata_right\[18\]\" is stuck at GND" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605478224748 "|z5|writedata_right[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata_right\[19\] GND " "Pin \"writedata_right\[19\]\" is stuck at GND" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605478224748 "|z5|writedata_right[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata_right\[20\] GND " "Pin \"writedata_right\[20\]\" is stuck at GND" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605478224748 "|z5|writedata_right[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata_right\[21\] GND " "Pin \"writedata_right\[21\]\" is stuck at GND" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605478224748 "|z5|writedata_right[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata_right\[22\] GND " "Pin \"writedata_right\[22\]\" is stuck at GND" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605478224748 "|z5|writedata_right[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedata_right\[23\] GND " "Pin \"writedata_right\[23\]\" is stuck at GND" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605478224748 "|z5|writedata_right[23]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605478224748 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605478224910 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605478225294 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605478226035 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605478226035 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata_left\[16\] " "No output dependent on input pin \"readdata_left\[16\]\"" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605478226267 "|z5|readdata_left[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata_left\[17\] " "No output dependent on input pin \"readdata_left\[17\]\"" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605478226267 "|z5|readdata_left[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata_left\[18\] " "No output dependent on input pin \"readdata_left\[18\]\"" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605478226267 "|z5|readdata_left[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata_left\[19\] " "No output dependent on input pin \"readdata_left\[19\]\"" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605478226267 "|z5|readdata_left[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata_left\[20\] " "No output dependent on input pin \"readdata_left\[20\]\"" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605478226267 "|z5|readdata_left[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata_left\[21\] " "No output dependent on input pin \"readdata_left\[21\]\"" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605478226267 "|z5|readdata_left[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata_left\[22\] " "No output dependent on input pin \"readdata_left\[22\]\"" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605478226267 "|z5|readdata_left[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata_left\[23\] " "No output dependent on input pin \"readdata_left\[23\]\"" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605478226267 "|z5|readdata_left[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata_right\[16\] " "No output dependent on input pin \"readdata_right\[16\]\"" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605478226267 "|z5|readdata_right[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata_right\[17\] " "No output dependent on input pin \"readdata_right\[17\]\"" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605478226267 "|z5|readdata_right[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata_right\[18\] " "No output dependent on input pin \"readdata_right\[18\]\"" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605478226267 "|z5|readdata_right[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata_right\[19\] " "No output dependent on input pin \"readdata_right\[19\]\"" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605478226267 "|z5|readdata_right[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata_right\[20\] " "No output dependent on input pin \"readdata_right\[20\]\"" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605478226267 "|z5|readdata_right[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata_right\[21\] " "No output dependent on input pin \"readdata_right\[21\]\"" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605478226267 "|z5|readdata_right[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata_right\[22\] " "No output dependent on input pin \"readdata_right\[22\]\"" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605478226267 "|z5|readdata_right[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "readdata_right\[23\] " "No output dependent on input pin \"readdata_right\[23\]\"" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605478226267 "|z5|readdata_right[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[1\] " "No output dependent on input pin \"key\[1\]\"" {  } { { "../SPDS_Lab_5_dop_materials/z5.v" "" { Text "D:/repos/hse_spds_labs/lab_05/SPDS_Lab_5_dop_materials/z5.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605478226267 "|z5|key[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1605478226267 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "302 " "Implemented 302 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "55 " "Implemented 55 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605478226269 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605478226269 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605478226269 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1605478226269 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605478226269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4947 " "Peak virtual memory: 4947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605478226388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 01:10:26 2020 " "Processing ended: Mon Nov 16 01:10:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605478226388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605478226388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605478226388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605478226388 ""}
