-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Gsm_LPC_Analysis_gsm_abs is
port (
    ap_ready : OUT STD_LOGIC;
    a : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of Gsm_LPC_Analysis_gsm_abs is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal icmp_ln67_fu_36_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln67_fu_42_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_28_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln67_fu_48_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;


begin



    ap_ready <= ap_const_logic_1;
    ap_return <= 
        select_ln67_fu_48_p3 when (tmp_fu_28_p3(0) = '1') else 
        a;
    icmp_ln67_fu_36_p2 <= "1" when (a = ap_const_lv16_8000) else "0";
    select_ln67_fu_48_p3 <= 
        ap_const_lv16_7FFF when (icmp_ln67_fu_36_p2(0) = '1') else 
        sub_ln67_fu_42_p2;
    sub_ln67_fu_42_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(a));
    tmp_fu_28_p3 <= a(15 downto 15);
end behav;
