--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_STARM_LX45_ETHERCAT.twx CNC2_STARM_LX45_ETHERCAT.ncd -o
CNC2_STARM_LX45_ETHERCAT.twr CNC2_STARM_LX45_ETHERCAT.pcf -ucf
CNC2_STARM_LX45_ETHERCAT.ucf

Design file:              CNC2_STARM_LX45_ETHERCAT.ncd
Physical constraint file: CNC2_STARM_LX45_ETHERCAT.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "IBUFG_CLK_Tx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.231ns.
--------------------------------------------------------------------------------
Slack:     5.769ns IBUFG_CLK_Tx_25MHz
Report:    0.231ns skew meets   6.000ns timing constraint by 5.769ns
From                         To                           Delay(ns)  Skew(ns)
H4.I                         BUFIO2_X0Y22.I                   2.183  0.231

--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "IBUFG_CLK_Rx_25MHz" MAXSKEW = 6 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net skew is   0.227ns.
--------------------------------------------------------------------------------
Slack:     5.773ns IBUFG_CLK_Rx_25MHz
Report:    0.227ns skew meets   6.000ns timing constraint by 5.773ns
From                         To                           Delay(ns)  Skew(ns)
H3.I                         BUFIO2_X0Y23.I                   2.116  0.227

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 42267912 paths analyzed, 5788 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.270ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_37 (SLICE_X44Y66.B2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_37 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.644ns (Levels of Logic = 2)
  Clock Path Skew:      1.919ns (2.052 - 0.133)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y12.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y22.A6      net (fanout=36)       5.803   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X29Y22.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<53>LogicTrst
    SLICE_X44Y66.B2      net (fanout=29)       5.885   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<53>
    SLICE_X44Y66.CLK     Tas                   0.289   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<39>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<37>11
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_37
    -------------------------------------------------  ---------------------------
    Total                                     12.644ns (0.956ns logic, 11.688ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_37 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.213ns (Levels of Logic = 4)
  Clock Path Skew:      1.919ns (2.052 - 0.133)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y12.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y26.C4      net (fanout=36)       1.410   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y26.C       Tilo                  0.259   N3
                                                       AddressDecoder_inst/oADDRDEC_CS4n
    SLICE_X36Y31.A2      net (fanout=23)       2.213   AddressDecoderCS4n
    SLICE_X36Y31.A       Tilo                  0.205   CNC2_STARM_LX45_EtherCAT/LocalBusBridge_1/m_BusDataOut<5>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<53>LogicTrst_SW1
    SLICE_X29Y22.A3      net (fanout=1)        1.285   N809
    SLICE_X29Y22.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<53>LogicTrst
    SLICE_X44Y66.B2      net (fanout=29)       5.885   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<53>
    SLICE_X44Y66.CLK     Tas                   0.289   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<39>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<37>11
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_37
    -------------------------------------------------  ---------------------------
    Total                                     12.213ns (1.420ns logic, 10.793ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_37 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.991ns (Levels of Logic = 3)
  Clock Path Skew:      1.919ns (2.052 - 0.133)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y12.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X24Y23.A6      net (fanout=36)       3.954   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X24Y23.A       Tilo                  0.205   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X29Y22.A2      net (fanout=16)       0.991   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X29Y22.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<54>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<53>LogicTrst
    SLICE_X44Y66.B2      net (fanout=29)       5.885   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<53>
    SLICE_X44Y66.CLK     Tas                   0.289   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<39>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<37>11
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_37
    -------------------------------------------------  ---------------------------
    Total                                     11.991ns (1.161ns logic, 10.830ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_41 (SLICE_X44Y62.B4), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_41 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.608ns (Levels of Logic = 2)
  Clock Path Skew:      1.920ns (2.053 - 0.133)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y12.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X25Y30.A6      net (fanout=36)       6.154   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X25Y30.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst
    SLICE_X44Y62.B4      net (fanout=26)       5.498   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<57>
    SLICE_X44Y62.CLK     Tas                   0.289   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<43>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<41>11
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_41
    -------------------------------------------------  ---------------------------
    Total                                     12.608ns (0.956ns logic, 11.652ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_41 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.935ns (Levels of Logic = 3)
  Clock Path Skew:      1.920ns (2.053 - 0.133)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y12.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X24Y23.A6      net (fanout=36)       3.954   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X24Y23.A       Tilo                  0.205   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X25Y30.A1      net (fanout=16)       1.322   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X25Y30.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst
    SLICE_X44Y62.B4      net (fanout=26)       5.498   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<57>
    SLICE_X44Y62.CLK     Tas                   0.289   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<43>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<41>11
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_41
    -------------------------------------------------  ---------------------------
    Total                                     11.935ns (1.161ns logic, 10.774ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_41 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.876ns (Levels of Logic = 4)
  Clock Path Skew:      1.920ns (2.053 - 0.133)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y12.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y26.C4      net (fanout=36)       1.410   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y26.C       Tilo                  0.259   N3
                                                       AddressDecoder_inst/oADDRDEC_CS4n
    SLICE_X24Y23.A3      net (fanout=23)       1.226   AddressDecoderCS4n
    SLICE_X24Y23.A       Tilo                  0.205   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X25Y30.A1      net (fanout=16)       1.322   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X25Y30.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst
    SLICE_X44Y62.B4      net (fanout=26)       5.498   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<57>
    SLICE_X44Y62.CLK     Tas                   0.289   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<43>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<41>11
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_41
    -------------------------------------------------  ---------------------------
    Total                                     10.876ns (1.420ns logic, 9.456ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_9 (SLICE_X41Y65.B2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      12.486ns (Levels of Logic = 2)
  Clock Path Skew:      1.921ns (2.054 - 0.133)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y12.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X25Y30.A6      net (fanout=36)       6.154   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X25Y30.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst
    SLICE_X41Y65.B2      net (fanout=26)       5.343   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<57>
    SLICE_X41Y65.CLK     Tas                   0.322   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<11>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<9>11
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_9
    -------------------------------------------------  ---------------------------
    Total                                     12.486ns (0.989ns logic, 11.497ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.813ns (Levels of Logic = 3)
  Clock Path Skew:      1.921ns (2.054 - 0.133)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y12.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X24Y23.A6      net (fanout=36)       3.954   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X24Y23.A       Tilo                  0.205   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X25Y30.A1      net (fanout=16)       1.322   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X25Y30.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst
    SLICE_X41Y65.B2      net (fanout=26)       5.343   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<57>
    SLICE_X41Y65.CLK     Tas                   0.322   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<11>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<9>11
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_9
    -------------------------------------------------  ---------------------------
    Total                                     11.813ns (1.194ns logic, 10.619ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_9 (FF)
  Requirement:          12.500ns
  Data Path Delay:      10.754ns (Levels of Logic = 4)
  Clock Path Skew:      1.921ns (2.054 - 0.133)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y12.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y26.C4      net (fanout=36)       1.410   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y26.C       Tilo                  0.259   N3
                                                       AddressDecoder_inst/oADDRDEC_CS4n
    SLICE_X24Y23.A3      net (fanout=23)       1.226   AddressDecoderCS4n
    SLICE_X24Y23.A       Tilo                  0.205   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X25Y30.A1      net (fanout=16)       1.322   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X25Y30.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst
    SLICE_X41Y65.B2      net (fanout=26)       5.343   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<57>
    SLICE_X41Y65.CLK     Tas                   0.322   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q<11>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/Mmux_m_NextQ<9>11
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOBitFile/OBit/m_Q_9
    -------------------------------------------------  ---------------------------
    Total                                     10.754ns (1.453ns logic, 9.301ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_31 (SLICE_X24Y28.B4), 15 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.917ns (Levels of Logic = 2)
  Clock Path Skew:      2.494ns (2.167 - -0.327)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y9.AQ       Tcko                  0.368   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X24Y28.A4      net (fanout=20)       1.795   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X24Y28.A       Tilo                  0.193   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<63>LogicTrst
    SLICE_X24Y28.B4      net (fanout=28)       0.382   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<63>
    SLICE_X24Y28.CLK     Tah         (-Th)    -0.179   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[31]_ISTOP_DataIn[15]_MUX_507_o11
                                                       CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_31
    -------------------------------------------------  ---------------------------
    Total                                      2.917ns (0.740ns logic, 2.177ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.660ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.559ns (Levels of Logic = 2)
  Clock Path Skew:      2.489ns (2.167 - -0.322)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y11.BQ      Tcko                  0.421   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X24Y28.A2      net (fanout=20)       2.384   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X24Y28.A       Tilo                  0.193   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<63>LogicTrst
    SLICE_X24Y28.B4      net (fanout=28)       0.382   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<63>
    SLICE_X24Y28.CLK     Tah         (-Th)    -0.179   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[31]_ISTOP_DataIn[15]_MUX_507_o11
                                                       CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_31
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (0.793ns logic, 2.766ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      4.189ns (Levels of Logic = 3)
  Clock Path Skew:      2.494ns (2.167 - -0.327)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y9.AQ       Tcko                  0.368   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X24Y23.A2      net (fanout=20)       1.915   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X24Y23.A       Tilo                  0.193   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X24Y28.A3      net (fanout=16)       0.959   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X24Y28.A       Tilo                  0.193   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<63>LogicTrst
    SLICE_X24Y28.B4      net (fanout=28)       0.382   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<63>
    SLICE_X24Y28.CLK     Tah         (-Th)    -0.179   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<63>
                                                       CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[31]_ISTOP_DataIn[15]_MUX_507_o11
                                                       CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_31
    -------------------------------------------------  ---------------------------
    Total                                      4.189ns (0.933ns logic, 3.256ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_41 (SLICE_X25Y30.B5), 15 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_9 (FF)
  Destination:          CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.976ns (Levels of Logic = 3)
  Clock Path Skew:      2.502ns (2.169 - -0.333)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_9 to CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y25.DQ      Tcko                  0.384   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<9>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut_9
    SLICE_X27Y26.A2      net (fanout=2)        0.990   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_BusDataOut<9>
    SLICE_X27Y26.A       Tilo                  0.244   N817
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst_SW1
    SLICE_X25Y30.A5      net (fanout=1)        0.562   N817
    SLICE_X25Y30.A       Tilo                  0.244   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst
    SLICE_X25Y30.B5      net (fanout=26)       0.350   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<57>
    SLICE_X25Y30.CLK     Tah         (-Th)    -0.202   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[41]_ISTOP_DataIn[9]_MUX_529_o11
                                                       CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_41
    -------------------------------------------------  ---------------------------
    Total                                      2.976ns (1.074ns logic, 1.902ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9 (FF)
  Destination:          CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.140ns (Levels of Logic = 3)
  Clock Path Skew:      2.465ns (2.169 - -0.296)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9 to CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y14.CQ      Tcko                  0.384   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<9>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_9
    SLICE_X27Y26.A5      net (fanout=1)        1.154   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<9>
    SLICE_X27Y26.A       Tilo                  0.244   N817
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst_SW1
    SLICE_X25Y30.A5      net (fanout=1)        0.562   N817
    SLICE_X25Y30.A       Tilo                  0.244   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst
    SLICE_X25Y30.B5      net (fanout=26)       0.350   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<57>
    SLICE_X25Y30.CLK     Tah         (-Th)    -0.202   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[41]_ISTOP_DataIn[9]_MUX_529_o11
                                                       CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_41
    -------------------------------------------------  ---------------------------
    Total                                      3.140ns (1.074ns logic, 2.066ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.184ns (Levels of Logic = 2)
  Clock Path Skew:      2.496ns (2.169 - -0.327)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y9.AQ       Tcko                  0.368   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X25Y30.A3      net (fanout=20)       2.020   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X25Y30.A       Tilo                  0.244   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<57>LogicTrst
    SLICE_X25Y30.B5      net (fanout=26)       0.350   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<57>
    SLICE_X25Y30.CLK     Tah         (-Th)    -0.202   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<58>
                                                       CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[41]_ISTOP_DataIn[9]_MUX_529_o11
                                                       CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_41
    -------------------------------------------------  ---------------------------
    Total                                      3.184ns (0.814ns logic, 2.370ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_46 (SLICE_X27Y24.C4), 15 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination:          CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.970ns (Levels of Logic = 2)
  Clock Path Skew:      2.485ns (2.158 - -0.327)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientRDn to CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y9.AQ       Tcko                  0.368   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X27Y24.B3      net (fanout=20)       1.846   LocalBusBridgeAleDec_inst/m_ClientRDn
    SLICE_X27Y24.B       Tilo                  0.244   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<62>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<62>LogicTrst
    SLICE_X27Y24.C4      net (fanout=26)       0.310   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<62>
    SLICE_X27Y24.CLK     Tah         (-Th)    -0.202   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<62>
                                                       CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[46]_ISTOP_DataIn[14]_MUX_524_o11
                                                       CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_46
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (0.814ns logic, 2.156ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.000ns (Levels of Logic = 2)
  Clock Path Skew:      2.480ns (2.158 - -0.322)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y11.BQ      Tcko                  0.421   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X27Y24.B6      net (fanout=20)       1.823   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X27Y24.B       Tilo                  0.244   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<62>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<62>LogicTrst
    SLICE_X27Y24.C4      net (fanout=26)       0.310   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<62>
    SLICE_X27Y24.CLK     Tah         (-Th)    -0.202   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<62>
                                                       CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[46]_ISTOP_DataIn[14]_MUX_524_o11
                                                       CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_46
    -------------------------------------------------  ---------------------------
    Total                                      3.000ns (0.867ns logic, 2.133ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.730ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_14 (FF)
  Destination:          CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.616ns (Levels of Logic = 3)
  Clock Path Skew:      2.476ns (2.158 - -0.318)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Slow Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_14 to CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y13.AQ      Tcko                  0.384   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<15>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_14
    SLICE_X26Y25.D1      net (fanout=1)        1.720   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<14>
    SLICE_X26Y25.D       Tilo                  0.191   SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_TimeOut<15>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<62>LogicTrst_SW1
    SLICE_X27Y24.B2      net (fanout=1)        0.565   N827
    SLICE_X27Y24.B       Tilo                  0.244   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<62>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<62>LogicTrst
    SLICE_X27Y24.C4      net (fanout=26)       0.310   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<62>
    SLICE_X27Y24.CLK     Tah         (-Th)    -0.202   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<62>
                                                       CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/Mmux_m_OBitValue[46]_ISTOP_DataIn[14]_MUX_524_o11
                                                       CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue_46
    -------------------------------------------------  ---------------------------
    Total                                      3.616ns (1.021ns logic, 2.595ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_TX_CLK1 = PERIOD TIMEGRP "TX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_Tx_CLK/CLK2X
  Logical resource: DCM_SP_inst_Tx_CLK/CLK2X
  Location pin: DCM_X0Y6.CLK2X
  Clock network: CLK_Tx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Tx_CLK/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_RX_CLK1 = PERIOD TIMEGRP "RX_CLK1" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.330ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_Rx_CLK/CLK2X
  Logical resource: DCM_SP_inst_Rx_CLK/CLK2X
  Location pin: DCM_X0Y4.CLK2X
  Clock network: CLK_Rx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Location pin: DCM_X0Y4.CLKIN
  Clock network: DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 24.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Logical resource: DCM_SP_inst_Rx_CLK/CLKIN
  Location pin: DCM_X0Y4.CLKIN
  Clock network: DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 314239 paths analyzed, 7501 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.355ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y2.DIA11), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      12.075ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.236 - 0.256)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y12.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X24Y23.A6      net (fanout=36)       3.954   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X24Y23.A       Tilo                  0.205   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X29Y29.A3      net (fanout=16)       1.176   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X29Y29.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst
    SLICE_X7Y4.D2        net (fanout=26)       4.805   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X7Y4.D         Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<11>LogicTrst1
    RAMB16_X0Y2.DIA11    net (fanout=1)        0.709   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<11>
    RAMB16_X0Y2.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     12.075ns (1.431ns logic, 10.644ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_STARM_LX45_EtherCAT/LocalBusBridge_1/m_BusDataOut_11 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      8.666ns (Levels of Logic = 3)
  Clock Path Skew:      -2.475ns (-0.304 - 2.171)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: CNC2_STARM_LX45_EtherCAT/LocalBusBridge_1/m_BusDataOut_11 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.BQ      Tcko                  0.391   CNC2_STARM_LX45_EtherCAT/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_STARM_LX45_EtherCAT/LocalBusBridge_1/m_BusDataOut_11
    SLICE_X29Y25.A5      net (fanout=1)        0.598   CNC2_STARM_LX45_EtherCAT/LocalBusBridge_1/m_BusDataOut<11>
    SLICE_X29Y25.A       Tilo                  0.259   N821
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst_SW1
    SLICE_X29Y29.A1      net (fanout=1)        1.086   N821
    SLICE_X29Y29.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst
    SLICE_X7Y4.D2        net (fanout=26)       4.805   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X7Y4.D         Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<11>LogicTrst1
    RAMB16_X0Y2.DIA11    net (fanout=1)        0.709   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<11>
    RAMB16_X0Y2.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      8.666ns (1.468ns logic, 7.198ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.016ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.236 - 0.256)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y12.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y26.C4      net (fanout=36)       1.410   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y26.C       Tilo                  0.259   N3
                                                       AddressDecoder_inst/oADDRDEC_CS4n
    SLICE_X24Y23.A3      net (fanout=23)       1.226   AddressDecoderCS4n
    SLICE_X24Y23.A       Tilo                  0.205   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X29Y29.A3      net (fanout=16)       1.176   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X29Y29.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst
    SLICE_X7Y4.D2        net (fanout=26)       4.805   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X7Y4.D         Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA1<11>LogicTrst1
    RAMB16_X0Y2.DIA11    net (fanout=1)        0.709   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<11>
    RAMB16_X0Y2.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.016ns (1.690ns logic, 9.326ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y0.DIA23), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_STARM_LX45_EtherCAT/LocalBusBridge_1/m_BusDataOut_7 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      9.497ns (Levels of Logic = 3)
  Clock Path Skew:      -2.430ns (-0.297 - 2.133)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: CNC2_STARM_LX45_EtherCAT/LocalBusBridge_1/m_BusDataOut_7 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.CQ      Tcko                  0.447   CNC2_STARM_LX45_EtherCAT/LocalBusBridge_1/m_BusDataOut<7>
                                                       CNC2_STARM_LX45_EtherCAT/LocalBusBridge_1/m_BusDataOut_7
    SLICE_X23Y25.A3      net (fanout=1)        2.045   CNC2_STARM_LX45_EtherCAT/LocalBusBridge_1/m_BusDataOut<7>
    SLICE_X23Y25.A       Tilo                  0.259   N813
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<55>LogicTrst_SW1
    SLICE_X25Y23.A5      net (fanout=1)        0.582   N813
    SLICE_X25Y23.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<55>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<55>LogicTrst
    SLICE_X3Y2.B1        net (fanout=29)       4.876   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<55>
    SLICE_X3Y2.B         Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<23>LogicTrst1
    RAMB16_X0Y0.DIA23    net (fanout=1)        0.470   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<23>
    RAMB16_X0Y0.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      9.497ns (1.524ns logic, 7.973ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.119ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y12.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X24Y23.A6      net (fanout=36)       3.954   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X24Y23.A       Tilo                  0.205   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X25Y23.A4      net (fanout=16)       0.388   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X25Y23.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<55>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<55>LogicTrst
    SLICE_X3Y2.B1        net (fanout=29)       4.876   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<55>
    SLICE_X3Y2.B         Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<23>LogicTrst1
    RAMB16_X0Y0.DIA23    net (fanout=1)        0.470   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<23>
    RAMB16_X0Y0.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.119ns (1.431ns logic, 9.688ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.114ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y12.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y26.C4      net (fanout=36)       1.410   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y26.C       Tilo                  0.259   N3
                                                       AddressDecoder_inst/oADDRDEC_CS4n
    SLICE_X23Y25.A1      net (fanout=23)       1.032   AddressDecoderCS4n
    SLICE_X23Y25.A       Tilo                  0.259   N813
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<55>LogicTrst_SW1
    SLICE_X25Y23.A5      net (fanout=1)        0.582   N813
    SLICE_X25Y23.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<55>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<55>LogicTrst
    SLICE_X3Y2.B1        net (fanout=29)       4.876   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<55>
    SLICE_X3Y2.B         Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<23>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<23>LogicTrst1
    RAMB16_X0Y0.DIA23    net (fanout=1)        0.470   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<23>
    RAMB16_X0Y0.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.114ns (1.744ns logic, 8.370ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X0Y0.DIA27), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      11.932ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y12.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X24Y23.A6      net (fanout=36)       3.954   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X24Y23.A       Tilo                  0.205   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X29Y29.A3      net (fanout=16)       1.176   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X29Y29.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst
    SLICE_X6Y4.A2        net (fanout=26)       4.641   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X6Y4.A         Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<27>LogicTrst1
    RAMB16_X0Y0.DIA27    net (fanout=1)        0.786   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<27>
    RAMB16_X0Y0.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     11.932ns (1.375ns logic, 10.557ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_STARM_LX45_EtherCAT/LocalBusBridge_1/m_BusDataOut_11 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      8.523ns (Levels of Logic = 3)
  Clock Path Skew:      -2.468ns (-0.297 - 2.171)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: CNC2_STARM_LX45_EtherCAT/LocalBusBridge_1/m_BusDataOut_11 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y31.BQ      Tcko                  0.391   CNC2_STARM_LX45_EtherCAT/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_STARM_LX45_EtherCAT/LocalBusBridge_1/m_BusDataOut_11
    SLICE_X29Y25.A5      net (fanout=1)        0.598   CNC2_STARM_LX45_EtherCAT/LocalBusBridge_1/m_BusDataOut<11>
    SLICE_X29Y25.A       Tilo                  0.259   N821
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst_SW1
    SLICE_X29Y29.A1      net (fanout=1)        1.086   N821
    SLICE_X29Y29.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst
    SLICE_X6Y4.A2        net (fanout=26)       4.641   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X6Y4.A         Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<27>LogicTrst1
    RAMB16_X0Y0.DIA27    net (fanout=1)        0.786   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<27>
    RAMB16_X0Y0.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      8.523ns (1.412ns logic, 7.111ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          12.500ns
  Data Path Delay:      10.873ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y12.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y26.C4      net (fanout=36)       1.410   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X19Y26.C       Tilo                  0.259   N3
                                                       AddressDecoder_inst/oADDRDEC_CS4n
    SLICE_X24Y23.A3      net (fanout=23)       1.226   AddressDecoderCS4n
    SLICE_X24Y23.A       Tilo                  0.205   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst11
    SLICE_X29Y29.A3      net (fanout=16)       1.176   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<48>LogicTrst1
    SLICE_X29Y29.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/HK_Scan_Partition_1/HK_IBusStop/m_OBitValue<60>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<59>LogicTrst
    SLICE_X6Y4.A2        net (fanout=26)       4.641   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/m_IBusOBitDataIn<59>
    SLICE_X6Y4.A         Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA1<5>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/LocalBusBridgesSRICom_1/m_DIA2<27>LogicTrst1
    RAMB16_X0Y0.DIA27    net (fanout=1)        0.786   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_DIA2<27>
    RAMB16_X0Y0.CLKA     Trdck_DIA             0.300   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                     10.873ns (1.634ns logic, 9.239ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y18.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_1 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.070 - 0.068)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_1 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.BQ      Tcko                  0.200   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<3>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_1
    RAMB16_X1Y18.DIA1    net (fanout=1)        0.123   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<1>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.147ns logic, 0.123ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y18.DIA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_10 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.070 - 0.068)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_10 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.CMUX    Tshcko                0.238   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<3>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_10
    RAMB16_X1Y18.DIA10   net (fanout=1)        0.126   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<10>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (0.185ns logic, 0.126ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y18.DIA11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_11 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.311ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.070 - 0.068)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_11 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y36.DMUX    Tshcko                0.238   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<3>
                                                       EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn_11
    RAMB16_X1Y18.DIA11   net (fanout=1)        0.126   EtherCATPartition_inst/LocalBusBridgeEtherCAT_1/m_Tx_DataIn<11>
    RAMB16_X1Y18.CLKA    Trckd_DIA   (-Th)     0.053   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.311ns (0.185ns logic, 0.126ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X0Y2.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y0.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" 
TS_TX_CLK1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 854 paths analyzed, 494 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.064ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (SLICE_X20Y54.C6), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.419ns (Levels of Logic = 3)
  Clock Path Skew:      -0.160ns (2.136 - 2.296)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y70.BQ      Tcko                  0.408   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X21Y59.C5      net (fanout=3)        1.458   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X21Y59.C       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X20Y54.D5      net (fanout=6)        0.630   EtherCATPartition_inst/tx_axis_mac_tready
    SLICE_X20Y54.D       Tilo                  0.205   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X20Y54.C6      net (fanout=1)        0.118   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X20Y54.CLK     Tas                   0.341   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In5
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.419ns (1.213ns logic, 2.206ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.223ns (Levels of Logic = 3)
  Clock Path Skew:      -0.162ns (2.136 - 2.298)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y70.AQ      Tcko                  0.447   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X21Y59.C4      net (fanout=3)        1.223   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X21Y59.C       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X20Y54.D5      net (fanout=6)        0.630   EtherCATPartition_inst/tx_axis_mac_tready
    SLICE_X20Y54.D       Tilo                  0.205   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X20Y54.C6      net (fanout=1)        0.118   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X20Y54.CLK     Tas                   0.341   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In5
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.223ns (1.252ns logic, 1.971ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.898ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3 to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y54.AQ      Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3
    SLICE_X21Y54.A6      net (fanout=16)       0.955   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3
    SLICE_X21Y54.A       Tilo                  0.259   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In1
    SLICE_X20Y54.D2      net (fanout=1)        0.612   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In1
    SLICE_X20Y54.D       Tilo                  0.205   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X20Y54.C6      net (fanout=1)        0.118   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In3
    SLICE_X20Y54.CLK     Tas                   0.341   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4-In5
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      2.898ns (1.213ns logic, 1.685ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3 (SLICE_X20Y54.A3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.190ns (Levels of Logic = 2)
  Clock Path Skew:      -0.160ns (2.136 - 2.296)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y70.BQ      Tcko                  0.408   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X21Y59.C5      net (fanout=3)        1.458   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_reg
    SLICE_X21Y59.C       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X20Y54.A3      net (fanout=6)        0.724   EtherCATPartition_inst/tx_axis_mac_tready
    SLICE_X20Y54.CLK     Tas                   0.341   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3-In3
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.190ns (1.008ns logic, 2.182ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.994ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (2.136 - 2.298)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y70.AQ      Tcko                  0.447   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X21Y59.C4      net (fanout=3)        1.223   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    SLICE_X21Y59.C       Tilo                  0.259   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_mac_tready_int1
    SLICE_X20Y54.A3      net (fanout=6)        0.724   EtherCATPartition_inst/tx_axis_mac_tready
    SLICE_X20Y54.CLK     Tas                   0.341   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3-In3
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      2.994ns (1.047ns logic, 1.947ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 (SLICE_X18Y37.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     16.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.384ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.474 - 0.519)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y55.DQ      Tcko                  0.447   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X17Y38.A3      net (fanout=12)       1.657   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
    SLICE_X17Y38.A       Tilo                  0.259   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X18Y37.CE      net (fanout=3)        0.690   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X18Y37.CLK     Tceck                 0.331   EtherCATPartition_inst/tx_fifo_dout<15>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (1.037ns logic, 2.347ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.332ns (Levels of Logic = 1)
  Clock Path Skew:      -0.045ns (0.474 - 0.519)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y55.DMUX    Tshcko                0.488   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X17Y38.A5      net (fanout=12)       1.564   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2
    SLICE_X17Y38.A       Tilo                  0.259   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X18Y37.CE      net (fanout=3)        0.690   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X18Y37.CLK     Tceck                 0.331   EtherCATPartition_inst/tx_fifo_dout<15>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12
    -------------------------------------------------  ---------------------------
    Total                                      3.332ns (1.078ns logic, 2.254ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.006ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.237 - 0.258)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y47.AMUX    Tshcko                0.455   EtherCATPartition_inst/TxControl_1/_n0202_inv
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X17Y38.A4      net (fanout=13)       1.271   EtherCATPartition_inst/TxControl_1/m_Tx_FIFO_Rd_En
    SLICE_X17Y38.A       Tilo                  0.259   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X18Y37.CE      net (fanout=3)        0.690   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_regout_en
    SLICE_X18Y37.CLK     Tceck                 0.331   EtherCATPartition_inst/tx_fifo_dout<15>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12
    -------------------------------------------------  ---------------------------
    Total                                      3.006ns (1.045ns logic, 1.961ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" TS_TX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7 (SLICE_X12Y55.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y55.AQ      Tcko                  0.200   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1<9>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7
    SLICE_X12Y55.A6      net (fanout=3)        0.022   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1<7>
    SLICE_X12Y55.CLK     Tah         (-Th)    -0.190   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1<9>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7_dpot
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_7
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3 (SLICE_X20Y54.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3 to EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y54.AQ      Tcko                  0.200   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3
    SLICE_X20Y54.A6      net (fanout=16)       0.040   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3
    SLICE_X20Y54.CLK     Tah         (-Th)    -0.190   EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd4
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3-In3
                                                       EtherCATPartition_inst/TxControl_1/m_Tx_State_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.390ns logic, 0.040ns route)
                                                       (90.7% logic, 9.3% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8 (SLICE_X12Y54.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8 (FF)
  Destination:          EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.033 - 0.029)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8 to EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y55.BQ      Tcko                  0.200   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1<9>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_8
    SLICE_X12Y54.DX      net (fanout=3)        0.188   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1<8>
    SLICE_X12Y54.CLK     Tckdi       (-Th)    -0.048   EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<8>
                                                       EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.248ns logic, 0.188ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Tx50MHz_DCM = PERIOD TIMEGRP "CLK_Tx50MHz_DCM" TS_TX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: EtherCATPartition_inst/Tx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: BUFG_Tx_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_TxControl/I0
  Logical resource: BUFG_inst_TxControl/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: CLK_Tx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count<3>/CLK
  Logical resource: EtherCATPartition_inst/TxControl_1/m_Tx_Head_Count_0/CK
  Location pin: SLICE_X20Y55.CLK
  Clock network: BUFG_Tx_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" 
TS_TX_CLK1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3240 paths analyzed, 1644 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.785ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (SLICE_X18Y70.A6), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Last (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.655ns (Levels of Logic = 3)
  Clock Path Skew:      -0.167ns (2.136 - 2.303)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Last to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.AMUX    Tshcko                0.455   EtherCATPartition_inst/TxControl_1/_n0161_inv
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X17Y71.B4      net (fanout=6)        1.545   EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X17Y71.B       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In11
    SLICE_X16Y70.A4      net (fanout=3)        0.411   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In1
    SLICE_X16Y70.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X18Y70.A6      net (fanout=2)        0.491   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X18Y70.CLK     Tas                   0.289   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    -------------------------------------------------  ---------------------------
    Total                                      3.655ns (1.208ns logic, 2.447ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.242ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (2.136 - 2.298)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y57.DQ      Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X16Y70.A2      net (fanout=17)       1.849   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X16Y70.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X18Y70.A6      net (fanout=2)        0.491   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X18Y70.CLK     Tas                   0.289   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    -------------------------------------------------  ---------------------------
    Total                                      3.242ns (0.902ns logic, 2.340ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.675ns (Levels of Logic = 3)
  Clock Path Skew:      0.015ns (0.498 - 0.483)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y92.DQ      Tcko                  0.447   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
    SLICE_X16Y70.D5      net (fanout=12)       2.726   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
    SLICE_X16Y70.D       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_49_o11
    SLICE_X16Y70.A3      net (fanout=3)        0.312   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_ignore_packet_OR_49_o1
    SLICE_X16Y70.A       Tilo                  0.205   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd6
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_state_FSM_FFd4-In3
    SLICE_X18Y70.A6      net (fanout=2)        0.491   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_PWR_24_o_equal_77_o
    SLICE_X18Y70.CLK     Tas                   0.289   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/gate_tready
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (1.146ns logic, 3.529ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (SLICE_X15Y71.B6), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.562ns (Levels of Logic = 3)
  Clock Path Skew:      -0.166ns (2.132 - 2.298)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y57.DQ      Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X14Y71.A2      net (fanout=17)       2.134   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X14Y71.A       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o2_SW0
    SLICE_X15Y71.A6      net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/N180
    SLICE_X15Y71.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o4
    SLICE_X15Y71.B6      net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o
    SLICE_X15Y71.CLK     Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    -------------------------------------------------  ---------------------------
    Total                                      3.562ns (1.192ns logic, 2.370ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.502ns (Levels of Logic = 3)
  Clock Path Skew:      -0.166ns (2.132 - 2.298)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y57.DQ      Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X14Y69.D4      net (fanout=17)       1.711   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X14Y69.D       Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o3
    SLICE_X15Y71.A3      net (fanout=1)        0.481   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o3
    SLICE_X15Y71.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o4
    SLICE_X15Y71.B6      net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o
    SLICE_X15Y71.CLK     Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    -------------------------------------------------  ---------------------------
    Total                                      3.502ns (1.192ns logic, 2.310ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.278ns (Levels of Logic = 2)
  Clock Path Skew:      0.011ns (0.494 - 0.483)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y92.DQ      Tcko                  0.447   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
    SLICE_X15Y71.A5      net (fanout=12)       3.132   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/ACK_OUT
    SLICE_X15Y71.A       Tilo                  0.259   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o4
    SLICE_X15Y71.B6      net (fanout=1)        0.118   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/next_tx_state[3]_tx_state[3]_OR_24_o
    SLICE_X15Y71.CLK     Tas                   0.322   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_valid
    -------------------------------------------------  ---------------------------
    Total                                      4.278ns (1.028ns logic, 3.250ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert (SLICE_X14Y71.B4), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Valid (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.389ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (2.132 - 2.298)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Valid to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y57.DQ      Tcko                  0.408   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X14Y71.A2      net (fanout=17)       2.134   EtherCATPartition_inst/TxControl_1/m_Mac_Valid
    SLICE_X14Y71.AMUX    Tilo                  0.261   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set_SW0
    SLICE_X14Y71.B4      net (fanout=1)        0.297   EtherCATPartition_inst/MAC100/N217
    SLICE_X14Y71.CLK     Tas                   0.289   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (0.958ns logic, 2.431ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Last (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.047ns (Levels of Logic = 2)
  Clock Path Skew:      -0.171ns (2.132 - 2.303)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Last to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y59.AMUX    Tshcko                0.455   EtherCATPartition_inst/TxControl_1/_n0161_inv
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X14Y71.A1      net (fanout=6)        1.745   EtherCATPartition_inst/TxControl_1/m_Mac_Last
    SLICE_X14Y71.AMUX    Tilo                  0.261   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set_SW0
    SLICE_X14Y71.B4      net (fanout=1)        0.297   EtherCATPartition_inst/MAC100/N217
    SLICE_X14Y71.CLK     Tas                   0.289   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    -------------------------------------------------  ---------------------------
    Total                                      3.047ns (1.005ns logic, 2.042ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert (FF)
  Requirement:          40.000ns
  Data Path Delay:      1.670ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.231 - 0.245)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y71.CQ      Tcko                  0.391   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
    SLICE_X14Y71.A5      net (fanout=5)        0.432   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/early_deassert
    SLICE_X14Y71.AMUX    Tilo                  0.261   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set_SW0
    SLICE_X14Y71.B4      net (fanout=1)        0.297   EtherCATPartition_inst/MAC100/N217
    SLICE_X14Y71.CLK     Tas                   0.289   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert_glue_set
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/force_assert
    -------------------------------------------------  ---------------------------
    Total                                      1.670ns (0.941ns logic, 0.729ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" TS_TX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_2 (SLICE_X21Y57.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/TxControl_1/m_Mac_Data_2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.883ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (1.160 - 1.084)
  Source Clock:         BUFG_Tx_CLK_50MHz rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/TxControl_1/m_Mac_Data_2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y47.BQ      Tcko                  0.198   EtherCATPartition_inst/TxControl_1/m_Mac_Data<5>
                                                       EtherCATPartition_inst/TxControl_1/m_Mac_Data_2
    SLICE_X21Y57.CX      net (fanout=2)        0.626   EtherCATPartition_inst/TxControl_1/m_Mac_Data<2>
    SLICE_X21Y57.CLK     Tckdi       (-Th)    -0.059   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/G_AXI_SHIM.tx_axi_shim/tx_data_hold_2
    -------------------------------------------------  ---------------------------
    Total                                      0.883ns (0.257ns logic, 0.626ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_11 (SLICE_X46Y84.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_11 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_11 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y84.DQ      Tcko                  0.200   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/PAUSE_SOURCE_HELD<11>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_11
    SLICE_X46Y84.D6      net (fanout=2)        0.021   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/PAUSE_SOURCE_HELD<11>
    SLICE_X46Y84.CLK     Tah         (-Th)    -0.190   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/PAUSE_SOURCE_HELD<11>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_11_dpot
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/TX/PAUSE_SOURCE_HELD_11
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT_2 (SLICE_X46Y104.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT_2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Tx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT_2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y104.AQ     Tcko                  0.200   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT<2>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT_2
    SLICE_X46Y104.A6     net (fanout=3)        0.022   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT<2>
    SLICE_X46Y104.CLK    Tah         (-Th)    -0.190   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT<2>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT_2_rstpot
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Tx25MHz_DCM = PERIOD TIMEGRP "CLK_Tx25MHz_DCM" TS_TX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_Tx_FB/I0
  Logical resource: BUFG_inst_Tx_FB/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_Tx25MHz_DCM
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT_0/CK
  Location pin: SLICE_X46Y105.CLK
  Clock network: BUFG_Tx_CLK_25MHz_FB
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/TXGEN/TX_SM1/FRAME_COUNT_1/CK
  Location pin: SLICE_X46Y105.CLK
  Clock network: BUFG_Tx_CLK_25MHz_FB
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" 
TS_RX_CLK1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1159 paths analyzed, 537 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.437ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10 (SLICE_X23Y35.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.786ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (1.916 - 2.082)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y66.DQ      Tcko                  0.391   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X7Y62.D2       net (fanout=9)        1.394   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X7Y62.DMUX     Tilo                  0.313   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X7Y62.C4       net (fanout=1)        0.296   N489
    SLICE_X7Y62.C        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X23Y35.CE      net (fanout=4)        2.817   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X23Y35.CLK     Tceck                 0.316   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.786ns (1.279ns logic, 4.507ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.761ns (Levels of Logic = 3)
  Clock Path Skew:      -0.057ns (0.571 - 0.628)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y64.AQ       Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8
    SLICE_X7Y62.B1       net (fanout=3)        0.786   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<8>
    SLICE_X7Y62.B        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X7Y62.A5       net (fanout=1)        0.187   N491
    SLICE_X7Y62.A        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X7Y62.C2       net (fanout=2)        0.431   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X7Y62.C        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X23Y35.CE      net (fanout=4)        2.817   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X23Y35.CLK     Tceck                 0.316   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.761ns (1.540ns logic, 4.221ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_7 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.589ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.479 - 0.531)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_7 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y63.DQ       Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_7
    SLICE_X7Y62.B2       net (fanout=3)        0.614   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<7>
    SLICE_X7Y62.B        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X7Y62.A5       net (fanout=1)        0.187   N491
    SLICE_X7Y62.A        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X7Y62.C2       net (fanout=2)        0.431   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X7Y62.C        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X23Y35.CE      net (fanout=4)        2.817   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X23Y35.CLK     Tceck                 0.316   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.589ns (1.540ns logic, 4.049ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8 (SLICE_X23Y36.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.784ns (Levels of Logic = 2)
  Clock Path Skew:      -0.168ns (1.914 - 2.082)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y66.DQ      Tcko                  0.391   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X7Y62.D2       net (fanout=9)        1.394   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X7Y62.DMUX     Tilo                  0.313   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X7Y62.C4       net (fanout=1)        0.296   N489
    SLICE_X7Y62.C        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X23Y36.CE      net (fanout=4)        2.791   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X23Y36.CLK     Tceck                 0.340   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<9>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.784ns (1.303ns logic, 4.481ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.759ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.569 - 0.628)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y64.AQ       Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8
    SLICE_X7Y62.B1       net (fanout=3)        0.786   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<8>
    SLICE_X7Y62.B        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X7Y62.A5       net (fanout=1)        0.187   N491
    SLICE_X7Y62.A        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X7Y62.C2       net (fanout=2)        0.431   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X7Y62.C        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X23Y36.CE      net (fanout=4)        2.791   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X23Y36.CLK     Tceck                 0.340   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<9>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.759ns (1.564ns logic, 4.195ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_7 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.587ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.477 - 0.531)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_7 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y63.DQ       Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_7
    SLICE_X7Y62.B2       net (fanout=3)        0.614   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<7>
    SLICE_X7Y62.B        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X7Y62.A5       net (fanout=1)        0.187   N491
    SLICE_X7Y62.A        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X7Y62.C2       net (fanout=2)        0.431   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X7Y62.C        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X23Y36.CE      net (fanout=4)        2.791   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X23Y36.CLK     Tceck                 0.340   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<9>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_8
    -------------------------------------------------  ---------------------------
    Total                                      5.587ns (1.564ns logic, 4.023ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9 (SLICE_X23Y36.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.760ns (Levels of Logic = 2)
  Clock Path Skew:      -0.168ns (1.914 - 2.082)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y66.DQ      Tcko                  0.391   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X7Y62.D2       net (fanout=9)        1.394   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X7Y62.DMUX     Tilo                  0.313   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv_SW0
    SLICE_X7Y62.C4       net (fanout=1)        0.296   N489
    SLICE_X7Y62.C        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X23Y36.CE      net (fanout=4)        2.791   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X23Y36.CLK     Tceck                 0.316   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<9>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.760ns (1.279ns logic, 4.481ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.735ns (Levels of Logic = 3)
  Clock Path Skew:      -0.059ns (0.569 - 0.628)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y64.AQ       Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<10>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_8
    SLICE_X7Y62.B1       net (fanout=3)        0.786   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<8>
    SLICE_X7Y62.B        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X7Y62.A5       net (fanout=1)        0.187   N491
    SLICE_X7Y62.A        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X7Y62.C2       net (fanout=2)        0.431   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X7Y62.C        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X23Y36.CE      net (fanout=4)        2.791   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X23Y36.CLK     Tceck                 0.316   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<9>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.735ns (1.540ns logic, 4.195ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_7 (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.563ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.477 - 0.531)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_7 to EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y63.DQ       Tcko                  0.447   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<7>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count_7
    SLICE_X7Y62.B2       net (fanout=3)        0.614   EtherCATPartition_inst/RxControl_1/m_Rx_Head_Count<7>
    SLICE_X7Y62.B        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2_SW0
    SLICE_X7Y62.A5       net (fanout=1)        0.187   N491
    SLICE_X7Y62.A        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X7Y62.C2       net (fanout=2)        0.431   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3-In2
    SLICE_X7Y62.C        Tilo                  0.259   EtherCATPartition_inst/RxControl_1/_n0289_inv
                                                       EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X23Y36.CE      net (fanout=4)        2.791   EtherCATPartition_inst/RxControl_1/_n0263_inv
    SLICE_X23Y36.CLK     Tceck                 0.316   EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count<9>
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_Write_Count_9
    -------------------------------------------------  ---------------------------
    Total                                      5.563ns (1.540ns logic, 4.023ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" TS_RX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (SLICE_X9Y63.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.224ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid (FF)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.761ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (1.028 - 0.976)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y66.DQ      Tcko                  0.198   EtherCATPartition_inst/rx_axis_mac_tvalid
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/rx_axi_shim/rx_mac_tvalid
    SLICE_X9Y63.A6       net (fanout=9)        0.348   EtherCATPartition_inst/rx_axis_mac_tvalid
    SLICE_X9Y63.CLK      Tah         (-Th)    -0.215   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In2
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.761ns (0.413ns logic, 0.348ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y16.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.258ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6 (FF)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.AQ      Tcko                  0.200   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<9>
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6
    RAMB16_X1Y16.ADDRA10 net (fanout=2)        0.127   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<6>
    RAMB16_X1Y16.CLKA    Trckc_ADDRA (-Th)     0.066   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (0.134ns logic, 0.127ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y16.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8 (FF)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y33.CQ      Tcko                  0.200   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<9>
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8
    RAMB16_X1Y16.ADDRA12 net (fanout=2)        0.129   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2<8>
    RAMB16_X1Y16.CLKA    Trckc_ADDRA (-Th)     0.066   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.263ns (0.134ns logic, 0.129ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Rx50MHz_DCM = PERIOD TIMEGRP "CLK_Rx50MHz_DCM" TS_RX_CLK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y16.CLKA
  Clock network: BUFG_Rx_CLK_50MHz
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_RxControl/I0
  Logical resource: BUFG_inst_RxControl/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: CLK_Rx50MHz_DCM
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/rx_phy_error/CLK
  Logical resource: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4/CK
  Location pin: SLICE_X8Y59.CLK
  Clock network: BUFG_Rx_CLK_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" 
TS_RX_CLK1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4271 paths analyzed, 1547 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.980ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int (SLICE_X13Y101.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.824ns (Levels of Logic = 3)
  Clock Path Skew:      -0.181ns (1.897 - 2.078)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.DMUX     Tshcko                0.455   EtherCATPartition_inst/rx_phy_error
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X14Y78.C3      net (fanout=31)       2.111   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X14Y78.C       Tilo                  0.204   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_476_o1
    SLICE_X10Y104.D5     net (fanout=93)       2.797   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_476_o
    SLICE_X10Y104.DMUX   Tilo                  0.261   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1_SW0
    SLICE_X10Y104.B4     net (fanout=1)        0.897   EtherCATPartition_inst/MAC100/N168
    SLICE_X10Y104.B      Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X13Y101.CE     net (fanout=3)        0.580   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X13Y101.CLK    Tceck                 0.316   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int
    -------------------------------------------------  ---------------------------
    Total                                      7.824ns (1.439ns logic, 6.385ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.538ns (Levels of Logic = 3)
  Clock Path Skew:      -0.185ns (1.897 - 2.082)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y62.DMUX     Tshcko                0.461   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X14Y78.C4      net (fanout=41)       1.819   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X14Y78.C       Tilo                  0.204   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_476_o1
    SLICE_X10Y104.D5     net (fanout=93)       2.797   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_476_o
    SLICE_X10Y104.DMUX   Tilo                  0.261   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1_SW0
    SLICE_X10Y104.B4     net (fanout=1)        0.897   EtherCATPartition_inst/MAC100/N168
    SLICE_X10Y104.B      Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X13Y101.CE     net (fanout=3)        0.580   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X13Y101.CLK    Tceck                 0.316   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int
    -------------------------------------------------  ---------------------------
    Total                                      7.538ns (1.445ns logic, 6.093ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.474ns (Levels of Logic = 3)
  Clock Path Skew:      -0.186ns (1.897 - 2.083)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y63.BQ       Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X14Y78.C6      net (fanout=35)       1.825   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X14Y78.C       Tilo                  0.204   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_476_o1
    SLICE_X10Y104.D5     net (fanout=93)       2.797   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_476_o
    SLICE_X10Y104.DMUX   Tilo                  0.261   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1_SW0
    SLICE_X10Y104.B4     net (fanout=1)        0.897   EtherCATPartition_inst/MAC100/N168
    SLICE_X10Y104.B      Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X13Y101.CE     net (fanout=3)        0.580   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X13Y101.CLK    Tceck                 0.316   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/pauseaddressmatch_int
    -------------------------------------------------  ---------------------------
    Total                                      7.474ns (1.375ns logic, 6.099ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int (SLICE_X12Y101.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.823ns (Levels of Logic = 3)
  Clock Path Skew:      -0.181ns (1.897 - 2.078)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.DMUX     Tshcko                0.455   EtherCATPartition_inst/rx_phy_error
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X14Y78.C3      net (fanout=31)       2.111   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X14Y78.C       Tilo                  0.204   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_476_o1
    SLICE_X10Y104.D5     net (fanout=93)       2.797   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_476_o
    SLICE_X10Y104.DMUX   Tilo                  0.261   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1_SW0
    SLICE_X10Y104.B4     net (fanout=1)        0.897   EtherCATPartition_inst/MAC100/N168
    SLICE_X10Y104.B      Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X12Y101.CE     net (fanout=3)        0.580   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X12Y101.CLK    Tceck                 0.315   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
    -------------------------------------------------  ---------------------------
    Total                                      7.823ns (1.438ns logic, 6.385ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.537ns (Levels of Logic = 3)
  Clock Path Skew:      -0.185ns (1.897 - 2.082)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y62.DMUX     Tshcko                0.461   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X14Y78.C4      net (fanout=41)       1.819   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X14Y78.C       Tilo                  0.204   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_476_o1
    SLICE_X10Y104.D5     net (fanout=93)       2.797   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_476_o
    SLICE_X10Y104.DMUX   Tilo                  0.261   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1_SW0
    SLICE_X10Y104.B4     net (fanout=1)        0.897   EtherCATPartition_inst/MAC100/N168
    SLICE_X10Y104.B      Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X12Y101.CE     net (fanout=3)        0.580   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X12Y101.CLK    Tceck                 0.315   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
    -------------------------------------------------  ---------------------------
    Total                                      7.537ns (1.444ns logic, 6.093ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.473ns (Levels of Logic = 3)
  Clock Path Skew:      -0.186ns (1.897 - 2.083)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y63.BQ       Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X14Y78.C6      net (fanout=35)       1.825   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X14Y78.C       Tilo                  0.204   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_476_o1
    SLICE_X10Y104.D5     net (fanout=93)       2.797   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_476_o
    SLICE_X10Y104.DMUX   Tilo                  0.261   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1_SW0
    SLICE_X10Y104.B4     net (fanout=1)        0.897   EtherCATPartition_inst/MAC100/N168
    SLICE_X10Y104.B      Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X12Y101.CE     net (fanout=3)        0.580   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X12Y101.CLK    Tceck                 0.315   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/broadcastaddressmatch_int
    -------------------------------------------------  ---------------------------
    Total                                      7.473ns (1.374ns logic, 6.099ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int (SLICE_X11Y101.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.794ns (Levels of Logic = 3)
  Clock Path Skew:      -0.181ns (1.897 - 2.078)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y59.DMUX     Tshcko                0.455   EtherCATPartition_inst/rx_phy_error
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X14Y78.C3      net (fanout=31)       2.111   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd4
    SLICE_X14Y78.C       Tilo                  0.204   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_476_o1
    SLICE_X10Y104.D5     net (fanout=93)       2.797   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_476_o
    SLICE_X10Y104.DMUX   Tilo                  0.261   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1_SW0
    SLICE_X10Y104.B4     net (fanout=1)        0.897   EtherCATPartition_inst/MAC100/N168
    SLICE_X10Y104.B      Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X11Y101.CE     net (fanout=3)        0.503   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X11Y101.CLK    Tceck                 0.363   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int
    -------------------------------------------------  ---------------------------
    Total                                      7.794ns (1.486ns logic, 6.308ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.508ns (Levels of Logic = 3)
  Clock Path Skew:      -0.185ns (1.897 - 2.082)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y62.DMUX     Tshcko                0.461   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X14Y78.C4      net (fanout=41)       1.819   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    SLICE_X14Y78.C       Tilo                  0.204   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_476_o1
    SLICE_X10Y104.D5     net (fanout=93)       2.797   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_476_o
    SLICE_X10Y104.DMUX   Tilo                  0.261   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1_SW0
    SLICE_X10Y104.B4     net (fanout=1)        0.897   EtherCATPartition_inst/MAC100/N168
    SLICE_X10Y104.B      Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X11Y101.CE     net (fanout=3)        0.503   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X11Y101.CLK    Tceck                 0.363   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int
    -------------------------------------------------  ---------------------------
    Total                                      7.508ns (1.492ns logic, 6.016ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.444ns (Levels of Logic = 3)
  Clock Path Skew:      -0.186ns (1.897 - 2.083)
  Source Clock:         BUFG_Rx_CLK_50MHz rising at 20.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.485ns

  Clock Uncertainty:          0.485ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y63.BQ       Tcko                  0.391   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X14Y78.C6      net (fanout=35)       1.825   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd3
    SLICE_X14Y78.C       Tilo                  0.204   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/RXGEN/FRAME_DECODER/ADD_CONTROL_FRAME
                                                       EtherCATPartition_inst/rx_ready_m_rx_enable_AND_476_o1
    SLICE_X10Y104.D5     net (fanout=93)       2.797   EtherCATPartition_inst/rx_ready_m_rx_enable_AND_476_o
    SLICE_X10Y104.DMUX   Tilo                  0.261   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1_SW0
    SLICE_X10Y104.B4     net (fanout=1)        0.897   EtherCATPartition_inst/MAC100/N168
    SLICE_X10Y104.B      Tilo                  0.203   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/rx_data_valid_reg2
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X11Y101.CE     net (fanout=3)        0.503   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/_n0349_inv1
    SLICE_X11Y101.CLK    Tceck                 0.363   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/address_match
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/specialpauseaddressmatch_int
    -------------------------------------------------  ---------------------------
    Total                                      7.444ns (1.422ns logic, 6.022ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" TS_RX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/BAD_OPCODE_INT (SLICE_X15Y78.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/BAD_OPCODE_INT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/BAD_OPCODE_INT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.DQ      Tcko                  0.198   EtherCATPartition_inst/rx_reset_out
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X15Y78.SR      net (fanout=93)       0.322   EtherCATPartition_inst/rx_reset_out
    SLICE_X15Y78.CLK     Tcksr       (-Th)     0.138   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/BAD_OPCODE_INT
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.060ns logic, 0.322ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG4_2 (SLICE_X8Y99.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG3_2 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG4_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG3_2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y99.CQ       Tcko                  0.200   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG3_3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG3_2
    SLICE_X8Y99.C5       net (fanout=2)        0.066   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG3_2
    SLICE_X8Y99.CLK      Tah         (-Th)    -0.121   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG3_3
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG3_2_rt
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG4_2
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.321ns logic, 0.066ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT (SLICE_X15Y78.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4 (FF)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y79.DQ      Tcko                  0.198   EtherCATPartition_inst/rx_reset_out
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/SYNC_RX_RESET_I/R4
    SLICE_X15Y78.SR      net (fanout=93)       0.322   EtherCATPartition_inst/rx_reset_out
    SLICE_X15Y78.CLK     Tcksr       (-Th)     0.127   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/FLOW/RX/PAUSE_REQ_INT
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.071ns logic, 0.322ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_Rx25MHz_DCM = PERIOD TIMEGRP "CLK_Rx25MHz_DCM" TS_RX_CLK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst_Rx_FB/I0
  Logical resource: BUFG_inst_Rx_FB/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_Rx25MHz_DCM
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
  Location pin: SLICE_X22Y108.CLK
  Clock network: BUFG_Rx_CLK_25MHz_FB
--------------------------------------------------------------------------------
Slack: 38.962ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/expected_pause_data<3>/CLK
  Logical resource: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
  Location pin: SLICE_X22Y108.CLK
  Clock network: BUFG_Rx_CLK_25MHz_FB
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.080ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X1Y7.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.080ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_469_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.CQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X1Y7.A4        net (fanout=654)      3.620   startup_reset
    SLICE_X1Y7.A         Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_470_o1
    SLICE_X1Y7.SR        net (fanout=2)        0.474   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_470_o
    SLICE_X1Y7.CLK       Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.080ns (0.986ns logic, 4.094ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.642ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_469_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.BQ       Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X1Y7.A1        net (fanout=2)        2.182   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X1Y7.A         Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_470_o1
    SLICE_X1Y7.SR        net (fanout=2)        0.474   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_470_o
    SLICE_X1Y7.CLK       Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.642ns (0.986ns logic, 2.656ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X1Y7.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.810ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.690ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.CQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X1Y7.A4        net (fanout=654)      3.620   startup_reset
    SLICE_X1Y7.AMUX      Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_469_o1
    SLICE_X1Y7.CLK       net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_469_o
    -------------------------------------------------  ---------------------------
    Total                                      4.690ns (0.760ns logic, 3.930ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.248ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.252ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.BQ       Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X1Y7.A1        net (fanout=2)        2.182   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X1Y7.AMUX      Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_469_o1
    SLICE_X1Y7.CLK       net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_469_o
    -------------------------------------------------  ---------------------------
    Total                                      3.252ns (0.760ns logic, 2.492ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X1Y7.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.150ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_469_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.BQ       Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X1Y7.A1        net (fanout=2)        1.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X1Y7.A         Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_470_o1
    SLICE_X1Y7.SR        net (fanout=2)        0.291   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_470_o
    SLICE_X1Y7.CLK       Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (0.545ns logic, 1.605ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.197ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_469_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.CQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X1Y7.A4        net (fanout=654)      2.361   startup_reset
    SLICE_X1Y7.A         Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_470_o1
    SLICE_X1Y7.SR        net (fanout=2)        0.291   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_470_o
    SLICE_X1Y7.CLK       Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.197ns (0.545ns logic, 2.652ns route)
                                                       (17.0% logic, 83.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X1Y7.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.918ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.918ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.BQ       Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X1Y7.A1        net (fanout=2)        1.314   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X1Y7.AMUX      Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_469_o1
    SLICE_X1Y7.CLK       net (fanout=2)        0.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_469_o
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (0.437ns logic, 1.481ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X1Y7.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.965ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.965ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.CQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X1Y7.A4        net (fanout=654)      2.361   startup_reset
    SLICE_X1Y7.AMUX      Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_469_o1
    SLICE_X1Y7.CLK       net (fanout=2)        0.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_469_o
    -------------------------------------------------  ---------------------------
    Total                                      2.965ns (0.437ns logic, 2.528ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.750ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X3Y11.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.750ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_467_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.CQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X3Y11.A4       net (fanout=654)      2.944   startup_reset
    SLICE_X3Y11.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_468_o1
    SLICE_X3Y11.SR       net (fanout=2)        0.820   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_468_o
    SLICE_X3Y11.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.750ns (0.986ns logic, 3.764ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_467_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.DQ       Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X3Y11.A3       net (fanout=2)        1.598   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X3Y11.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_468_o1
    SLICE_X3Y11.SR       net (fanout=2)        0.820   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_468_o
    SLICE_X3Y11.CLK      Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.404ns (0.986ns logic, 2.418ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X3Y11.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  8.486ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.014ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.CQ      Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X3Y11.A4       net (fanout=654)      2.944   startup_reset
    SLICE_X3Y11.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_467_o1
    SLICE_X3Y11.CLK      net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_467_o
    -------------------------------------------------  ---------------------------
    Total                                      4.014ns (0.760ns logic, 3.254ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.832ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.668ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.DQ       Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X3Y11.A3       net (fanout=2)        1.598   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X3Y11.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_467_o1
    SLICE_X3Y11.CLK      net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_467_o
    -------------------------------------------------  ---------------------------
    Total                                      2.668ns (0.760ns logic, 1.908ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X3Y11.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.912ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.912ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_467_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.DQ       Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X3Y11.A3       net (fanout=2)        0.941   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X3Y11.A        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_468_o1
    SLICE_X3Y11.SR       net (fanout=2)        0.426   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_468_o
    SLICE_X3Y11.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.912ns (0.545ns logic, 1.367ns route)
                                                       (28.5% logic, 71.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.889ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.889ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_467_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.CQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X3Y11.A4       net (fanout=654)      1.918   startup_reset
    SLICE_X3Y11.A        Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_468_o1
    SLICE_X3Y11.SR       net (fanout=2)        0.426   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_468_o
    SLICE_X3Y11.CLK      Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.889ns (0.545ns logic, 2.344ns route)
                                                       (18.9% logic, 81.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X3Y11.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.545ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.545ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.DQ       Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X3Y11.A3       net (fanout=2)        0.941   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X3Y11.AMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_467_o1
    SLICE_X3Y11.CLK      net (fanout=2)        0.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_467_o
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (0.437ns logic, 1.108ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X3Y11.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.522ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.522ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y12.CQ      Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X3Y11.A4       net (fanout=654)      1.918   startup_reset
    SLICE_X3Y11.AMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_467_o1
    SLICE_X3Y11.CLK      net (fanout=2)        0.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_467_o
    -------------------------------------------------  ---------------------------
    Total                                      2.522ns (0.437ns logic, 2.085ns route)
                                                       (17.3% logic, 82.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.829ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (SLICE_X1Y46.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.171ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               SRI_RX<0> (PAD)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.229ns (Levels of Logic = 1)
  Clock Path Delay:     0.800ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: SRI_RX<0> to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B2.I                 Tiopi                 1.310   SRI_RX<0>
                                                       SRI_RX<0>
                                                       SRI_RX_0_IBUF
                                                       ProtoComp999.IMUX.2
    SLICE_X1Y46.AX       net (fanout=1)        5.856   SRI_RX_0_IBUF
    SLICE_X1Y46.CLK      Tdick                 0.063   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      7.229ns (1.373ns logic, 5.856ns route)
                                                       (19.0% logic, 81.0% route)

  Minimum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp999.IMUX.5
    BUFIO2_X3Y10.I       net (fanout=2)        1.760   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.622   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.037   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.836   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X1Y46.CLK      net (fanout=452)      1.191   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.800ns (-3.609ns logic, 4.409ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X17Y42.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.398ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.993ns (Levels of Logic = 2)
  Clock Path Delay:     0.791ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G1.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp999.IMUX.23
    SLICE_X9Y59.B1       net (fanout=4)        3.255   RX_DV1_IBUF
    SLICE_X9Y59.BMUX     Tilo                  0.313   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_533_o1
    SLICE_X17Y42.SR      net (fanout=3)        1.767   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_533_o
    SLICE_X17Y42.CLK     Trck                  0.348   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      6.993ns (1.971ns logic, 5.022ns route)
                                                       (28.2% logic, 71.8% route)

  Minimum Clock Path at Slow Process Corner: g_clk to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp999.IMUX.5
    BUFIO2_X3Y10.I       net (fanout=2)        1.760   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.622   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.037   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.836   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X17Y42.CLK     net (fanout=452)      1.182   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (-3.609ns logic, 4.400ns route)

--------------------------------------------------------------------------------
Slack (setup path):     18.666ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      6.725ns (Levels of Logic = 2)
  Clock Path Delay:     0.791ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp999.IMUX.22
    SLICE_X9Y59.B5       net (fanout=4)        2.987   RX_ER1_IBUF
    SLICE_X9Y59.BMUX     Tilo                  0.313   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_533_o1
    SLICE_X17Y42.SR      net (fanout=3)        1.767   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_533_o
    SLICE_X17Y42.CLK     Trck                  0.348   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      6.725ns (1.971ns logic, 4.754ns route)
                                                       (29.3% logic, 70.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp999.IMUX.5
    BUFIO2_X3Y10.I       net (fanout=2)        1.760   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.622   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.037   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.836   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X17Y42.CLK     net (fanout=452)      1.182   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (-3.609ns logic, 4.400ns route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientWRn (SLICE_X30Y11.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     20.640ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               lb_wr_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.764ns (Levels of Logic = 1)
  Clock Path Delay:     0.804ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: lb_wr_n to LocalBusBridgeAleDec_inst/m_ClientWRn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U16.I                Tiopi                 1.310   lb_wr_n
                                                       lb_wr_n
                                                       lb_wr_n_IBUF
                                                       ProtoComp999.IMUX.7
    SLICE_X30Y11.BX      net (fanout=2)        3.368   lb_wr_n_IBUF
    SLICE_X30Y11.CLK     Tdick                 0.086   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    -------------------------------------------------  ---------------------------
    Total                                      4.764ns (1.396ns logic, 3.368ns route)
                                                       (29.3% logic, 70.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientWRn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp999.IMUX.5
    BUFIO2_X3Y10.I       net (fanout=2)        1.760   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.622   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.037   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.836   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.197   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X30Y11.CLK     net (fanout=452)      1.195   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (-3.609ns logic, 4.413ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0 (SLICE_X34Y112.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               rio_Rx<1> (PAD)
  Destination:          CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.923ns (Levels of Logic = 1)
  Clock Path Delay:     3.469ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: rio_Rx<1> to CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C8.I                 Tiopi                 1.126   rio_Rx<1>
                                                       rio_Rx<1>
                                                       rio_Rx_1_IBUF
                                                       ProtoComp999.IMUX.25
    SLICE_X34Y112.AX     net (fanout=1)        2.747   rio_Rx_1_IBUF
    SLICE_X34Y112.CLK    Tckdi       (-Th)    -0.050   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q<3>
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.923ns (1.176ns logic, 2.747ns route)
                                                       (30.0% logic, 70.0% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/NoiseFilter/BCell[0].Filter/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp999.IMUX.5
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X34Y112.CLK    net (fanout=348)      1.239   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.469ns (1.519ns logic, 1.950ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientCSn (SLICE_X24Y12.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.330ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               lb_cs_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.875ns (Levels of Logic = 1)
  Clock Path Delay:     1.145ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: lb_cs_n to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    T3.I                 Tiopi                 0.763   lb_cs_n
                                                       lb_cs_n
                                                       lb_cs_n_IBUF
                                                       ProtoComp999.IMUX.4
    SLICE_X24Y12.AX      net (fanout=2)        2.064   lb_cs_n_IBUF
    SLICE_X24Y12.CLK     Tckdi       (-Th)    -0.048   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (0.811ns logic, 2.064ns route)
                                                       (28.2% logic, 71.8% route)

  Maximum Clock Path at Fast Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientCSn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp999.IMUX.5
    BUFIO2_X3Y10.I       net (fanout=2)        1.333   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.903   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.437   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X24Y12.CLK     net (fanout=452)      0.747   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (-1.823ns logic, 2.968ns route)

--------------------------------------------------------------------------------

Paths for end point LocalBusBridgeAleDec_inst/m_ClientRDn (SLICE_X31Y9.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.371ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               lb_rd_n (PAD)
  Destination:          LocalBusBridgeAleDec_inst/m_ClientRDn (FF)
  Destination Clock:    BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.887ns (Levels of Logic = 1)
  Clock Path Delay:     1.116ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: lb_rd_n to LocalBusBridgeAleDec_inst/m_ClientRDn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U15.I                Tiopi                 0.763   lb_rd_n
                                                       lb_rd_n
                                                       lb_rd_n_IBUF
                                                       ProtoComp999.IMUX.6
    SLICE_X31Y9.AX       net (fanout=2)        2.065   lb_rd_n_IBUF
    SLICE_X31Y9.CLK      Tckdi       (-Th)    -0.059   LocalBusBridgeAleDec_inst/m_ClientRDn
                                                       LocalBusBridgeAleDec_inst/m_ClientRDn
    -------------------------------------------------  ---------------------------
    Total                                      2.887ns (0.822ns logic, 2.065ns route)
                                                       (28.5% logic, 71.5% route)

  Maximum Clock Path at Fast Process Corner: g_clk to LocalBusBridgeAleDec_inst/m_ClientRDn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.887   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp999.IMUX.5
    BUFIO2_X3Y10.I       net (fanout=2)        1.333   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.451   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.903   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.437   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.063   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X31Y9.CLK      net (fanout=452)      0.718   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.116ns (-1.823ns logic, 2.939ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  12.979ns.
--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (A3.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.021ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.164ns (Levels of Logic = 2)
  Clock Path Delay:     1.415ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp999.IMUX.5
    BUFIO2_X3Y10.I       net (fanout=2)        1.991   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.706   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.100   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.941   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X10Y30.CLK     net (fanout=452)      1.247   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.415ns (-3.470ns logic, 4.885ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y30.CQ      Tcko                  0.447   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X13Y29.D5      net (fanout=75)       0.483   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X13Y29.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    A3.O                 net (fanout=1)        7.594   SRI_RTS_0_OBUF
    A3.PAD               Tioop                 2.381   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                     11.164ns (3.087ns logic, 8.077ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.056ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.130ns (Levels of Logic = 2)
  Clock Path Delay:     1.414ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp999.IMUX.5
    BUFIO2_X3Y10.I       net (fanout=2)        1.991   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.706   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -5.100   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.941   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.209   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X13Y29.CLK     net (fanout=452)      1.246   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.414ns (-3.470ns logic, 4.884ns route)

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X13Y29.D1      net (fanout=55)       0.505   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X13Y29.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    A3.O                 net (fanout=1)        7.594   SRI_RTS_0_OBUF
    A3.PAD               Tioop                 2.381   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                     11.130ns (3.031ns logic, 8.099ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point led_1 (H18.PAD), 24 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.678ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_STARM_LX45_EtherCAT/m_Led_timer_5 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.829ns (Levels of Logic = 3)
  Clock Path Delay:     3.468ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_STARM_LX45_EtherCAT/m_Led_timer_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp999.IMUX.5
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X47Y71.CLK     net (fanout=348)      1.238   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.468ns (1.519ns logic, 1.949ns route)
                                                       (43.8% logic, 56.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_STARM_LX45_EtherCAT/m_Led_timer_5 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y71.CMUX    Tshcko                0.461   CNC2_STARM_LX45_EtherCAT/m_Led_timer<6>
                                                       CNC2_STARM_LX45_EtherCAT/m_Led_timer_5
    SLICE_X49Y71.A2      net (fanout=2)        0.798   CNC2_STARM_LX45_EtherCAT/m_Led_timer<5>
    SLICE_X49Y71.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/n0094<22>
                                                       CNC2_STARM_LX45_EtherCAT/n0094<22>1
    SLICE_X48Y73.D1      net (fanout=2)        0.835   CNC2_STARM_LX45_EtherCAT/n0094<22>
    SLICE_X48Y73.DMUX    Tilo                  0.261   CNC2_STARM_LX45_EtherCAT/m_Led_timer<22>
                                                       CNC2_STARM_LX45_EtherCAT/Mmux_m_Led_Output11
    H18.O                net (fanout=1)        2.834   led_1_OBUF
    H18.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.829ns (3.362ns logic, 4.467ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.919ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_STARM_LX45_EtherCAT/m_Led_timer_0 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.588ns (Levels of Logic = 3)
  Clock Path Delay:     3.468ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_STARM_LX45_EtherCAT/m_Led_timer_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp999.IMUX.5
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X47Y71.CLK     net (fanout=348)      1.238   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.468ns (1.519ns logic, 1.949ns route)
                                                       (43.8% logic, 56.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_STARM_LX45_EtherCAT/m_Led_timer_0 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y71.AQ      Tcko                  0.391   CNC2_STARM_LX45_EtherCAT/m_Led_timer<6>
                                                       CNC2_STARM_LX45_EtherCAT/m_Led_timer_0
    SLICE_X49Y71.A1      net (fanout=2)        0.627   CNC2_STARM_LX45_EtherCAT/m_Led_timer<0>
    SLICE_X49Y71.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/n0094<22>
                                                       CNC2_STARM_LX45_EtherCAT/n0094<22>1
    SLICE_X48Y73.D1      net (fanout=2)        0.835   CNC2_STARM_LX45_EtherCAT/n0094<22>
    SLICE_X48Y73.DMUX    Tilo                  0.261   CNC2_STARM_LX45_EtherCAT/m_Led_timer<22>
                                                       CNC2_STARM_LX45_EtherCAT/Mmux_m_Led_Output11
    H18.O                net (fanout=1)        2.834   led_1_OBUF
    H18.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.588ns (3.292ns logic, 4.296ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.963ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_STARM_LX45_EtherCAT/m_Led_timer_1 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.544ns (Levels of Logic = 3)
  Clock Path Delay:     3.468ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_STARM_LX45_EtherCAT/m_Led_timer_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp999.IMUX.5
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X47Y71.CLK     net (fanout=348)      1.238   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.468ns (1.519ns logic, 1.949ns route)
                                                       (43.8% logic, 56.2% route)

  Maximum Data Path at Slow Process Corner: CNC2_STARM_LX45_EtherCAT/m_Led_timer_1 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y71.AMUX    Tshcko                0.461   CNC2_STARM_LX45_EtherCAT/m_Led_timer<6>
                                                       CNC2_STARM_LX45_EtherCAT/m_Led_timer_1
    SLICE_X49Y71.A3      net (fanout=2)        0.513   CNC2_STARM_LX45_EtherCAT/m_Led_timer<1>
    SLICE_X49Y71.A       Tilo                  0.259   CNC2_STARM_LX45_EtherCAT/n0094<22>
                                                       CNC2_STARM_LX45_EtherCAT/n0094<22>1
    SLICE_X48Y73.D1      net (fanout=2)        0.835   CNC2_STARM_LX45_EtherCAT/n0094<22>
    SLICE_X48Y73.DMUX    Tilo                  0.261   CNC2_STARM_LX45_EtherCAT/m_Led_timer<22>
                                                       CNC2_STARM_LX45_EtherCAT/Mmux_m_Led_Output11
    H18.O                net (fanout=1)        2.834   led_1_OBUF
    H18.PAD              Tioop                 2.381   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      7.544ns (3.362ns logic, 4.182ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point rio_Tx<0> (A6.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  14.047ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut (FF)
  Destination:          rio_Tx<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.466ns (Levels of Logic = 1)
  Clock Path Delay:     3.462ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp999.IMUX.5
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.711   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X26Y97.CLK     net (fanout=348)      1.232   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.462ns (1.519ns logic, 1.943ns route)
                                                       (43.9% logic, 56.1% route)

  Maximum Data Path at Slow Process Corner: CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut to rio_Tx<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y97.DQ      Tcko                  0.447   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut
    A6.O                 net (fanout=2)        4.638   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_1/IOLink/Transmitter/Encoder/m_DataOut
    A6.PAD               Tioop                 2.381   rio_Tx<0>
                                                       rio_Tx_0_OBUF
                                                       rio_Tx<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.466ns (2.828ns logic, 4.638ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point led_1 (H18.PAD), 24 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.815ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_STARM_LX45_EtherCAT/m_Led_timer_14 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 3)
  Clock Path Delay:     1.747ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_STARM_LX45_EtherCAT/m_Led_timer_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp999.IMUX.5
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.232   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X47Y73.CLK     net (fanout=348)      0.693   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.747ns (0.822ns logic, 0.925ns route)
                                                       (47.1% logic, 52.9% route)

  Minimum Data Path at Fast Process Corner: CNC2_STARM_LX45_EtherCAT/m_Led_timer_14 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y73.DQ      Tcko                  0.198   CNC2_STARM_LX45_EtherCAT/m_Led_timer<14>
                                                       CNC2_STARM_LX45_EtherCAT/m_Led_timer_14
    SLICE_X47Y74.C6      net (fanout=2)        0.119   CNC2_STARM_LX45_EtherCAT/m_Led_timer<14>
    SLICE_X47Y74.C       Tilo                  0.156   CNC2_STARM_LX45_EtherCAT/n0094<22>2
                                                       CNC2_STARM_LX45_EtherCAT/n0094<22>3
    SLICE_X48Y73.D5      net (fanout=2)        0.206   CNC2_STARM_LX45_EtherCAT/n0094<22>2
    SLICE_X48Y73.DMUX    Tilo                  0.191   CNC2_STARM_LX45_EtherCAT/m_Led_timer<22>
                                                       CNC2_STARM_LX45_EtherCAT/Mmux_m_Led_Output11
    H18.O                net (fanout=1)        1.827   led_1_OBUF
    H18.PAD              Tioop                 1.396   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (1.941ns logic, 2.152ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.814ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_STARM_LX45_EtherCAT/m_Led_timer_11 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      4.092ns (Levels of Logic = 3)
  Clock Path Delay:     1.747ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_STARM_LX45_EtherCAT/m_Led_timer_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp999.IMUX.5
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.232   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X47Y73.CLK     net (fanout=348)      0.693   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.747ns (0.822ns logic, 0.925ns route)
                                                       (47.1% logic, 52.9% route)

  Minimum Data Path at Fast Process Corner: CNC2_STARM_LX45_EtherCAT/m_Led_timer_11 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y73.BMUX    Tshcko                0.244   CNC2_STARM_LX45_EtherCAT/m_Led_timer<14>
                                                       CNC2_STARM_LX45_EtherCAT/m_Led_timer_11
    SLICE_X48Y73.A6      net (fanout=2)        0.128   CNC2_STARM_LX45_EtherCAT/m_Led_timer<11>
    SLICE_X48Y73.A       Tilo                  0.156   CNC2_STARM_LX45_EtherCAT/m_Led_timer<22>
                                                       CNC2_STARM_LX45_EtherCAT/n0094<22>2
    SLICE_X48Y73.D3      net (fanout=2)        0.150   CNC2_STARM_LX45_EtherCAT/n0094<22>1
    SLICE_X48Y73.DMUX    Tilo                  0.191   CNC2_STARM_LX45_EtherCAT/m_Led_timer<22>
                                                       CNC2_STARM_LX45_EtherCAT/Mmux_m_Led_Output11
    H18.O                net (fanout=1)        1.827   led_1_OBUF
    H18.PAD              Tioop                 1.396   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      4.092ns (1.987ns logic, 2.105ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  5.781ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_STARM_LX45_EtherCAT/m_LedState_FSM_FFd2 (FF)
  Destination:          led_1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      4.057ns (Levels of Logic = 2)
  Clock Path Delay:     1.749ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_STARM_LX45_EtherCAT/m_LedState_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp999.IMUX.5
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.232   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X48Y74.CLK     net (fanout=348)      0.695   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.749ns (0.822ns logic, 0.927ns route)
                                                       (47.0% logic, 53.0% route)

  Minimum Data Path at Fast Process Corner: CNC2_STARM_LX45_EtherCAT/m_LedState_FSM_FFd2 to led_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y74.CQ      Tcko                  0.234   CNC2_STARM_LX45_EtherCAT/m_LedState_FSM_FFd2
                                                       CNC2_STARM_LX45_EtherCAT/m_LedState_FSM_FFd2
    SLICE_X48Y73.D2      net (fanout=16)       0.409   CNC2_STARM_LX45_EtherCAT/m_LedState_FSM_FFd2
    SLICE_X48Y73.DMUX    Tilo                  0.191   CNC2_STARM_LX45_EtherCAT/m_Led_timer<22>
                                                       CNC2_STARM_LX45_EtherCAT/Mmux_m_Led_Output11
    H18.O                net (fanout=1)        1.827   led_1_OBUF
    H18.PAD              Tioop                 1.396   led_1
                                                       led_1_OBUF
                                                       led_1
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (1.821ns logic, 2.236ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (A2.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.946ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      5.255ns (Levels of Logic = 1)
  Clock Path Delay:     1.091ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp999.IMUX.5
    BUFIO2_X3Y10.I       net (fanout=2)        1.269   IBUFG_CLK_40MHz
    BUFIO2_X3Y10.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.402   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y1.CLK2X       Tdmcko_CLK2X         -2.640   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.394   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X2Y51.CLK      net (fanout=452)      0.722   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (-1.696ns logic, 2.787ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.AQ       Tcko                  0.234   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    A2.O                 net (fanout=1)        3.625   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    A2.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      5.255ns (1.630ns logic, 3.625ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point rio_Tx<1> (A7.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  6.099ns (clock arrival + clock path + data path - uncertainty)
  Source:               CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOLink/Transmitter/Encoder/m_DataOut (FF)
  Destination:          rio_Tx<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Data Path Delay:      4.385ns (Levels of Logic = 1)
  Clock Path Delay:     1.739ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: g_clk to CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOLink/Transmitter/Encoder/m_DataOut
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H17.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp999.IMUX.5
    BUFGMUX_X3Y7.I0      net (fanout=2)        0.232   IBUFG_CLK_40MHz
    BUFGMUX_X3Y7.O       Tgi0o                 0.059   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X27Y97.CLK     net (fanout=348)      0.685   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (0.822ns logic, 0.917ns route)
                                                       (47.3% logic, 52.7% route)

  Minimum Data Path at Fast Process Corner: CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOLink/Transmitter/Encoder/m_DataOut to rio_Tx<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y97.BQ      Tcko                  0.198   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOLink/Transmitter/Encoder/m_DataOut
                                                       CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOLink/Transmitter/Encoder/m_DataOut
    A7.O                 net (fanout=2)        2.791   CNC2_STARM_LX45_EtherCAT/RemoteIO_Partition_2/IOLink/Transmitter/Encoder/m_DataOut
    A7.PAD               Tioop                 1.396   rio_Tx<1>
                                                       rio_Tx_1_OBUF
                                                       rio_Tx<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.385ns (1.594ns logic, 2.791ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.882ns.
--------------------------------------------------------------------------------

Paths for end point TXD1T0 (D1.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.118ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0 (FF)
  Destination:          TXD1T0 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.170ns (Levels of Logic = 1)
  Clock Path Delay:     1.437ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp999.IMUX.1
    BUFIO2_X0Y22.I       net (fanout=1)        2.183   IBUFG_CLK_Tx_25MHz
    BUFIO2_X0Y22.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y6.CLKIN       net (fanout=1)        0.692   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y6.CLK0        Tdmcko_CLK           -5.121   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.826   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X8Y107.CLK     net (fanout=136)      1.227   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.437ns (-3.491ns logic, 4.928ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0 to TXD1T0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y107.CQ      Tcko                  0.408   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_0
    D1.O                 net (fanout=1)        3.381   TXD1T0_OBUF
    D1.PAD               Tioop                 2.381   TXD1T0
                                                       TXD1T0_OBUF
                                                       TXD1T0
    -------------------------------------------------  ---------------------------
    Total                                      6.170ns (2.789ns logic, 3.381ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T1 (D2.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.289ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 (FF)
  Destination:          TXD1T1 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.999ns (Levels of Logic = 1)
  Clock Path Delay:     1.437ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp999.IMUX.1
    BUFIO2_X0Y22.I       net (fanout=1)        2.183   IBUFG_CLK_Tx_25MHz
    BUFIO2_X0Y22.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y6.CLKIN       net (fanout=1)        0.692   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y6.CLK0        Tdmcko_CLK           -5.121   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.826   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X8Y107.CLK     net (fanout=136)      1.227   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.437ns (-3.491ns logic, 4.928ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1 to TXD1T1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y107.CMUX    Tshcko                0.455   TXD1T0_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_1
    D2.O                 net (fanout=1)        3.163   TXD1T1_OBUF
    D2.PAD               Tioop                 2.381   TXD1T1
                                                       TXD1T1_OBUF
                                                       TXD1T1
    -------------------------------------------------  ---------------------------
    Total                                      5.999ns (2.836ns logic, 3.163ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (C2.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  2.388ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      5.896ns (Levels of Logic = 1)
  Clock Path Delay:     1.441ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 1.310   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp999.IMUX.1
    BUFIO2_X0Y22.I       net (fanout=1)        2.183   IBUFG_CLK_Tx_25MHz
    BUFIO2_X0Y22.DIVCLK  Tbufcko_DIVCLK        0.111   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y6.CLKIN       net (fanout=1)        0.692   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y6.CLK0        Tdmcko_CLK           -5.121   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.826   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X8Y109.CLK     net (fanout=136)      1.231   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (-3.491ns logic, 4.932ns route)

  Maximum Data Path at Slow Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y109.AMUX    Tshcko                0.455   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    C2.O                 net (fanout=1)        3.060   TXD1T3_OBUF
    C2.PAD               Tioop                 2.381   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      5.896ns (2.836ns logic, 3.060ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
--------------------------------------------------------------------------------

Paths for end point TX_EN1 (E3.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.009ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY (FF)
  Destination:          TX_EN1 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      3.110ns (Levels of Logic = 1)
  Clock Path Delay:     1.174ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp999.IMUX.1
    BUFIO2_X0Y22.I       net (fanout=1)        1.461   IBUFG_CLK_Tx_25MHz
    BUFIO2_X0Y22.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y6.CLKIN       net (fanout=1)        0.388   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y6.CLK0        Tdmcko_CLK           -2.640   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.325   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X4Y93.CLK      net (fanout=136)      0.696   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.174ns (-1.696ns logic, 2.870ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY to TX_EN1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y93.CQ       Tcko                  0.200   TX_EN1_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TX_EN_TO_PHY
    E3.O                 net (fanout=1)        1.514   TX_EN1_OBUF
    E3.PAD               Tioop                 1.396   TX_EN1
                                                       TX_EN1_OBUF
                                                       TX_EN1
    -------------------------------------------------  ---------------------------
    Total                                      3.110ns (1.596ns logic, 1.514ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T2 (C1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.396ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 (FF)
  Destination:          TXD1T2 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      3.509ns (Levels of Logic = 1)
  Clock Path Delay:     1.162ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp999.IMUX.1
    BUFIO2_X0Y22.I       net (fanout=1)        1.461   IBUFG_CLK_Tx_25MHz
    BUFIO2_X0Y22.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y6.CLKIN       net (fanout=1)        0.388   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y6.CLK0        Tdmcko_CLK           -2.640   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.325   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X8Y109.CLK     net (fanout=136)      0.684   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (-1.696ns logic, 2.858ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2 to TXD1T2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y109.AQ      Tcko                  0.200   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_2
    C1.O                 net (fanout=1)        1.913   TXD1T2_OBUF
    C1.PAD               Tioop                 1.396   TXD1T2
                                                       TXD1T2_OBUF
                                                       TXD1T2
    -------------------------------------------------  ---------------------------
    Total                                      3.509ns (1.596ns logic, 1.913ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point TXD1T3 (C2.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  4.446ns (clock arrival + clock path + data path - uncertainty)
  Source:               EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 (FF)
  Destination:          TXD1T3 (PAD)
  Source Clock:         BUFG_Tx_CLK_25MHz_FB rising at 0.000ns
  Data Path Delay:      3.559ns (Levels of Logic = 1)
  Clock Path Delay:     1.162ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: TX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H4.I                 Tiopi                 0.763   TX_CLK1
                                                       TX_CLK1
                                                       IBUFG_inst_TX_CLK
                                                       ProtoComp999.IMUX.1
    BUFIO2_X0Y22.I       net (fanout=1)        1.461   IBUFG_CLK_Tx_25MHz
    BUFIO2_X0Y22.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_2
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_2
    DCM_X0Y6.CLKIN       net (fanout=1)        0.388   DCM_SP_inst_Tx_CLK_ML_NEW_DIVCLK
    DCM_X0Y6.CLK0        Tdmcko_CLK           -2.640   DCM_SP_inst_Tx_CLK
                                                       DCM_SP_inst_Tx_CLK
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.325   CLK_Tx25MHz_DCM
    BUFGMUX_X3Y13.O      Tgi0o                 0.059   BUFG_inst_Tx_FB
                                                       BUFG_inst_Tx_FB
    SLICE_X8Y109.CLK     net (fanout=136)      0.684   BUFG_Tx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (-1.696ns logic, 2.858ns route)

  Minimum Data Path at Fast Process Corner: EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3 to TXD1T3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y109.AMUX    Tshcko                0.238   TXD1T2_OBUF
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_TX_GEN/GMII_TXD_TO_PHY_3
    C2.O                 net (fanout=1)        1.925   TXD1T3_OBUF
    C2.PAD               Tioop                 1.396   TXD1T3
                                                       TXD1T3_OBUF
                                                       TXD1T3
    -------------------------------------------------  ---------------------------
    Total                                      3.559ns (1.634ns logic, 1.925ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 22 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.768ns.
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X21Y46.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.232ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      7.067ns (Levels of Logic = 2)
  Clock Path Delay:     0.774ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G1.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp999.IMUX.23
    SLICE_X9Y59.B1       net (fanout=4)        3.255   RX_DV1_IBUF
    SLICE_X9Y59.BMUX     Tilo                  0.313   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_533_o1
    SLICE_X21Y46.SR      net (fanout=3)        1.841   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_533_o
    SLICE_X21Y46.CLK     Trck                  0.348   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      7.067ns (1.971ns logic, 5.096ns route)
                                                       (27.9% logic, 72.1% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp999.IMUX
    BUFIO2_X0Y23.I       net (fanout=1)        1.889   IBUFG_CLK_Rx_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y4.CLKIN       net (fanout=1)        0.608   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y4.CLK2X       Tdmcko_CLK2X         -4.873   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.531   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X21Y46.CLK     net (fanout=39)       1.191   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (-3.445ns logic, 4.219ns route)

--------------------------------------------------------------------------------
Slack (setup path):     3.500ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.799ns (Levels of Logic = 2)
  Clock Path Delay:     0.774ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp999.IMUX.22
    SLICE_X9Y59.B5       net (fanout=4)        2.987   RX_ER1_IBUF
    SLICE_X9Y59.BMUX     Tilo                  0.313   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_533_o1
    SLICE_X21Y46.SR      net (fanout=3)        1.841   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_533_o
    SLICE_X21Y46.CLK     Trck                  0.348   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      6.799ns (1.971ns logic, 4.828ns route)
                                                       (29.0% logic, 71.0% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp999.IMUX
    BUFIO2_X0Y23.I       net (fanout=1)        1.889   IBUFG_CLK_Rx_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y4.CLKIN       net (fanout=1)        0.608   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y4.CLK2X       Tdmcko_CLK2X         -4.873   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.531   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X21Y46.CLK     net (fanout=39)       1.191   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (-3.445ns logic, 4.219ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (SLICE_X17Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.674ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.622ns (Levels of Logic = 2)
  Clock Path Delay:     0.771ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G1.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp999.IMUX.23
    SLICE_X9Y59.B1       net (fanout=4)        3.255   RX_DV1_IBUF
    SLICE_X9Y59.BMUX     Tilo                  0.313   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_533_o1
    SLICE_X17Y45.SR      net (fanout=3)        1.420   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_533_o
    SLICE_X17Y45.CLK     Trck                  0.324   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    -------------------------------------------------  ---------------------------
    Total                                      6.622ns (1.947ns logic, 4.675ns route)
                                                       (29.4% logic, 70.6% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp999.IMUX
    BUFIO2_X0Y23.I       net (fanout=1)        1.889   IBUFG_CLK_Rx_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y4.CLKIN       net (fanout=1)        0.608   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y4.CLK2X       Tdmcko_CLK2X         -4.873   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.531   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X17Y45.CLK     net (fanout=39)       1.188   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.771ns (-3.445ns logic, 4.216ns route)

--------------------------------------------------------------------------------
Slack (setup path):     3.942ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3 (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.354ns (Levels of Logic = 2)
  Clock Path Delay:     0.771ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp999.IMUX.22
    SLICE_X9Y59.B5       net (fanout=4)        2.987   RX_ER1_IBUF
    SLICE_X9Y59.BMUX     Tilo                  0.313   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_533_o1
    SLICE_X17Y45.SR      net (fanout=3)        1.420   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_533_o
    SLICE_X17Y45.CLK     Trck                  0.324   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    -------------------------------------------------  ---------------------------
    Total                                      6.354ns (1.947ns logic, 4.407ns route)
                                                       (30.6% logic, 69.4% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp999.IMUX
    BUFIO2_X0Y23.I       net (fanout=1)        1.889   IBUFG_CLK_Rx_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y4.CLKIN       net (fanout=1)        0.608   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y4.CLK2X       Tdmcko_CLK2X         -4.873   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.531   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X17Y45.CLK     net (fanout=39)       1.188   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.771ns (-3.445ns logic, 4.216ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X17Y45.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.694ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_DV1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.602ns (Levels of Logic = 2)
  Clock Path Delay:     0.771ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_DV1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G1.I                 Tiopi                 1.310   RX_DV1
                                                       RX_DV1
                                                       RX_DV1_IBUF
                                                       ProtoComp999.IMUX.23
    SLICE_X9Y59.B1       net (fanout=4)        3.255   RX_DV1_IBUF
    SLICE_X9Y59.BMUX     Tilo                  0.313   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_533_o1
    SLICE_X17Y45.SR      net (fanout=3)        1.420   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_533_o
    SLICE_X17Y45.CLK     Trck                  0.304   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      6.602ns (1.927ns logic, 4.675ns route)
                                                       (29.2% logic, 70.8% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp999.IMUX
    BUFIO2_X0Y23.I       net (fanout=1)        1.889   IBUFG_CLK_Rx_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y4.CLKIN       net (fanout=1)        0.608   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y4.CLK2X       Tdmcko_CLK2X         -4.873   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.531   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X17Y45.CLK     net (fanout=39)       1.188   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.771ns (-3.445ns logic, 4.216ns route)

--------------------------------------------------------------------------------
Slack (setup path):     3.962ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          10.000ns
  Data Path Delay:      6.334ns (Levels of Logic = 2)
  Clock Path Delay:     0.771ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: RX_ER1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 1.310   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp999.IMUX.22
    SLICE_X9Y59.B5       net (fanout=4)        2.987   RX_ER1_IBUF
    SLICE_X9Y59.BMUX     Tilo                  0.313   EtherCATPartition_inst/RxControl_1/m_Error_Phy
                                                       EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_533_o1
    SLICE_X17Y45.SR      net (fanout=3)        1.420   EtherCATPartition_inst/iECAT_RESET_n_rx_phy_error_OR_533_o
    SLICE_X17Y45.CLK     Trck                  0.304   EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      6.334ns (1.927ns logic, 4.407ns route)
                                                       (30.4% logic, 69.6% route)

  Minimum Clock Path at Slow Process Corner: RX_CLK1 to EtherCATPartition_inst/Rx_Packet_FIFO_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 1.126   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp999.IMUX
    BUFIO2_X0Y23.I       net (fanout=1)        1.889   IBUFG_CLK_Rx_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.105   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y4.CLKIN       net (fanout=1)        0.608   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y4.CLK2X       Tdmcko_CLK2X         -4.873   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.531   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y12.O      Tgi0o                 0.197   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X17Y45.CLK     net (fanout=39)       1.188   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.771ns (-3.445ns logic, 4.216ns route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2 (SLICE_X4Y91.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.735ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T2 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      2.127ns (Levels of Logic = 1)
  Clock Path Delay:     1.117ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXD1T2 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F3.I                 Tiopi                 0.763   RXD1T2
                                                       RXD1T2
                                                       RXD1T2_IBUF
                                                       ProtoComp999.IMUX.20
    SLICE_X4Y91.CX       net (fanout=1)        1.316   RXD1T2_IBUF
    SLICE_X4Y91.CLK      Tckdi       (-Th)    -0.048   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    -------------------------------------------------  ---------------------------
    Total                                      2.127ns (0.811ns logic, 1.316ns route)
                                                       (38.1% logic, 61.9% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp999.IMUX
    BUFIO2_X0Y23.I       net (fanout=1)        1.494   IBUFG_CLK_Rx_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y4.CLKIN       net (fanout=1)        0.437   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y4.CLK0        Tdmcko_CLK           -2.829   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.222   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X4Y91.CLK      net (fanout=146)      0.713   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.117ns (-1.749ns logic, 2.866ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_3 (SLICE_X4Y91.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.947ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RXD1T3 (PAD)
  Destination:          EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_3 (FF)
  Destination Clock:    BUFG_Rx_CLK_25MHz_FB rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      2.339ns (Levels of Logic = 1)
  Clock Path Delay:     1.117ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RXD1T3 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    E1.I                 Tiopi                 0.763   RXD1T3
                                                       RXD1T3
                                                       RXD1T3_IBUF
                                                       ProtoComp999.IMUX.21
    SLICE_X4Y91.DX       net (fanout=1)        1.528   RXD1T3_IBUF
    SLICE_X4Y91.CLK      Tckdi       (-Th)    -0.048   EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1<3>
                                                       EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_3
    -------------------------------------------------  ---------------------------
    Total                                      2.339ns (0.811ns logic, 1.528ns route)
                                                       (34.7% logic, 65.3% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/MAC100/U0/trimac_top/TEN_100_SPEED.TEN_100_MAC_INST/GMII_MII_RX_GEN/RXD_REG1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp999.IMUX
    BUFIO2_X0Y23.I       net (fanout=1)        1.494   IBUFG_CLK_Rx_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y4.CLKIN       net (fanout=1)        0.437   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y4.CLK0        Tdmcko_CLK           -2.829   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y2.I0      net (fanout=1)        0.222   CLK_Rx25MHz_DCM
    BUFGMUX_X2Y2.O       Tgi0o                 0.063   BUFG_inst_Rx_FB
                                                       BUFG_inst_Rx_FB
    SLICE_X4Y91.CLK      net (fanout=146)      0.713   BUFG_Rx_CLK_25MHz_FB
    -------------------------------------------------  ---------------------------
    Total                                      1.117ns (-1.749ns logic, 2.866ns route)

--------------------------------------------------------------------------------

Paths for end point EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (SLICE_X9Y62.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      30.960ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               RX_ER1 (PAD)
  Destination:          EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1 (FF)
  Destination Clock:    BUFG_Rx_CLK_50MHz rising at 0.000ns
  Requirement:          30.000ns
  Data Path Delay:      2.581ns (Levels of Logic = 2)
  Clock Path Delay:     1.146ns (Levels of Logic = 4)
  Clock Uncertainty:    0.475ns

  Clock Uncertainty:          0.475ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.600ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: RX_ER1 to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    G3.I                 Tiopi                 0.763   RX_ER1
                                                       RX_ER1
                                                       RX_ER1_IBUF
                                                       ProtoComp999.IMUX.22
    SLICE_X9Y62.D3       net (fanout=4)        1.663   RX_ER1_IBUF
    SLICE_X9Y62.CLK      Tah         (-Th)    -0.155   EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd2-In1
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1-In
                                                       EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.581ns (0.918ns logic, 1.663ns route)
                                                       (35.6% logic, 64.4% route)

  Maximum Clock Path at Fast Process Corner: RX_CLK1 to EtherCATPartition_inst/RxControl_1/m_Rx_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    H3.I                 Tiopi                 0.887   RX_CLK1
                                                       RX_CLK1
                                                       IBUFG_inst_RX_CLK
                                                       ProtoComp999.IMUX
    BUFIO2_X0Y23.I       net (fanout=1)        1.494   IBUFG_CLK_Rx_25MHz
    BUFIO2_X0Y23.DIVCLK  Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_1
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_1
    DCM_X0Y4.CLKIN       net (fanout=1)        0.437   DCM_SP_inst_Rx_CLK_ML_NEW_DIVCLK
    DCM_X0Y4.CLK2X       Tdmcko_CLK2X         -2.829   DCM_SP_inst_Rx_CLK
                                                       DCM_SP_inst_Rx_CLK
    BUFGMUX_X2Y12.I0     net (fanout=1)        0.222   CLK_Rx50MHz_DCM
    BUFGMUX_X2Y12.O      Tgi0o                 0.063   BUFG_inst_RxControl
                                                       BUFG_inst_RxControl
    SLICE_X9Y62.CLK      net (fanout=39)       0.742   BUFG_Rx_CLK_50MHz
    -------------------------------------------------  ---------------------------
    Total                                      1.146ns (-1.749ns logic, 2.895ns route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     22.270ns|     24.710ns|            0|            0|     42267912|       314247|
| TS_CLK_80MHz                  |     12.500ns|     12.355ns|      5.080ns|            0|            0|       314239|            8|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.080ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      4.750ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_TX_CLK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_TX_CLK1                     |     40.000ns|     16.000ns|     13.785ns|            0|            0|            0|         4094|
| TS_CLK_Tx50MHz_DCM            |     20.000ns|      4.064ns|          N/A|            0|            0|          854|            0|
| TS_CLK_Tx25MHz_DCM            |     40.000ns|     13.785ns|          N/A|            0|            0|         3240|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_RX_CLK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_RX_CLK1                     |     40.000ns|     16.000ns|     16.980ns|            0|            0|            0|         5430|
| TS_CLK_Rx50MHz_DCM            |     20.000ns|      6.437ns|          N/A|            0|            0|         1159|            0|
| TS_CLK_Rx25MHz_DCM            |     40.000ns|     16.980ns|          N/A|            0|            0|         4271|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock RX_CLK1
------------+------------+------------+------------+------------+--------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                    | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)   | Phase  |
------------+------------+------------+------------+------------+--------------------+--------+
RXD1T0      |    3.963(R)|      SLOW  |   -1.351(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T1      |    4.396(R)|      SLOW  |   -1.570(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T2      |    3.002(R)|      SLOW  |   -0.735(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RXD1T3      |    3.334(R)|      SLOW  |   -0.947(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
RX_DV1      |    6.080(R)|      SLOW  |   -1.388(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
            |    6.768(R)|      SLOW  |   -1.133(R)|      FAST  |BUFG_Rx_CLK_50MHz   |   0.000|
RX_ER1      |    5.657(R)|      SLOW  |   -1.708(R)|      FAST  |BUFG_Rx_CLK_25MHz_FB|   0.000|
            |    6.500(R)|      SLOW  |   -0.960(R)|      FAST  |BUFG_Rx_CLK_50MHz   |   0.000|
------------+------------+------------+------------+------------+--------------------+--------+

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RX_DV1      |    6.602(R)|      SLOW  |   -2.815(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
RX_ER1      |    6.334(R)|      SLOW  |   -2.601(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<0>   |    6.829(R)|      SLOW  |   -2.857(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_cs_n     |    4.190(R)|      SLOW  |   -1.330(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    4.197(R)|      SLOW  |   -1.371(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    4.360(R)|      SLOW  |   -1.470(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
rio_Rx<0>   |    3.850(R)|      SLOW  |   -2.423(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_Rx<1>   |    1.223(R)|      FAST  |   -0.429(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock TX_CLK1 to Pad
------------+-----------------+------------+-----------------+------------+--------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                    | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)   | Phase  |
------------+-----------------+------------+-----------------+------------+--------------------+--------+
TXD1T0      |         7.882(R)|      SLOW  |         4.629(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T1      |         7.711(R)|      SLOW  |         4.543(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T2      |         7.514(R)|      SLOW  |         4.396(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TXD1T3      |         7.612(R)|      SLOW  |         4.446(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
TX_EN1      |         6.854(R)|      SLOW  |         4.009(R)|      FAST  |BUFG_Tx_CLK_25MHz_FB|   0.000|
------------+-----------------+------------+-----------------+------------+--------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |        12.979(R)|      SLOW  |         7.441(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |        10.535(R)|      SLOW  |         5.946(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        10.639(R)|      SLOW  |         6.117(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        11.322(R)|      SLOW  |         5.781(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_Tx<0>   |        10.953(R)|      SLOW  |         6.301(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
rio_Tx<1>   |        10.669(R)|      SLOW  |         6.099(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock RX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX_CLK1        |   10.000|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TX_CLK1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TX_CLK1        |   13.785|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   14.066|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 6.400; Ideal Clock Offset To Actual Clock -8.871; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RX_DV1            |    6.602(R)|      SLOW  |   -2.815(R)|      FAST  |   18.398|    2.815|        7.792|
RX_ER1            |    6.334(R)|      SLOW  |   -2.601(R)|      FAST  |   18.666|    2.601|        8.033|
SRI_RX<0>         |    6.829(R)|      SLOW  |   -2.857(R)|      FAST  |   18.171|    2.857|        7.657|
lb_cs_n           |    4.190(R)|      SLOW  |   -1.330(R)|      FAST  |   20.810|    1.330|        9.740|
lb_rd_n           |    4.197(R)|      SLOW  |   -1.371(R)|      FAST  |   20.803|    1.371|        9.716|
lb_wr_n           |    4.360(R)|      SLOW  |   -1.470(R)|      FAST  |   20.640|    1.470|        9.585|
rio_Rx<0>         |    3.850(R)|      SLOW  |   -2.423(R)|      FAST  |   21.150|    2.423|        9.363|
rio_Rx<1>         |    1.223(R)|      FAST  |   -0.429(R)|      SLOW  |   23.777|    0.429|       11.674|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.829|         -  |      -0.429|         -  |   18.171|    0.429|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 10 ns VALID 40 ns BEFORE COMP "RX_CLK1";
Worst Case Data Window 6.033; Ideal Clock Offset To Actual Clock 13.752; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
RXD1T0            |    3.963(R)|      SLOW  |   -1.351(R)|      FAST  |    6.037|   31.351|      -12.657|
RXD1T1            |    4.396(R)|      SLOW  |   -1.570(R)|      FAST  |    5.604|   31.570|      -12.983|
RXD1T2            |    3.002(R)|      SLOW  |   -0.735(R)|      FAST  |    6.998|   30.735|      -11.868|
RXD1T3            |    3.334(R)|      SLOW  |   -0.947(R)|      FAST  |    6.666|   30.947|      -12.141|
RX_DV1            |    6.080(R)|      SLOW  |   -1.388(R)|      FAST  |    3.920|   31.388|      -13.734|
                  |    6.768(R)|      SLOW  |   -1.133(R)|      FAST  |    3.232|   31.133|      -13.951|
RX_ER1            |    5.657(R)|      SLOW  |   -1.708(R)|      FAST  |    4.343|   31.708|      -13.683|
                  |    6.500(R)|      SLOW  |   -0.960(R)|      FAST  |    3.500|   30.960|      -13.730|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.768|         -  |      -0.735|         -  |    3.232|   30.735|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 2.444 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |       12.979|      SLOW  |        7.441|      FAST  |         2.444|
SRI_TX<0>                                      |       10.535|      SLOW  |        5.946|      FAST  |         0.000|
lb_int                                         |       10.639|      SLOW  |        6.117|      FAST  |         0.104|
led_1                                          |       11.322|      SLOW  |        5.781|      FAST  |         0.787|
rio_Tx<0>                                      |       10.953|      SLOW  |        6.301|      FAST  |         0.418|
rio_Tx<1>                                      |       10.669|      SLOW  |        6.099|      FAST  |         0.134|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

OFFSET = OUT 10 ns AFTER COMP "TX_CLK1";
Bus Skew: 1.028 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
TXD1T0                                         |        7.882|      SLOW  |        4.629|      FAST  |         1.028|
TXD1T1                                         |        7.711|      SLOW  |        4.543|      FAST  |         0.857|
TXD1T2                                         |        7.514|      SLOW  |        4.396|      FAST  |         0.660|
TXD1T3                                         |        7.612|      SLOW  |        4.446|      FAST  |         0.758|
TX_EN1                                         |        6.854|      SLOW  |        4.009|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 42591758 paths, 2 nets, and 22334 connections

Design statistics:
   Minimum period:  22.270ns{1}   (Maximum frequency:  44.903MHz)
   Maximum path delay from/to any node:   5.080ns
   Maximum net skew:   0.231ns
   Minimum input required time before clock:   6.829ns
   Minimum output required time after clock:  12.979ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 06 14:26:28 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 262 MB



