# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 23:14:55  November 08, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		lab05_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY lab05
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "23:14:55  NOVEMBER 08, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name BDF_FILE lab05.bdf
set_global_assignment -name VERILOG_FILE Verilog1.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VERILOG_FILE Verilog2.v
set_location_assignment PIN_Y2 -to Clk
set_location_assignment PIN_AB28 -to Count
set_location_assignment PIN_G18 -to pin_name1
set_location_assignment PIN_F22 -to pin_name2
set_location_assignment PIN_E17 -to pin_name3
set_location_assignment PIN_L26 -to pin_name4
set_location_assignment PIN_L25 -to pin_name5
set_location_assignment PIN_J22 -to pin_name6
set_location_assignment PIN_H22 -to pin_name7
set_location_assignment PIN_M24 -to pin_name8
set_location_assignment PIN_Y22 -to pin_name9
set_location_assignment PIN_W21 -to pin_name10
set_location_assignment PIN_W22 -to pin_name11
set_location_assignment PIN_W25 -to pin_name12
set_location_assignment PIN_U23 -to pin_name13
set_location_assignment PIN_U24 -to pin_name14
set_location_assignment PIN_AA25 -to pin_name15
set_location_assignment PIN_AA26 -to pin_name16
set_location_assignment PIN_Y25 -to pin_name17
set_location_assignment PIN_W26 -to pin_name18
set_location_assignment PIN_Y26 -to pin_name19
set_location_assignment PIN_W27 -to pin_name20
set_location_assignment PIN_W28 -to pin_name21
set_location_assignment PIN_V21 -to pin_name22
set_location_assignment PIN_U21 -to pin_name23
set_location_assignment PIN_AB20 -to pin_name24
set_location_assignment PIN_AA21 -to pin_name25
set_location_assignment PIN_AD24 -to pin_name26
set_location_assignment PIN_AF23 -to pin_name27
set_location_assignment PIN_Y19 -to pin_name28
set_location_assignment PIN_G19 -to pin_name29
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top