{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1409179856655 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1409179856657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 28 00:50:56 2014 " "Processing started: Thu Aug 28 00:50:56 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1409179856657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1409179856657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NES_FPGA -c NES_FPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off NES_FPGA -c NES_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1409179856657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1409179857370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocks " "Found entity 1: clocks" {  } { { "clocks.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/clocks.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179857494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409179857494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409179858741 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Avalon_Interface " "Found entity 1: Altera_UP_SD_Card_Avalon_Interface" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Avalon_Interface.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179858741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409179858741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_48_bit_command_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_48_bit_command_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator-rtl " "Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409179858748 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator " "Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179858748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409179858748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Buffer-rtl " "Found design unit 1: Altera_UP_SD_Card_Buffer-rtl" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409179858755 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Buffer " "Found entity 1: Altera_UP_SD_Card_Buffer" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Buffer.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179858755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409179858755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Clock-rtl " "Found design unit 1: Altera_UP_SD_Card_Clock-rtl" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409179858759 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Clock " "Found entity 1: Altera_UP_SD_Card_Clock" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Clock.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179858759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409179858759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Control_FSM-rtl " "Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409179858765 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Control_FSM " "Found entity 1: Altera_UP_SD_Card_Control_FSM" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Control_FSM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179858765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409179858765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Interface-rtl" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409179858774 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Interface " "Found entity 1: Altera_UP_SD_Card_Interface" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Interface.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179858774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409179858774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_up_sd_card_memory_block-SYN " "Found design unit 1: altera_up_sd_card_memory_block-SYN" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409179858780 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Memory_Block " "Found entity 1: Altera_UP_SD_Card_Memory_Block" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Memory_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179858780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409179858780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_response_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_card_response_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Response_Receiver-rtl " "Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409179858786 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Response_Receiver " "Found entity 1: Altera_UP_SD_Card_Response_Receiver" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Card_Response_Receiver.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179858786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409179858786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_crc16_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_crc16_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC16_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409179858791 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC16_Generator " "Found entity 1: Altera_UP_SD_CRC16_Generator" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC16_Generator.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179858791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409179858791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_crc7_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_crc7_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC7_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409179858798 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC7_Generator " "Found entity 1: Altera_UP_SD_CRC7_Generator" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_CRC7_Generator.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179858798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409179858798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_signal_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /altera/ip/university_program/memory/altera_up_sd_card_avalon_interface/hdl/altera_up_sd_signal_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Signal_Trigger-rtl " "Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409179858804 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Signal_Trigger " "Found entity 1: Altera_UP_SD_Signal_Trigger" {  } { { "../../../../../../../altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "C:/altera/ip/University_Program/Memory/altera_up_sd_card_avalon_interface/hdl/Altera_UP_SD_Signal_Trigger.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179858804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409179858804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_sd_card_avalon_interface_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altera_up_sd_card_avalon_interface_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Avalon_Interface_0-rtl " "Found design unit 1: Altera_UP_SD_Card_Avalon_Interface_0-rtl" {  } { { "Altera_UP_SD_Card_Avalon_Interface_0.vhd" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/Altera_UP_SD_Card_Avalon_Interface_0.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1409179858810 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Avalon_Interface_0 " "Found entity 1: Altera_UP_SD_Card_Avalon_Interface_0" {  } { { "Altera_UP_SD_Card_Avalon_Interface_0.vhd" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/Altera_UP_SD_Card_Avalon_Interface_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179858810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409179858810 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUTTONS buttons snes_controller.v(30) " "Verilog HDL Declaration information at snes_controller.v(30): object \"BUTTONS\" differs only in case from object \"buttons\" in the same scope" {  } { { "snes_controller.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/snes_controller.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1409179858815 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LATCH latch snes_controller.v(28) " "Verilog HDL Declaration information at snes_controller.v(28): object \"LATCH\" differs only in case from object \"latch\" in the same scope" {  } { { "snes_controller.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/snes_controller.v" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1409179858816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PULSE pulse snes_controller.v(29) " "Verilog HDL Declaration information at snes_controller.v(29): object \"PULSE\" differs only in case from object \"pulse\" in the same scope" {  } { { "snes_controller.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/snes_controller.v" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1409179858816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snes_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file snes_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 snes_controller " "Found entity 1: snes_controller" {  } { { "snes_controller.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/snes_controller.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179858817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409179858817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga640x480.v 1 1 " "Found 1 design units, including 1 entities, in source file vga640x480.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga640x480 " "Found entity 1: vga640x480" {  } { { "vga640x480.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga640x480.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179858823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409179858823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file color_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_gen " "Found entity 1: color_gen" {  } { { "color_gen.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/color_gen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179858829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409179858829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file pixel_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_clock " "Found entity 1: pixel_clock" {  } { { "pixel_clock.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/pixel_clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179858836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409179858836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prom_dmh.v 1 1 " "Found 1 design units, including 1 entities, in source file prom_dmh.v" { { "Info" "ISGN_ENTITY_NAME" "1 prom_DMH " "Found entity 1: prom_DMH" {  } { { "prom_DMH.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/prom_DMH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179858842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409179858842 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_text.v(66) " "Verilog HDL warning at vga_text.v(66): extended using \"x\" or \"z\"" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga_text.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1409179858848 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_text.v(67) " "Verilog HDL warning at vga_text.v(67): extended using \"x\" or \"z\"" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga_text.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1409179858849 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_text.v(68) " "Verilog HDL warning at vga_text.v(68): extended using \"x\" or \"z\"" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga_text.v" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1409179858849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_text.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_text.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_text " "Found entity 1: vga_text" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga_text.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179858850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409179858850 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nes_fpga.v 1 1 " "Using design file nes_fpga.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 NES_FPGA " "Found entity 1: NES_FPGA" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179858980 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1409179858980 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NES_FPGA " "Elaborating entity \"NES_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1409179858985 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "controller1_w nes_fpga.v(80) " "Verilog HDL warning at nes_fpga.v(80): object controller1_w used but never assigned" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 80 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1409179858991 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_one nes_fpga.v(92) " "Verilog HDL or VHDL warning at nes_fpga.v(92): object \"input_one\" assigned a value but never read" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1409179858992 "|NES_FPGA"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "output_one nes_fpga.v(92) " "Verilog HDL warning at nes_fpga.v(92): object output_one used but never assigned" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 92 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1409179858992 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 8 nes_fpga.v(116) " "Verilog HDL assignment warning at nes_fpga.v(116): truncated value with size 18 to match size of target (8)" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409179858992 "|NES_FPGA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "controller1_w 0 nes_fpga.v(80) " "Net \"controller1_w\" at nes_fpga.v(80) has no driver or initial value, using a default initial value '0'" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 80 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1409179858992 "|NES_FPGA"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "output_one 0 nes_fpga.v(92) " "Net \"output_one\" at nes_fpga.v(92) has no driver or initial value, using a default initial value '0'" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1409179858992 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..12\] nes_fpga.v(43) " "Output port \"LEDR\[17..12\]\" at nes_fpga.v(43) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858992 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 nes_fpga.v(46) " "Output port \"HEX0\" at nes_fpga.v(46) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858992 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 nes_fpga.v(46) " "Output port \"HEX1\" at nes_fpga.v(46) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858993 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 nes_fpga.v(46) " "Output port \"HEX2\" at nes_fpga.v(46) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858993 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 nes_fpga.v(47) " "Output port \"HEX3\" at nes_fpga.v(47) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858993 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 nes_fpga.v(47) " "Output port \"HEX4\" at nes_fpga.v(47) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858993 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 nes_fpga.v(47) " "Output port \"HEX5\" at nes_fpga.v(47) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858993 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 nes_fpga.v(48) " "Output port \"HEX6\" at nes_fpga.v(48) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858993 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 nes_fpga.v(48) " "Output port \"HEX7\" at nes_fpga.v(48) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858994 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR nes_fpga.v(60) " "Output port \"DRAM_ADDR\" at nes_fpga.v(60) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858994 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA nes_fpga.v(61) " "Output port \"DRAM_BA\" at nes_fpga.v(61) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858994 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM nes_fpga.v(66) " "Output port \"DRAM_DQM\" at nes_fpga.v(66) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 66 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858994 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN nes_fpga.v(50) " "Output port \"LCD_EN\" at nes_fpga.v(50) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858994 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON nes_fpga.v(50) " "Output port \"LCD_ON\" at nes_fpga.v(50) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858994 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS nes_fpga.v(51) " "Output port \"LCD_RS\" at nes_fpga.v(51) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858994 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW nes_fpga.v(51) " "Output port \"LCD_RW\" at nes_fpga.v(51) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858995 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK nes_fpga.v(52) " "Output port \"SD_CLK\" at nes_fpga.v(52) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858995 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N nes_fpga.v(62) " "Output port \"DRAM_CAS_N\" at nes_fpga.v(62) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858995 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE nes_fpga.v(62) " "Output port \"DRAM_CKE\" at nes_fpga.v(62) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858995 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK nes_fpga.v(63) " "Output port \"DRAM_CLK\" at nes_fpga.v(63) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858995 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N nes_fpga.v(63) " "Output port \"DRAM_CS_N\" at nes_fpga.v(63) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858995 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N nes_fpga.v(64) " "Output port \"DRAM_RAS_N\" at nes_fpga.v(64) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858996 "|NES_FPGA"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N nes_fpga.v(64) " "Output port \"DRAM_WE_N\" at nes_fpga.v(64) has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1409179858996 "|NES_FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_clock pixel_clock:PCLOCK " "Elaborating entity \"pixel_clock\" for hierarchy \"pixel_clock:PCLOCK\"" {  } { { "nes_fpga.v" "PCLOCK" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409179858998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pixel_clock:PCLOCK\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pixel_clock:PCLOCK\|altpll:altpll_component\"" {  } { { "pixel_clock.v" "altpll_component" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/pixel_clock.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409179859123 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pixel_clock:PCLOCK\|altpll:altpll_component " "Elaborated megafunction instantiation \"pixel_clock:PCLOCK\|altpll:altpll_component\"" {  } { { "pixel_clock.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/pixel_clock.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1409179859135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pixel_clock:PCLOCK\|altpll:altpll_component " "Instantiated megafunction \"pixel_clock:PCLOCK\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pixel_clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pixel_clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1409179859139 ""}  } { { "pixel_clock.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/pixel_clock.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1409179859139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pixel_clock_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pixel_clock_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_clock_altpll " "Found entity 1: pixel_clock_altpll" {  } { { "db/pixel_clock_altpll.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/pixel_clock_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1409179859309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1409179859309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_clock_altpll pixel_clock:PCLOCK\|altpll:altpll_component\|pixel_clock_altpll:auto_generated " "Elaborating entity \"pixel_clock_altpll\" for hierarchy \"pixel_clock:PCLOCK\|altpll:altpll_component\|pixel_clock_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409179859310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga640x480 vga640x480:VGA " "Elaborating entity \"vga640x480\" for hierarchy \"vga640x480:VGA\"" {  } { { "nes_fpga.v" "VGA" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409179859318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prom_DMH prom_DMH:CHAR_ROM " "Elaborating entity \"prom_DMH\" for hierarchy \"prom_DMH:CHAR_ROM\"" {  } { { "nes_fpga.v" "CHAR_ROM" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409179859322 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "one.data_a 0 prom_DMH.v(13) " "Net \"one.data_a\" at prom_DMH.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "prom_DMH.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/prom_DMH.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1409179859327 "|NES_FPGA|prom_DMH:CHAR_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "one.waddr_a 0 prom_DMH.v(13) " "Net \"one.waddr_a\" at prom_DMH.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "prom_DMH.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/prom_DMH.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1409179859327 "|NES_FPGA|prom_DMH:CHAR_ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "one.we_a 0 prom_DMH.v(13) " "Net \"one.we_a\" at prom_DMH.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "prom_DMH.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/prom_DMH.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1409179859328 "|NES_FPGA|prom_DMH:CHAR_ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_text vga_text:VGA_TEXT_DISP " "Elaborating entity \"vga_text\" for hierarchy \"vga_text:VGA_TEXT_DISP\"" {  } { { "nes_fpga.v" "VGA_TEXT_DISP" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1409179859347 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "vc vga_text.v(52) " "Verilog HDL Always Construct warning at vga_text.v(52): variable \"vc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga_text.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1409179859350 "|NES_FPGA|vga_text:VGA_TEXT_DISP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 vga_text.v(52) " "Verilog HDL Always Construct warning at vga_text.v(52): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga_text.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1409179859350 "|NES_FPGA|vga_text:VGA_TEXT_DISP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_text.v(52) " "Verilog HDL assignment warning at vga_text.v(52): truncated value with size 32 to match size of target (11)" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga_text.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409179859351 "|NES_FPGA|vga_text:VGA_TEXT_DISP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "hc vga_text.v(53) " "Verilog HDL Always Construct warning at vga_text.v(53): variable \"hc\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga_text.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1409179859351 "|NES_FPGA|vga_text:VGA_TEXT_DISP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C1 vga_text.v(53) " "Verilog HDL Always Construct warning at vga_text.v(53): variable \"C1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga_text.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1409179859351 "|NES_FPGA|vga_text:VGA_TEXT_DISP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_text.v(53) " "Verilog HDL assignment warning at vga_text.v(53): truncated value with size 32 to match size of target (11)" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga_text.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409179859351 "|NES_FPGA|vga_text:VGA_TEXT_DISP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 vga_text.v(66) " "Verilog HDL assignment warning at vga_text.v(66): truncated value with size 9 to match size of target (8)" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga_text.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409179859351 "|NES_FPGA|vga_text:VGA_TEXT_DISP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 vga_text.v(67) " "Verilog HDL assignment warning at vga_text.v(67): truncated value with size 9 to match size of target (8)" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga_text.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409179859351 "|NES_FPGA|vga_text:VGA_TEXT_DISP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 vga_text.v(68) " "Verilog HDL assignment warning at vga_text.v(68): truncated value with size 9 to match size of target (8)" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga_text.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409179859351 "|NES_FPGA|vga_text:VGA_TEXT_DISP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j vga_text.v(72) " "Verilog HDL Always Construct warning at vga_text.v(72): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga_text.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1409179859352 "|NES_FPGA|vga_text:VGA_TEXT_DISP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 vga_text.v(72) " "Verilog HDL assignment warning at vga_text.v(72): truncated value with size 9 to match size of target (8)" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga_text.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409179859352 "|NES_FPGA|vga_text:VGA_TEXT_DISP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j vga_text.v(73) " "Verilog HDL Always Construct warning at vga_text.v(73): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga_text.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1409179859352 "|NES_FPGA|vga_text:VGA_TEXT_DISP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 vga_text.v(73) " "Verilog HDL assignment warning at vga_text.v(73): truncated value with size 9 to match size of target (8)" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga_text.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409179859352 "|NES_FPGA|vga_text:VGA_TEXT_DISP"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j vga_text.v(74) " "Verilog HDL Always Construct warning at vga_text.v(74): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga_text.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1409179859352 "|NES_FPGA|vga_text:VGA_TEXT_DISP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 vga_text.v(74) " "Verilog HDL assignment warning at vga_text.v(74): truncated value with size 9 to match size of target (8)" {  } { { "vga_text.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/vga_text.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1409179859353 "|NES_FPGA|vga_text:VGA_TEXT_DISP"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "prom_DMH:CHAR_ROM\|one " "RAM logic \"prom_DMH:CHAR_ROM\|one\" is uninferred due to inappropriate RAM size" {  } { { "prom_DMH.v" "one" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/prom_DMH.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1 1409179859987 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1409179859987 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1409179860676 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "Bidir \"SD_DAT\[0\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "Bidir \"SD_DAT\[3\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "Bidir \"DRAM_DQ\[16\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "Bidir \"DRAM_DQ\[17\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "Bidir \"DRAM_DQ\[18\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "Bidir \"DRAM_DQ\[19\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "Bidir \"DRAM_DQ\[20\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "Bidir \"DRAM_DQ\[21\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "Bidir \"DRAM_DQ\[22\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "Bidir \"DRAM_DQ\[23\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "Bidir \"DRAM_DQ\[24\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "Bidir \"DRAM_DQ\[25\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "Bidir \"DRAM_DQ\[26\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "Bidir \"DRAM_DQ\[27\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "Bidir \"DRAM_DQ\[28\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "Bidir \"DRAM_DQ\[29\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "Bidir \"DRAM_DQ\[30\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "Bidir \"DRAM_DQ\[31\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "Bidir \"GPIO\[0\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "Bidir \"GPIO\[1\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "Bidir \"GPIO\[2\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "Bidir \"GPIO\[3\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "Bidir \"GPIO\[4\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "Bidir \"GPIO\[5\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "Bidir \"GPIO\[6\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "Bidir \"GPIO\[7\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "Bidir \"GPIO\[8\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "Bidir \"GPIO\[9\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "Bidir \"GPIO\[10\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "Bidir \"GPIO\[11\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "Bidir \"GPIO\[12\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "Bidir \"GPIO\[13\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "Bidir \"GPIO\[14\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "Bidir \"GPIO\[15\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "Bidir \"GPIO\[16\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "Bidir \"GPIO\[17\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "Bidir \"GPIO\[18\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "Bidir \"GPIO\[19\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "Bidir \"GPIO\[20\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "Bidir \"GPIO\[21\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "Bidir \"GPIO\[22\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "Bidir \"GPIO\[23\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "Bidir \"GPIO\[24\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "Bidir \"GPIO\[25\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "Bidir \"GPIO\[26\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "Bidir \"GPIO\[27\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "Bidir \"GPIO\[28\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "Bidir \"GPIO\[29\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "Bidir \"GPIO\[30\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "Bidir \"GPIO\[31\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "Bidir \"GPIO\[32\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "Bidir \"GPIO\[33\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "Bidir \"GPIO\[34\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "Bidir \"GPIO\[35\]\" has no driver" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1409179860816 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1409179860816 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1409179861067 "|NES_FPGA|DRAM_WE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1409179861067 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1409179861408 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system " "Ignored assignments for entity \"nios_system\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME sopc -entity nios_system -qip nios_system.qip " "Assignment for entity set_global_assignment -name IP_TOOL_NAME sopc -entity nios_system -qip nios_system.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1409179862704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity nios_system -qip nios_system.qip " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity nios_system -qip nios_system.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1409179862704 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV sopc -entity nios_system -qip nios_system.qip " "Assignment for entity set_global_assignment -name IP_TOOL_ENV sopc -entity nios_system -qip nios_system.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1409179862704 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1409179862704 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/NES_FPGA.map.smsg " "Generated suppressed messages file C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/NES_FPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1409179862835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1409179863208 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1409179863208 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409179863316 "|NES_FPGA|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409179863316 "|NES_FPGA|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409179863316 "|NES_FPGA|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409179863316 "|NES_FPGA|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409179863316 "|NES_FPGA|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409179863316 "|NES_FPGA|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409179863316 "|NES_FPGA|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409179863316 "|NES_FPGA|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409179863316 "|NES_FPGA|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409179863316 "|NES_FPGA|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409179863316 "|NES_FPGA|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409179863316 "|NES_FPGA|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409179863316 "|NES_FPGA|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409179863316 "|NES_FPGA|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409179863316 "|NES_FPGA|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1409179863316 "|NES_FPGA|SD_WP_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1409179863316 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "334 " "Implemented 334 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1409179863322 ""} { "Info" "ICUT_CUT_TM_OPINS" "142 " "Implemented 142 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1409179863322 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "82 " "Implemented 82 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1409179863322 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1409179863322 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1409179863322 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1409179863322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 268 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 268 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "549 " "Peak virtual memory: 549 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1409179863411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 28 00:51:03 2014 " "Processing ended: Thu Aug 28 00:51:03 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1409179863411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1409179863411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1409179863411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1409179863411 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1409179864925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1409179864926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 28 00:51:04 2014 " "Processing started: Thu Aug 28 00:51:04 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1409179864926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1409179864926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NES_FPGA -c NES_FPGA " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NES_FPGA -c NES_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1409179864926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1409179865198 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NES_FPGA EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"NES_FPGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1409179865215 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1409179865378 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1409179865378 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1409179865941 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1409179865968 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1409179867152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1409179867152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1409179867152 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1409179867152 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1409179867152 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 790 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1409179867159 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 792 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1409179867159 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 794 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1409179867159 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 796 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1409179867159 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1409179867159 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1409179867171 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pixel_clock:PCLOCK\|altpll:altpll_component\|pixel_clock_altpll:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"pixel_clock:PCLOCK\|altpll:altpll_component\|pixel_clock_altpll:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pixel_clock:PCLOCK\|altpll:altpll_component\|pixel_clock_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pixel_clock:PCLOCK\|altpll:altpll_component\|pixel_clock_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pixel_clock_altpll.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/pixel_clock_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 320 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1409179874391 ""}  } { { "db/pixel_clock_altpll.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/pixel_clock_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 320 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1409179874391 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pixel_clock:PCLOCK\|altpll:altpll_component\|pixel_clock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pixel_clock:PCLOCK\|altpll:altpll_component\|pixel_clock_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1409179874400 ""}  } { { "db/pixel_clock_altpll.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/pixel_clock_altpll.v" 79 -1 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pixel_clock:PCLOCK|altpll:altpll_component|pixel_clock_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 320 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1409179874400 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu_0.sdc " "Reading SDC File: 'cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1409179875988 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 46 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at cpu_0.sdc(46): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179875992 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 46 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at cpu_0.sdc(46): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179875993 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at cpu_0.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$cpu_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$cpu_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$cpu_0_jtag_sr*\]" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1409179876014 ""}  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179876014 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at cpu_0.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179876014 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 47 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at cpu_0.sdc(47): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179876015 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 47 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at cpu_0.sdc(47): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179876015 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at cpu_0.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$cpu_0_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$cpu_0_jtag_sr\[33\]\]" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1409179876031 ""}  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179876031 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at cpu_0.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179876032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 48 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at cpu_0.sdc(48): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179876032 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 48 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at cpu_0.sdc(48): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179876033 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at cpu_0.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$cpu_0_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$cpu_0_jtag_sr\[0\]\]" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1409179876049 ""}  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179876049 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at cpu_0.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179876049 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 49 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at cpu_0.sdc(49): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179876050 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 49 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at cpu_0.sdc(49): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179876050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at cpu_0.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$cpu_0_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$cpu_0_jtag_sr\[34\]\]" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1409179876066 ""}  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179876066 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at cpu_0.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179876067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 50 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at cpu_0.sdc(50): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179876067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at cpu_0.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$cpu_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$cpu_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$cpu_0_jtag_sr*\]" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1409179876084 ""}  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179876084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at cpu_0.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179876084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 51 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu_0.sdc(51): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179876101 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 51 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu_0.sdc(51): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179876102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at cpu_0.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$cpu_0_jtag_sr*    -to *\$cpu_0_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$cpu_0_jtag_sr*    -to *\$cpu_0_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1409179876102 ""}  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179876102 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at cpu_0.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179876102 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu_0.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179876120 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 52 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu_0.sdc(52): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179876121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at cpu_0.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$cpu_0_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$cpu_0_jtag_sysclk_path\|ir*" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1409179876122 ""}  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179876122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at cpu_0.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179876122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu_0.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179876139 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 53 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu_0.sdc(53): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179876139 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at cpu_0.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$cpu_0_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$cpu_0_oci_debug_path\|monitor_go" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1409179876140 ""}  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179876140 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at cpu_0.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179876140 ""}
{ "Info" "ISTA_SDC_FOUND" "NES_FPGA.SDC " "Reading SDC File: 'NES_FPGA.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1409179876142 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCLOCK\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PCLOCK\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1409179876189 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1409179876189 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1409179876190 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1409179876196 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1409179876198 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1409179876199 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1409179876199 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1409179876199 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1409179876199 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1409179876199 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1409179876199 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1409179876199 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1409179876207 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1409179876209 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1409179876210 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1409179876213 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1409179876217 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1409179876219 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1409179876219 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1409179876220 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1409179876221 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1409179876223 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1409179876223 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pixel_clock:PCLOCK\|altpll:altpll_component\|pixel_clock_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"pixel_clock:PCLOCK\|altpll:altpll_component\|pixel_clock_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pixel_clock_altpll.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/db/pixel_clock_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pixel_clock.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/pixel_clock.v" 90 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 125 0 0 } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 57 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1 1409179877135 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1409179877177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1409179887359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1409179887504 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1409179887528 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1409179890405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1409179890405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1409179893449 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X106_Y46 X117_Y56 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X106_Y46 to location X117_Y56" {  } { { "loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X106_Y46 to location X117_Y56"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X106_Y46 to location X117_Y56"} 106 46 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1409179904695 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1409179904695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1409179905779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1409179905784 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1409179905784 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1409179905784 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1409179906052 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1409179907711 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1409179907907 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1409179909560 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1409179911775 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "109 Cyclone IV GX " "109 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL A15 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at A15" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { CLOCK2_50 } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 41 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 261 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 2.5 V V11 " "Pin CLOCK3_50 uses I/O standard 2.5 V at V11" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { CLOCK3_50 } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 41 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 262 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AJ27 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AJ27" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { SD_WP_N } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 55 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 269 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_B\[0\] 3.3-V LVTTL E24 " "Pin VGA_B\[0\] uses I/O standard 3.3-V LVTTL at E24" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_B[0] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 148 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_B\[1\] 3.3-V LVTTL C24 " "Pin VGA_B\[1\] uses I/O standard 3.3-V LVTTL at C24" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_B[1] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 149 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_B\[2\] 3.3-V LVTTL B25 " "Pin VGA_B\[2\] uses I/O standard 3.3-V LVTTL at B25" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_B[2] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 150 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_B\[3\] 3.3-V LVTTL C23 " "Pin VGA_B\[3\] uses I/O standard 3.3-V LVTTL at C23" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_B[3] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 151 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_B\[4\] 3.3-V LVTTL F24 " "Pin VGA_B\[4\] uses I/O standard 3.3-V LVTTL at F24" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_B[4] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 152 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_B\[5\] 3.3-V LVTTL A23 " "Pin VGA_B\[5\] uses I/O standard 3.3-V LVTTL at A23" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_B[5] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 153 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_B\[6\] 3.3-V LVTTL G25 " "Pin VGA_B\[6\] uses I/O standard 3.3-V LVTTL at G25" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_B[6] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 154 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_B\[7\] 3.3-V LVTTL C22 " "Pin VGA_B\[7\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_B[7] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 155 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_G\[0\] 3.3-V LVTTL D20 " "Pin VGA_G\[0\] uses I/O standard 3.3-V LVTTL at D20" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_G[0] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 156 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_G\[1\] 3.3-V LVTTL C20 " "Pin VGA_G\[1\] uses I/O standard 3.3-V LVTTL at C20" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_G[1] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 157 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_G\[2\] 3.3-V LVTTL A20 " "Pin VGA_G\[2\] uses I/O standard 3.3-V LVTTL at A20" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_G[2] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 158 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_G\[3\] 3.3-V LVTTL K19 " "Pin VGA_G\[3\] uses I/O standard 3.3-V LVTTL at K19" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_G[3] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 159 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_G\[4\] 3.3-V LVTTL A21 " "Pin VGA_G\[4\] uses I/O standard 3.3-V LVTTL at A21" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_G[4] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 160 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_G\[5\] 3.3-V LVTTL F21 " "Pin VGA_G\[5\] uses I/O standard 3.3-V LVTTL at F21" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_G[5] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 161 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_G\[6\] 3.3-V LVTTL A22 " "Pin VGA_G\[6\] uses I/O standard 3.3-V LVTTL at A22" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_G[6] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 162 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_G\[7\] 3.3-V LVTTL B22 " "Pin VGA_G\[7\] uses I/O standard 3.3-V LVTTL at B22" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_G[7] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_G[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 163 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_R\[0\] 3.3-V LVTTL A17 " "Pin VGA_R\[0\] uses I/O standard 3.3-V LVTTL at A17" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_R[0] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 164 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_R\[1\] 3.3-V LVTTL C18 " "Pin VGA_R\[1\] uses I/O standard 3.3-V LVTTL at C18" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_R[1] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 165 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_R\[2\] 3.3-V LVTTL B18 " "Pin VGA_R\[2\] uses I/O standard 3.3-V LVTTL at B18" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_R[2] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 166 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_R\[3\] 3.3-V LVTTL A18 " "Pin VGA_R\[3\] uses I/O standard 3.3-V LVTTL at A18" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_R[3] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 167 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_R\[4\] 3.3-V LVTTL E18 " "Pin VGA_R\[4\] uses I/O standard 3.3-V LVTTL at E18" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_R[4] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 168 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_R\[5\] 3.3-V LVTTL E19 " "Pin VGA_R\[5\] uses I/O standard 3.3-V LVTTL at E19" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_R[5] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 169 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_R\[6\] 3.3-V LVTTL B19 " "Pin VGA_R\[6\] uses I/O standard 3.3-V LVTTL at B19" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_R[6] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 170 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "VGA_R\[7\] 3.3-V LVTTL C19 " "Pin VGA_R\[7\] uses I/O standard 3.3-V LVTTL at C19" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { VGA_R[7] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 56 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_R[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 171 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL AG4 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 136 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL AF3 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 137 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL AH3 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 138 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL AE5 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at AE5" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 139 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL AH2 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at AH2" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 140 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL AE3 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 141 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL AH4 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 142 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL AE4 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 143 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AF18 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AF18" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 268 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AH27 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AH27" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 144 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AJ28 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AJ28" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 145 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AD24 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AD24" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 146 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AE18 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AE18" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 147 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL AD10 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AD10" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 187 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL AD9 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AD9" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 188 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AE9 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AE9" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 189 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AE8 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AE8" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 190 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL AE7 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AE7" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 191 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL AF7 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 192 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL AF6 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 193 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL AF9 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF9" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 194 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL AB13 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 195 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL AF13 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 196 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AF12 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 197 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AG9 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AG9" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 198 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AA13 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 199 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AB11 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 200 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AA12 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 201 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AA15 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 202 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL AH11 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 203 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL AG11 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 204 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL AH12 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at AH12" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 205 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL AG12 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at AG12" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 206 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL AH13 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at AH13" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 207 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL AG13 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at AG13" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 208 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL AG14 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at AG14" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 209 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL AH14 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at AH14" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 210 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL AH9 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at AH9" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 211 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL AK8 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at AK8" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 212 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL AG10 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 213 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL AK7 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at AK7" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 214 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL AH7 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at AH7" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 215 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL AK6 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at AK6" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 216 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL AJ6 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at AJ6" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 217 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL AK5 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at AK5" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 218 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL G16 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 223 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL F17 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at F17" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 224 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL D18 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at D18" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 225 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL F18 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at F18" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 226 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL D19 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at D19" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 227 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL K21 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 228 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL F19 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 229 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL K22 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 230 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL B21 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 231 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL C21 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 232 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL D22 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 233 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL D21 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 234 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL D23 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at D23" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 235 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL D24 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at D24" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 236 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL B28 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at B28" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 237 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL C25 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at C25" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 238 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL C26 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at C26" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 239 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL D28 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at D28" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 240 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL D25 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at D25" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 241 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL F20 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at F20" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 242 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL E21 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at E21" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 243 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL F23 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at F23" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 244 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL G20 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 245 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL F22 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 246 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL G22 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 247 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL G24 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at G24" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 248 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL G23 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at G23" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 249 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL A25 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at A25" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 250 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL A26 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at A26" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 251 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL A19 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at A19" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 252 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL A28 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at A28" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 253 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL A27 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at A27" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 254 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL B30 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at B30" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 255 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AG28 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AG28" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 256 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AG26 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 257 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL Y21 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 258 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL AJ16 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at AJ16" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 40 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 260 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1409179917351 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1409179917351 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "82 " "Following 82 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 136 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 137 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 138 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 139 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 140 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 141 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 142 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 49 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 143 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 53 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 268 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 144 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 145 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 146 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 54 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 147 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 187 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 188 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 189 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 190 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 191 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 192 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 193 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 194 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 195 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 196 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 197 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 198 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 199 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 200 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 201 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 202 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 203 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 204 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 205 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 206 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 207 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 208 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 209 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 210 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 211 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 212 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 213 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 214 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 215 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 216 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 217 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 65 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 218 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 223 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 224 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 225 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 226 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 227 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 228 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 229 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 230 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 231 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 232 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 233 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 234 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 235 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 236 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 237 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 238 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 239 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 240 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 241 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 242 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 243 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 244 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 245 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 246 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 247 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 248 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 249 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 250 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 251 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 252 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 253 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 254 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 255 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 256 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 257 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 67 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 258 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FAN_CTRL a permanently disabled " "Pin FAN_CTRL has a permanently disabled output enable" {  } { { "c:/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/quartus/bin64/pin_planner.ppl" { FAN_CTRL } } } { "c:/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } } { "nes_fpga.v" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/nes_fpga.v" 68 0 0 } } { "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FAN_CTRL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/" { { 0 { 0 ""} 0 259 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1409179917390 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1409179917390 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/NES_FPGA.fit.smsg " "Generated suppressed messages file C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/NES_FPGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1409179917983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1030 " "Peak virtual memory: 1030 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1409179919116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 28 00:51:59 2014 " "Processing ended: Thu Aug 28 00:51:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1409179919116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:55 " "Elapsed time: 00:00:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1409179919116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1409179919116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1409179919116 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1409179920747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1409179920748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 28 00:52:00 2014 " "Processing started: Thu Aug 28 00:52:00 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1409179920748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1409179920748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NES_FPGA -c NES_FPGA " "Command: quartus_asm --read_settings_files=off --write_settings_files=off NES_FPGA -c NES_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1409179920748 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1409179934420 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1409179934801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1409179940084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 28 00:52:20 2014 " "Processing ended: Thu Aug 28 00:52:20 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1409179940084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1409179940084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1409179940084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1409179940084 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1409179940761 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1409179941813 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1409179941815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 28 00:52:21 2014 " "Processing started: Thu Aug 28 00:52:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1409179941815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1409179941815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NES_FPGA -c NES_FPGA " "Command: quartus_sta NES_FPGA -c NES_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1409179941815 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1409179941974 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "nios_system " "Ignored assignments for entity \"nios_system\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME sopc -entity nios_system -qip nios_system.qip " "Assignment for entity set_global_assignment -name IP_TOOL_NAME sopc -entity nios_system -qip nios_system.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1409179942130 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 12.1 -entity nios_system -qip nios_system.qip " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 12.1 -entity nios_system -qip nios_system.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1409179942130 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV sopc -entity nios_system -qip nios_system.qip " "Assignment for entity set_global_assignment -name IP_TOOL_ENV sopc -entity nios_system -qip nios_system.qip was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1 1409179942130 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1 1409179942130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1409179942380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1409179942542 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1409179942542 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu_0.sdc " "Reading SDC File: 'cpu_0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1409179943847 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 46 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at cpu_0.sdc(46): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179943851 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 46 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at cpu_0.sdc(46): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 46 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179943852 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at cpu_0.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$cpu_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$cpu_0_oci_break_path\|break_readreg*\] -to \[get_keepers *\$cpu_0_jtag_sr*\]" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1409179943855 ""}  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179943855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at cpu_0.sdc(46): Argument <to> is an empty collection" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179943855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 47 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at cpu_0.sdc(47): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179943856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 47 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at cpu_0.sdc(47): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179943856 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at cpu_0.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$cpu_0_jtag_sr\[33\]\] " "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|*resetlatch\]     -to \[get_keepers *\$cpu_0_jtag_sr\[33\]\]" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1409179943857 ""}  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179943857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 47 Argument <to> is an empty collection " "Ignored set_false_path at cpu_0.sdc(47): Argument <to> is an empty collection" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179943858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 48 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at cpu_0.sdc(48): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179943858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 48 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at cpu_0.sdc(48): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 48 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179943858 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 48 Argument <from> is an empty collection " "Ignored set_false_path at cpu_0.sdc(48): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$cpu_0_jtag_sr\[0\]\] " "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|monitor_ready\]  -to \[get_keepers *\$cpu_0_jtag_sr\[0\]\]" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1409179943859 ""}  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179943859 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at cpu_0.sdc(48): Argument <to> is an empty collection" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179943860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 49 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at cpu_0.sdc(49): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179943860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 49 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at cpu_0.sdc(49): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179943861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at cpu_0.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$cpu_0_jtag_sr\[34\]\] " "set_false_path -from \[get_keepers *\$cpu_0_oci_debug_path\|monitor_error\]  -to \[get_keepers *\$cpu_0_jtag_sr\[34\]\]" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1409179943861 ""}  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179943861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 49 Argument <to> is an empty collection " "Ignored set_false_path at cpu_0.sdc(49): Argument <to> is an empty collection" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179943862 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 50 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at cpu_0.sdc(50): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179943862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at cpu_0.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$cpu_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$cpu_0_jtag_sr*\] " "set_false_path -from \[get_keepers *\$cpu_0_ocimem_path\|*MonDReg*\] -to \[get_keepers *\$cpu_0_jtag_sr*\]" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1409179943863 ""}  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179943863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at cpu_0.sdc(50): Argument <to> is an empty collection" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179943864 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 51 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr* clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu_0.sdc(51): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179943865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 51 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|*jdo* clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu_0.sdc(51): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179943866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 51 Argument <from> is not an object ID " "Ignored set_false_path at cpu_0.sdc(51): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from *\$cpu_0_jtag_sr*    -to *\$cpu_0_jtag_sysclk_path\|*jdo* " "set_false_path -from *\$cpu_0_jtag_sr*    -to *\$cpu_0_jtag_sysclk_path\|*jdo*" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1409179943867 ""}  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179943867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 51 Argument <to> is not an object ID " "Ignored set_false_path at cpu_0.sdc(51): Argument <to> is not an object ID" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179943867 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 52 sld_hub:*\|irf_reg* clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu_0.sdc(52): sld_hub:*\|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179943868 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 52 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|ir* clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu_0.sdc(52): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk\|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 52 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179943868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 52 Argument <from> is not an object ID " "Ignored set_false_path at cpu_0.sdc(52): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|irf_reg* -to *\$cpu_0_jtag_sysclk_path\|ir* " "set_false_path -from sld_hub:*\|irf_reg* -to *\$cpu_0_jtag_sysclk_path\|ir*" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1409179943869 ""}  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179943869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 52 Argument <to> is not an object ID " "Ignored set_false_path at cpu_0.sdc(52): Argument <to> is not an object ID" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179943869 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 53 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu_0.sdc(53): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179943870 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cpu_0.sdc 53 *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_go clock or keeper or register or port or pin or cell or partition " "Ignored filter at cpu_0.sdc(53): *cpu_0:*\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug\|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1 1409179943871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 53 Argument <from> is not an object ID " "Ignored set_false_path at cpu_0.sdc(53): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$cpu_0_oci_debug_path\|monitor_go " "set_false_path -from sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] -to *\$cpu_0_oci_debug_path\|monitor_go" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1 1409179943871 ""}  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179943871 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path cpu_0.sdc 53 Argument <to> is not an object ID " "Ignored set_false_path at cpu_0.sdc(53): Argument <to> is not an object ID" {  } { { "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" "" { Text "C:/Users/Sergio/Desktop/CS179J-NES_FPGA/NES_FPGA/source/NES_FPGA/cpu_0.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1 1409179943872 ""}
{ "Info" "ISTA_SDC_FOUND" "NES_FPGA.SDC " "Reading SDC File: 'NES_FPGA.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1409179943875 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PCLOCK\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PCLOCK\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1409179943878 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1409179943878 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1409179943879 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1409179944837 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1409179944841 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1409179944872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 36.740 " "Worst-case setup slack is 36.740" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179944885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179944885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.740         0.000 PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.740         0.000 PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179944885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1409179944885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179944891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179944891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.391         0.000 PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179944891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1409179944891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1409179944898 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1409179944904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.815 " "Worst-case minimum pulse width slack is 9.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179944908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179944908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.815         0.000 CLOCK_50  " "    9.815         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179944908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "   16.000         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179944908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "   16.000         0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179944908 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.623         0.000 PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.623         0.000 PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179944908 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1409179944908 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1409179945037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1409179945092 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1409179947103 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1409179947279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 37.048 " "Worst-case setup slack is 37.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179947305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179947305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.048         0.000 PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.048         0.000 PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179947305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1409179947305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179947317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179947317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344         0.000 PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.344         0.000 PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179947317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1409179947317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1409179947328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1409179947338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.824 " "Worst-case minimum pulse width slack is 9.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179947348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179947348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.824         0.000 CLOCK_50  " "    9.824         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179947348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "   16.000         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179947348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "   16.000         0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179947348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.631         0.000 PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.631         0.000 PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179947348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1409179947348 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1409179947516 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1409179948327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 38.419 " "Worst-case setup slack is 38.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179948346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179948346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.419         0.000 PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   38.419         0.000 PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179948346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1409179948346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179948364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179948364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174         0.000 PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.174         0.000 PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179948364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1409179948364 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1409179948381 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1409179948397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.449 " "Worst-case minimum pulse width slack is 9.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179948413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179948413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.449         0.000 CLOCK_50  " "    9.449         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179948413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK2_50  " "   16.000         0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179948413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 CLOCK3_50  " "   16.000         0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179948413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.733         0.000 PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.733         0.000 PCLOCK\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1409179948413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1409179948413 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1409179950973 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1409179950977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1409179951418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 28 00:52:31 2014 " "Processing ended: Thu Aug 28 00:52:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1409179951418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1409179951418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1409179951418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1409179951418 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 339 s " "Quartus II Full Compilation was successful. 0 errors, 339 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1409179952473 ""}
