{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 18:21:35 2019 " "Info: Processing started: Fri Nov 22 18:21:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off regs -c regs --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off regs -c regs --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "MAR_cp " "Info: Assuming node \"MAR_cp\" is an undefined clock" {  } { { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 288 -48 120 304 "MAR_cp" "" } { 280 120 296 296 "MAR_cp" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "MAR_cp" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "load_MDR " "Info: Assuming node \"load_MDR\" is an undefined clock" {  } { { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 400 -56 112 416 "load_MDR" "" } { 392 112 296 408 "load_MDR" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "load_MDR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "load_PC " "Info: Assuming node \"load_PC\" is an undefined clock" {  } { { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 0 -64 104 16 "load_PC" "" } { -8 104 296 8 "load_PC" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "load_PC" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "IR_cp " "Info: Assuming node \"IR_cp\" is an undefined clock" {  } { { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 168 -32 136 184 "IR_cp" "" } { 160 136 296 176 "IR_cp" "" } } } } { "c:/altera/quartus51/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus51/bin/Assignment Editor.qase" 1 { { 0 "IR_cp" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "MAR_cp " "Info: No valid register-to-register data paths exist for clock \"MAR_cp\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "load_MDR register MDR:MDR\|q\[6\] register MDR:MDR\|q\[6\] 378.07 MHz 2.645 ns Internal " "Info: Clock \"load_MDR\" has Internal fmax of 378.07 MHz between source register \"MDR:MDR\|q\[6\]\" and destination register \"MDR:MDR\|q\[6\]\" (period= 2.645 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.479 ns + Longest register register " "Info: + Longest register to register delay is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MDR:MDR\|q\[6\] 1 REG LC_X39_Y23_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y23_N5; Fanout = 2; REG Node = 'MDR:MDR\|q\[6\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "" { MDR:MDR|q[6] } "NODE_NAME" } "" } } { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/MDR.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.366 ns) 0.959 ns inst7\[6\]~664 2 COMB LC_X39_Y23_N2 3 " "Info: 2: + IC(0.593 ns) + CELL(0.366 ns) = 0.959 ns; Loc. = LC_X39_Y23_N2; Fanout = 3; COMB Node = 'inst7\[6\]~664'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "0.959 ns" { MDR:MDR|q[6] inst7[6]~664 } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 376 560 608 408 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.075 ns) 1.357 ns inst7\[6\]~665 3 COMB LC_X39_Y23_N3 3 " "Info: 3: + IC(0.323 ns) + CELL(0.075 ns) = 1.357 ns; Loc. = LC_X39_Y23_N3; Fanout = 3; COMB Node = 'inst7\[6\]~665'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "0.398 ns" { inst7[6]~664 inst7[6]~665 } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 376 560 608 408 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.583 ns) + CELL(0.539 ns) 2.479 ns MDR:MDR\|q\[6\] 4 REG LC_X39_Y23_N5 2 " "Info: 4: + IC(0.583 ns) + CELL(0.539 ns) = 2.479 ns; Loc. = LC_X39_Y23_N5; Fanout = 2; REG Node = 'MDR:MDR\|q\[6\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "1.122 ns" { inst7[6]~665 MDR:MDR|q[6] } "NODE_NAME" } "" } } { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/MDR.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.980 ns ( 39.53 % ) " "Info: Total cell delay = 0.980 ns ( 39.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.499 ns ( 60.47 % ) " "Info: Total interconnect delay = 1.499 ns ( 60.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.479 ns" { MDR:MDR|q[6] inst7[6]~664 inst7[6]~665 MDR:MDR|q[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.479 ns" { MDR:MDR|q[6] inst7[6]~664 inst7[6]~665 MDR:MDR|q[6] } { 0.000ns 0.593ns 0.323ns 0.583ns } { 0.000ns 0.366ns 0.075ns 0.539ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "load_MDR destination 2.867 ns + Shortest register " "Info: + Shortest clock path from clock \"load_MDR\" to destination register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns load_MDR 1 CLK PIN_L3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L3; Fanout = 8; CLK Node = 'load_MDR'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "" { load_MDR } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 400 -56 112 416 "load_MDR" "" } { 392 112 296 408 "load_MDR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.542 ns) 2.867 ns MDR:MDR\|q\[6\] 2 REG LC_X39_Y23_N5 2 " "Info: 2: + IC(1.497 ns) + CELL(0.542 ns) = 2.867 ns; Loc. = LC_X39_Y23_N5; Fanout = 2; REG Node = 'MDR:MDR\|q\[6\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.039 ns" { load_MDR MDR:MDR|q[6] } "NODE_NAME" } "" } } { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/MDR.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.79 % ) " "Info: Total cell delay = 1.370 ns ( 47.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.497 ns ( 52.21 % ) " "Info: Total interconnect delay = 1.497 ns ( 52.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.867 ns" { load_MDR MDR:MDR|q[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.867 ns" { load_MDR load_MDR~out0 MDR:MDR|q[6] } { 0.000ns 0.000ns 1.497ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "load_MDR source 2.867 ns - Longest register " "Info: - Longest clock path from clock \"load_MDR\" to source register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns load_MDR 1 CLK PIN_L3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L3; Fanout = 8; CLK Node = 'load_MDR'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "" { load_MDR } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 400 -56 112 416 "load_MDR" "" } { 392 112 296 408 "load_MDR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.542 ns) 2.867 ns MDR:MDR\|q\[6\] 2 REG LC_X39_Y23_N5 2 " "Info: 2: + IC(1.497 ns) + CELL(0.542 ns) = 2.867 ns; Loc. = LC_X39_Y23_N5; Fanout = 2; REG Node = 'MDR:MDR\|q\[6\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.039 ns" { load_MDR MDR:MDR|q[6] } "NODE_NAME" } "" } } { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/MDR.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.79 % ) " "Info: Total cell delay = 1.370 ns ( 47.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.497 ns ( 52.21 % ) " "Info: Total interconnect delay = 1.497 ns ( 52.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.867 ns" { load_MDR MDR:MDR|q[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.867 ns" { load_MDR load_MDR~out0 MDR:MDR|q[6] } { 0.000ns 0.000ns 1.497ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.867 ns" { load_MDR MDR:MDR|q[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.867 ns" { load_MDR load_MDR~out0 MDR:MDR|q[6] } { 0.000ns 0.000ns 1.497ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.867 ns" { load_MDR MDR:MDR|q[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.867 ns" { load_MDR load_MDR~out0 MDR:MDR|q[6] } { 0.000ns 0.000ns 1.497ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/MDR.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/MDR.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.479 ns" { MDR:MDR|q[6] inst7[6]~664 inst7[6]~665 MDR:MDR|q[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.479 ns" { MDR:MDR|q[6] inst7[6]~664 inst7[6]~665 MDR:MDR|q[6] } { 0.000ns 0.593ns 0.323ns 0.583ns } { 0.000ns 0.366ns 0.075ns 0.539ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.867 ns" { load_MDR MDR:MDR|q[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.867 ns" { load_MDR load_MDR~out0 MDR:MDR|q[6] } { 0.000ns 0.000ns 1.497ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.867 ns" { load_MDR MDR:MDR|q[6] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.867 ns" { load_MDR load_MDR~out0 MDR:MDR|q[6] } { 0.000ns 0.000ns 1.497ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "load_PC register pc:PC\|q\[4\] register pc:PC\|q\[4\] 219.39 MHz 4.558 ns Internal " "Info: Clock \"load_PC\" has Internal fmax of 219.39 MHz between source register \"pc:PC\|q\[4\]\" and destination register \"pc:PC\|q\[4\]\" (period= 4.558 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.392 ns + Longest register register " "Info: + Longest register to register delay is 4.392 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc:PC\|q\[4\] 1 REG LC_X32_Y22_N4 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X32_Y22_N4; Fanout = 4; REG Node = 'pc:PC\|q\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "" { pc:PC|q[4] } "NODE_NAME" } "" } } { "PC.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.183 ns) 1.792 ns inst7\[4\]~668 2 COMB LC_X40_Y23_N2 3 " "Info: 2: + IC(1.609 ns) + CELL(0.183 ns) = 1.792 ns; Loc. = LC_X40_Y23_N2; Fanout = 3; COMB Node = 'inst7\[4\]~668'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "1.792 ns" { pc:PC|q[4] inst7[4]~668 } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 376 560 608 408 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.075 ns) 2.192 ns inst7\[4\]~669 3 COMB LC_X40_Y23_N5 3 " "Info: 3: + IC(0.325 ns) + CELL(0.075 ns) = 2.192 ns; Loc. = LC_X40_Y23_N5; Fanout = 3; COMB Node = 'inst7\[4\]~669'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "0.400 ns" { inst7[4]~668 inst7[4]~669 } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 376 560 608 408 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(0.085 ns) 4.392 ns pc:PC\|q\[4\] 4 REG LC_X32_Y22_N4 4 " "Info: 4: + IC(2.115 ns) + CELL(0.085 ns) = 4.392 ns; Loc. = LC_X32_Y22_N4; Fanout = 4; REG Node = 'pc:PC\|q\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.200 ns" { inst7[4]~669 pc:PC|q[4] } "NODE_NAME" } "" } } { "PC.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.343 ns ( 7.81 % ) " "Info: Total cell delay = 0.343 ns ( 7.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.049 ns ( 92.19 % ) " "Info: Total interconnect delay = 4.049 ns ( 92.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "4.392 ns" { pc:PC|q[4] inst7[4]~668 inst7[4]~669 pc:PC|q[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.392 ns" { pc:PC|q[4] inst7[4]~668 inst7[4]~669 pc:PC|q[4] } { 0.000ns 1.609ns 0.325ns 2.115ns } { 0.000ns 0.183ns 0.075ns 0.085ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "load_PC destination 2.780 ns + Shortest register " "Info: + Shortest clock path from clock \"load_PC\" to destination register is 2.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns load_PC 1 CLK PIN_M2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_M2; Fanout = 8; CLK Node = 'load_PC'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "" { load_PC } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 0 -64 104 16 "load_PC" "" } { -8 104 296 8 "load_PC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.542 ns) 2.780 ns pc:PC\|q\[4\] 2 REG LC_X32_Y22_N4 4 " "Info: 2: + IC(1.513 ns) + CELL(0.542 ns) = 2.780 ns; Loc. = LC_X32_Y22_N4; Fanout = 4; REG Node = 'pc:PC\|q\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.055 ns" { load_PC pc:PC|q[4] } "NODE_NAME" } "" } } { "PC.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 45.58 % ) " "Info: Total cell delay = 1.267 ns ( 45.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.513 ns ( 54.42 % ) " "Info: Total interconnect delay = 1.513 ns ( 54.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.780 ns" { load_PC pc:PC|q[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.780 ns" { load_PC load_PC~out0 pc:PC|q[4] } { 0.000ns 0.000ns 1.513ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "load_PC source 2.780 ns - Longest register " "Info: - Longest clock path from clock \"load_PC\" to source register is 2.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns load_PC 1 CLK PIN_M2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_M2; Fanout = 8; CLK Node = 'load_PC'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "" { load_PC } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 0 -64 104 16 "load_PC" "" } { -8 104 296 8 "load_PC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.542 ns) 2.780 ns pc:PC\|q\[4\] 2 REG LC_X32_Y22_N4 4 " "Info: 2: + IC(1.513 ns) + CELL(0.542 ns) = 2.780 ns; Loc. = LC_X32_Y22_N4; Fanout = 4; REG Node = 'pc:PC\|q\[4\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.055 ns" { load_PC pc:PC|q[4] } "NODE_NAME" } "" } } { "PC.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 45.58 % ) " "Info: Total cell delay = 1.267 ns ( 45.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.513 ns ( 54.42 % ) " "Info: Total interconnect delay = 1.513 ns ( 54.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.780 ns" { load_PC pc:PC|q[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.780 ns" { load_PC load_PC~out0 pc:PC|q[4] } { 0.000ns 0.000ns 1.513ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.780 ns" { load_PC pc:PC|q[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.780 ns" { load_PC load_PC~out0 pc:PC|q[4] } { 0.000ns 0.000ns 1.513ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.780 ns" { load_PC pc:PC|q[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.780 ns" { load_PC load_PC~out0 pc:PC|q[4] } { 0.000ns 0.000ns 1.513ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "PC.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/PC.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "PC.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/PC.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "4.392 ns" { pc:PC|q[4] inst7[4]~668 inst7[4]~669 pc:PC|q[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "4.392 ns" { pc:PC|q[4] inst7[4]~668 inst7[4]~669 pc:PC|q[4] } { 0.000ns 1.609ns 0.325ns 2.115ns } { 0.000ns 0.183ns 0.075ns 0.085ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.780 ns" { load_PC pc:PC|q[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.780 ns" { load_PC load_PC~out0 pc:PC|q[4] } { 0.000ns 0.000ns 1.513ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.780 ns" { load_PC pc:PC|q[4] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.780 ns" { load_PC load_PC~out0 pc:PC|q[4] } { 0.000ns 0.000ns 1.513ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "IR_cp register register reg:IR\|q\[0\] reg:IR\|q\[0\] 422.12 MHz Internal " "Info: Clock \"IR_cp\" Internal fmax is restricted to 422.12 MHz between source register \"reg:IR\|q\[0\]\" and destination register \"reg:IR\|q\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.369 ns " "Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.389 ns + Longest register register " "Info: + Longest register to register delay is 0.389 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg:IR\|q\[0\] 1 REG LC_X19_Y22_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y22_N3; Fanout = 4; REG Node = 'reg:IR\|q\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "" { reg:IR|q[0] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.389 ns) 0.389 ns reg:IR\|q\[0\] 2 REG LC_X19_Y22_N3 4 " "Info: 2: + IC(0.000 ns) + CELL(0.389 ns) = 0.389 ns; Loc. = LC_X19_Y22_N3; Fanout = 4; REG Node = 'reg:IR\|q\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "0.389 ns" { reg:IR|q[0] reg:IR|q[0] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.389 ns ( 100.00 % ) " "Info: Total cell delay = 0.389 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "0.389 ns" { reg:IR|q[0] reg:IR|q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.389 ns" { reg:IR|q[0] reg:IR|q[0] } { 0.000ns 0.000ns } { 0.000ns 0.389ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR_cp destination 2.816 ns + Shortest register " "Info: + Shortest clock path from clock \"IR_cp\" to destination register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns IR_cp 1 CLK PIN_L2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 8; CLK Node = 'IR_cp'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "" { IR_cp } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 168 -32 136 184 "IR_cp" "" } { 160 136 296 176 "IR_cp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.542 ns) 2.816 ns reg:IR\|q\[0\] 2 REG LC_X19_Y22_N3 4 " "Info: 2: + IC(1.549 ns) + CELL(0.542 ns) = 2.816 ns; Loc. = LC_X19_Y22_N3; Fanout = 4; REG Node = 'reg:IR\|q\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.091 ns" { IR_cp reg:IR|q[0] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 44.99 % ) " "Info: Total cell delay = 1.267 ns ( 44.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.549 ns ( 55.01 % ) " "Info: Total interconnect delay = 1.549 ns ( 55.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.816 ns" { IR_cp reg:IR|q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { IR_cp IR_cp~out0 reg:IR|q[0] } { 0.000ns 0.000ns 1.549ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IR_cp source 2.816 ns - Longest register " "Info: - Longest clock path from clock \"IR_cp\" to source register is 2.816 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns IR_cp 1 CLK PIN_L2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 8; CLK Node = 'IR_cp'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "" { IR_cp } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 168 -32 136 184 "IR_cp" "" } { 160 136 296 176 "IR_cp" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.549 ns) + CELL(0.542 ns) 2.816 ns reg:IR\|q\[0\] 2 REG LC_X19_Y22_N3 4 " "Info: 2: + IC(1.549 ns) + CELL(0.542 ns) = 2.816 ns; Loc. = LC_X19_Y22_N3; Fanout = 4; REG Node = 'reg:IR\|q\[0\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.091 ns" { IR_cp reg:IR|q[0] } "NODE_NAME" } "" } } { "reg.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 44.99 % ) " "Info: Total cell delay = 1.267 ns ( 44.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.549 ns ( 55.01 % ) " "Info: Total interconnect delay = 1.549 ns ( 55.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.816 ns" { IR_cp reg:IR|q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { IR_cp IR_cp~out0 reg:IR|q[0] } { 0.000ns 0.000ns 1.549ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.816 ns" { IR_cp reg:IR|q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { IR_cp IR_cp~out0 reg:IR|q[0] } { 0.000ns 0.000ns 1.549ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.816 ns" { IR_cp reg:IR|q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { IR_cp IR_cp~out0 reg:IR|q[0] } { 0.000ns 0.000ns 1.549ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "reg.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/reg.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "reg.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/reg.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "0.389 ns" { reg:IR|q[0] reg:IR|q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "0.389 ns" { reg:IR|q[0] reg:IR|q[0] } { 0.000ns 0.000ns } { 0.000ns 0.389ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.816 ns" { IR_cp reg:IR|q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { IR_cp IR_cp~out0 reg:IR|q[0] } { 0.000ns 0.000ns 1.549ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.816 ns" { IR_cp reg:IR|q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.816 ns" { IR_cp IR_cp~out0 reg:IR|q[0] } { 0.000ns 0.000ns 1.549ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "" { reg:IR|q[0] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { reg:IR|q[0] } {  } {  } } } { "reg.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/reg.vhd" 20 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "pc:PC\|q\[2\] MDR_Bus load_PC 7.071 ns register " "Info: tsu for register \"pc:PC\|q\[2\]\" (data pin = \"MDR_Bus\", clock pin = \"load_PC\") is 7.071 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.841 ns + Longest pin register " "Info: + Longest pin to register delay is 9.841 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns MDR_Bus 1 PIN PIN_B13 9 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_B13; Fanout = 9; PIN Node = 'MDR_Bus'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "" { MDR_Bus } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 344 16 184 360 "MDR_Bus" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.677 ns) + CELL(0.366 ns) 6.130 ns inst7\[7\]~662 2 COMB LC_X39_Y23_N8 24 " "Info: 2: + IC(4.677 ns) + CELL(0.366 ns) = 6.130 ns; Loc. = LC_X39_Y23_N8; Fanout = 24; COMB Node = 'inst7\[7\]~662'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "5.043 ns" { MDR_Bus inst7[7]~662 } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 376 560 608 408 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.107 ns) + CELL(0.366 ns) 8.603 ns inst7\[2\]~673 3 COMB LC_X19_Y22_N6 3 " "Info: 3: + IC(2.107 ns) + CELL(0.366 ns) = 8.603 ns; Loc. = LC_X19_Y22_N6; Fanout = 3; COMB Node = 'inst7\[2\]~673'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.473 ns" { inst7[7]~662 inst7[2]~673 } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 376 560 608 408 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.085 ns) 9.841 ns pc:PC\|q\[2\] 4 REG LC_X32_Y22_N2 5 " "Info: 4: + IC(1.153 ns) + CELL(0.085 ns) = 9.841 ns; Loc. = LC_X32_Y22_N2; Fanout = 5; REG Node = 'pc:PC\|q\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "1.238 ns" { inst7[2]~673 pc:PC|q[2] } "NODE_NAME" } "" } } { "PC.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.904 ns ( 19.35 % ) " "Info: Total cell delay = 1.904 ns ( 19.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.937 ns ( 80.65 % ) " "Info: Total interconnect delay = 7.937 ns ( 80.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "9.841 ns" { MDR_Bus inst7[7]~662 inst7[2]~673 pc:PC|q[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.841 ns" { MDR_Bus MDR_Bus~out0 inst7[7]~662 inst7[2]~673 pc:PC|q[2] } { 0.000ns 0.000ns 4.677ns 2.107ns 1.153ns } { 0.000ns 1.087ns 0.366ns 0.366ns 0.085ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "PC.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/PC.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "load_PC destination 2.780 ns - Shortest register " "Info: - Shortest clock path from clock \"load_PC\" to destination register is 2.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns load_PC 1 CLK PIN_M2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_M2; Fanout = 8; CLK Node = 'load_PC'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "" { load_PC } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 0 -64 104 16 "load_PC" "" } { -8 104 296 8 "load_PC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.542 ns) 2.780 ns pc:PC\|q\[2\] 2 REG LC_X32_Y22_N2 5 " "Info: 2: + IC(1.513 ns) + CELL(0.542 ns) = 2.780 ns; Loc. = LC_X32_Y22_N2; Fanout = 5; REG Node = 'pc:PC\|q\[2\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.055 ns" { load_PC pc:PC|q[2] } "NODE_NAME" } "" } } { "PC.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 45.58 % ) " "Info: Total cell delay = 1.267 ns ( 45.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.513 ns ( 54.42 % ) " "Info: Total interconnect delay = 1.513 ns ( 54.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.780 ns" { load_PC pc:PC|q[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.780 ns" { load_PC load_PC~out0 pc:PC|q[2] } { 0.000ns 0.000ns 1.513ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "9.841 ns" { MDR_Bus inst7[7]~662 inst7[2]~673 pc:PC|q[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "9.841 ns" { MDR_Bus MDR_Bus~out0 inst7[7]~662 inst7[2]~673 pc:PC|q[2] } { 0.000ns 0.000ns 4.677ns 2.107ns 1.153ns } { 0.000ns 1.087ns 0.366ns 0.366ns 0.085ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.780 ns" { load_PC pc:PC|q[2] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.780 ns" { load_PC load_PC~out0 pc:PC|q[2] } { 0.000ns 0.000ns 1.513ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "load_PC pin_q\[3\] pc:PC\|q\[3\] 11.360 ns register " "Info: tco from clock \"load_PC\" to destination pin \"pin_q\[3\]\" through register \"pc:PC\|q\[3\]\" is 11.360 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "load_PC source 2.780 ns + Longest register " "Info: + Longest clock path from clock \"load_PC\" to source register is 2.780 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns load_PC 1 CLK PIN_M2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_M2; Fanout = 8; CLK Node = 'load_PC'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "" { load_PC } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 0 -64 104 16 "load_PC" "" } { -8 104 296 8 "load_PC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.542 ns) 2.780 ns pc:PC\|q\[3\] 2 REG LC_X32_Y22_N3 5 " "Info: 2: + IC(1.513 ns) + CELL(0.542 ns) = 2.780 ns; Loc. = LC_X32_Y22_N3; Fanout = 5; REG Node = 'pc:PC\|q\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.055 ns" { load_PC pc:PC|q[3] } "NODE_NAME" } "" } } { "PC.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 45.58 % ) " "Info: Total cell delay = 1.267 ns ( 45.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.513 ns ( 54.42 % ) " "Info: Total interconnect delay = 1.513 ns ( 54.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.780 ns" { load_PC pc:PC|q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.780 ns" { load_PC load_PC~out0 pc:PC|q[3] } { 0.000ns 0.000ns 1.513ns } { 0.000ns 0.725ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "PC.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/PC.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.424 ns + Longest register pin " "Info: + Longest register to pin delay is 8.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc:PC\|q\[3\] 1 REG LC_X32_Y22_N3 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X32_Y22_N3; Fanout = 5; REG Node = 'pc:PC\|q\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "" { pc:PC|q[3] } "NODE_NAME" } "" } } { "PC.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/PC.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.280 ns) 1.661 ns inst7\[3\]~670 2 COMB LC_X40_Y23_N6 3 " "Info: 2: + IC(1.381 ns) + CELL(0.280 ns) = 1.661 ns; Loc. = LC_X40_Y23_N6; Fanout = 3; COMB Node = 'inst7\[3\]~670'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "1.661 ns" { pc:PC|q[3] inst7[3]~670 } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 376 560 608 408 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.280 ns) 3.930 ns inst7\[3\]~682 3 COMB LC_X19_Y21_N2 1 " "Info: 3: + IC(1.989 ns) + CELL(0.280 ns) = 3.930 ns; Loc. = LC_X19_Y21_N2; Fanout = 1; COMB Node = 'inst7\[3\]~682'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.269 ns" { inst7[3]~670 inst7[3]~682 } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 376 560 608 408 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.807 ns) + CELL(2.687 ns) 8.424 ns pin_q\[3\] 4 PIN PIN_B12 0 " "Info: 4: + IC(1.807 ns) + CELL(2.687 ns) = 8.424 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'pin_q\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "4.494 ns" { inst7[3]~682 pin_q[3] } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 328 864 1040 344 "pin_q\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.247 ns ( 38.54 % ) " "Info: Total cell delay = 3.247 ns ( 38.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.177 ns ( 61.46 % ) " "Info: Total interconnect delay = 5.177 ns ( 61.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "8.424 ns" { pc:PC|q[3] inst7[3]~670 inst7[3]~682 pin_q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.424 ns" { pc:PC|q[3] inst7[3]~670 inst7[3]~682 pin_q[3] } { 0.000ns 1.381ns 1.989ns 1.807ns } { 0.000ns 0.280ns 0.280ns 2.687ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.780 ns" { load_PC pc:PC|q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.780 ns" { load_PC load_PC~out0 pc:PC|q[3] } { 0.000ns 0.000ns 1.513ns } { 0.000ns 0.725ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "8.424 ns" { pc:PC|q[3] inst7[3]~670 inst7[3]~682 pin_q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "8.424 ns" { pc:PC|q[3] inst7[3]~670 inst7[3]~682 pin_q[3] } { 0.000ns 1.381ns 1.989ns 1.807ns } { 0.000ns 0.280ns 0.280ns 2.687ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "MDR_Bus pin_q\[3\] 13.071 ns Longest " "Info: Longest tpd from source pin \"MDR_Bus\" to destination pin \"pin_q\[3\]\" is 13.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns MDR_Bus 1 PIN PIN_B13 9 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_B13; Fanout = 9; PIN Node = 'MDR_Bus'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "" { MDR_Bus } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 344 16 184 360 "MDR_Bus" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.855 ns) + CELL(0.366 ns) 6.308 ns inst7\[3\]~670 2 COMB LC_X40_Y23_N6 3 " "Info: 2: + IC(4.855 ns) + CELL(0.366 ns) = 6.308 ns; Loc. = LC_X40_Y23_N6; Fanout = 3; COMB Node = 'inst7\[3\]~670'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "5.221 ns" { MDR_Bus inst7[3]~670 } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 376 560 608 408 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.280 ns) 8.577 ns inst7\[3\]~682 3 COMB LC_X19_Y21_N2 1 " "Info: 3: + IC(1.989 ns) + CELL(0.280 ns) = 8.577 ns; Loc. = LC_X19_Y21_N2; Fanout = 1; COMB Node = 'inst7\[3\]~682'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.269 ns" { inst7[3]~670 inst7[3]~682 } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 376 560 608 408 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.807 ns) + CELL(2.687 ns) 13.071 ns pin_q\[3\] 4 PIN PIN_B12 0 " "Info: 4: + IC(1.807 ns) + CELL(2.687 ns) = 13.071 ns; Loc. = PIN_B12; Fanout = 0; PIN Node = 'pin_q\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "4.494 ns" { inst7[3]~682 pin_q[3] } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 328 864 1040 344 "pin_q\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.420 ns ( 33.82 % ) " "Info: Total cell delay = 4.420 ns ( 33.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.651 ns ( 66.18 % ) " "Info: Total interconnect delay = 8.651 ns ( 66.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "13.071 ns" { MDR_Bus inst7[3]~670 inst7[3]~682 pin_q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "13.071 ns" { MDR_Bus MDR_Bus~out0 inst7[3]~670 inst7[3]~682 pin_q[3] } { 0.000ns 0.000ns 4.855ns 1.989ns 1.807ns } { 0.000ns 1.087ns 0.366ns 0.280ns 2.687ns } } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "MDR:MDR\|q\[3\] d2\[3\] load_MDR -2.137 ns register " "Info: th for register \"MDR:MDR\|q\[3\]\" (data pin = \"d2\[3\]\", clock pin = \"load_MDR\") is -2.137 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "load_MDR destination 2.867 ns + Longest register " "Info: + Longest clock path from clock \"load_MDR\" to destination register is 2.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns load_MDR 1 CLK PIN_L3 8 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L3; Fanout = 8; CLK Node = 'load_MDR'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "" { load_MDR } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 400 -56 112 416 "load_MDR" "" } { 392 112 296 408 "load_MDR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.497 ns) + CELL(0.542 ns) 2.867 ns MDR:MDR\|q\[3\] 2 REG LC_X40_Y23_N8 2 " "Info: 2: + IC(1.497 ns) + CELL(0.542 ns) = 2.867 ns; Loc. = LC_X40_Y23_N8; Fanout = 2; REG Node = 'MDR:MDR\|q\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.039 ns" { load_MDR MDR:MDR|q[3] } "NODE_NAME" } "" } } { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/MDR.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 47.79 % ) " "Info: Total cell delay = 1.370 ns ( 47.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.497 ns ( 52.21 % ) " "Info: Total interconnect delay = 1.497 ns ( 52.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.867 ns" { load_MDR MDR:MDR|q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.867 ns" { load_MDR load_MDR~out0 MDR:MDR|q[3] } { 0.000ns 0.000ns 1.497ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/MDR.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.104 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns d2\[3\] 1 PIN PIN_D8 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_D8; Fanout = 1; PIN Node = 'd2\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "" { d2[3] } "NODE_NAME" } "" } } { "regs.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/regs/regs.bdf" { { 448 -64 104 464 "d2\[7..0\]" "" } { 440 104 296 456 "d2\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.794 ns) + CELL(0.223 ns) 5.104 ns MDR:MDR\|q\[3\] 2 REG LC_X40_Y23_N8 2 " "Info: 2: + IC(3.794 ns) + CELL(0.223 ns) = 5.104 ns; Loc. = LC_X40_Y23_N8; Fanout = 2; REG Node = 'MDR:MDR\|q\[3\]'" {  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "4.017 ns" { d2[3] MDR:MDR|q[3] } "NODE_NAME" } "" } } { "MDR.vhd" "" { Text "C:/Documents and Settings/Administrator/桌面/regs/MDR.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.310 ns ( 25.67 % ) " "Info: Total cell delay = 1.310 ns ( 25.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.794 ns ( 74.33 % ) " "Info: Total interconnect delay = 3.794 ns ( 74.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "5.104 ns" { d2[3] MDR:MDR|q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.104 ns" { d2[3] d2[3]~out0 MDR:MDR|q[3] } { 0.000ns 0.000ns 3.794ns } { 0.000ns 1.087ns 0.223ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "2.867 ns" { load_MDR MDR:MDR|q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "2.867 ns" { load_MDR load_MDR~out0 MDR:MDR|q[3] } { 0.000ns 0.000ns 1.497ns } { 0.000ns 0.828ns 0.542ns } } } { "c:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "c:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "regs" "UNKNOWN" "V1" "C:/Documents and Settings/Administrator/桌面/regs/db/regs.quartus_db" { Floorplan "C:/Documents and Settings/Administrator/桌面/regs/" "" "5.104 ns" { d2[3] MDR:MDR|q[3] } "NODE_NAME" } "" } } { "c:/altera/quartus51/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus51/bin/Technology_Viewer.qrui" "5.104 ns" { d2[3] d2[3]~out0 MDR:MDR|q[3] } { 0.000ns 0.000ns 3.794ns } { 0.000ns 1.087ns 0.223ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 18:21:35 2019 " "Info: Processing ended: Fri Nov 22 18:21:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
