// Seed: 777965932
module module_0;
  tri1 id_1;
  id_3(
      .id_0(id_1), .id_1(""), .id_2(id_4), .id_3(1'b0), .id_4(1 & id_4), .id_5(id_1 + id_4)
  );
  wire id_5, id_6, id_7;
  assign id_2 = 1;
  assign id_1 = ~&id_4;
endmodule
module module_1 (
    output tri1 id_0
    , id_5,
    input  wire id_1
    , id_6,
    output tri  id_2,
    output tri0 id_3
    , id_7
);
  wire id_8 = (id_6);
  module_0();
endmodule
