

================================================================
== Vitis HLS Report for 'hyperspectral_hw_wrapped_Pipeline_L4'
================================================================
* Date:           Wed Jul 10 00:10:07 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        Hyperspectral_DataFlow
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.713 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      544|      544|  5.440 us|  5.440 us|  544|  544|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L4      |      542|      542|         6|          3|          1|   180|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     168|    439|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     92|    -|
|Register         |        -|    -|      79|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     247|    563|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+------------------------------+---------+----+-----+-----+-----+
    |             Instance             |            Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_no_dsp_1_U31  |fadd_32ns_32ns_32_4_no_dsp_1  |        0|   0|  168|  439|    0|
    +----------------------------------+------------------------------+---------+----+-----+-----+-----+
    |Total                             |                              |        0|   0|  168|  439|    0|
    +----------------------------------+------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |k_4_fu_82_p2                      |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_76_p2                |      icmp|   0|  0|  11|           8|           8|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          19|          13|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_k         |   9|          2|    8|         16|
    |ap_sig_allocacmp_sum_load  |   9|          2|   32|         64|
    |k_2_fu_42                  |   9|          2|    8|         16|
    |sum_fu_38                  |   9|          2|   32|         64|
    |sum_stream_blk_n           |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  92|         20|   85|        172|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln23_reg_125            |   1|   0|    1|          0|
    |k_2_fu_42                    |   8|   0|    8|          0|
    |sum_fu_38                    |  32|   0|   32|          0|
    |sum_stream_read_reg_129      |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  79|   0|   79|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_L4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_L4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_L4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_L4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_L4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  hyperspectral_hw_wrapped_Pipeline_L4|  return value|
|sum_stream_dout     |   in|   32|     ap_fifo|                            sum_stream|       pointer|
|sum_stream_empty_n  |   in|    1|     ap_fifo|                            sum_stream|       pointer|
|sum_stream_read     |  out|    1|     ap_fifo|                            sum_stream|       pointer|
|sum_out             |  out|   32|      ap_vld|                               sum_out|       pointer|
|sum_out_ap_vld      |  out|    1|      ap_vld|                               sum_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

