---
layout: project_page
title: RV32IM pipeline implementation group2
permalink: /co502/e17/RV32IM-pipeline-implementation-group2/
description: This project is about implementing a RISC-V CPU with a RV32IM pipeline
  implementation using VERILOG_HDL.
has_children: false
parent: E17 Advanced Computer Architecture (CO502)
grand_parent: Advanced Computer Architecture (CO502)
cover_url: /data/categories/co502/cover_page.jpg
thumbnail_url: /data/categories/co502/thumbnail.jpg
repo_url: https://github.com/cepdnaclk/e17-co502-RV32IM-pipeline-implementation-group2
page_url: https://cepdnaclk.github.io/e17-co502-RV32IM-pipeline-implementation-group2
forks: 0
watchers: 0
stars: 0
started_on: '2023-03-30T09:03:37Z'
---

This project is about implementing a RISC-V CPU with a RV32IM pipeline implementation using VERILOG_HDL.