module cunit(
	output [30:0]cword,
	output [63:0]k,
	input [31:0]inst,
	input clk,
	input rst);
	
	reg op11 = inst[31:21];
	reg op10 = inst[31:22];
	reg op9 = inst[31:23];
	reg op8 = inst[31:24];
	reg op6 = inst[31:26];
	
	op6 == 100101 ? cword = {IR[4:0],IR[9:5],IR[20:16],01,01000,X,0,1,0,0,0,0,1,0}:;
	
endmodule
