

================================================================
== Vitis HLS Report for 'channel_gen_Pipeline_VITIS_LOOP_154_9'
================================================================
* Date:           Wed Sep 14 20:24:07 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  7.330 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.100 us|  0.100 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_154_9  |        3|        3|         1|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%lhs_V = alloca i32 1"   --->   Operation 4 'alloca' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%lhs_V_11 = alloca i32 1"   --->   Operation 5 'alloca' 'lhs_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 6 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_2_2_reload_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_imag_3taps_V_2_2_reload"   --->   Operation 7 'read' 'x_imag_3taps_V_2_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_imag_3taps_V_1_2_reload_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_imag_3taps_V_1_2_reload"   --->   Operation 8 'read' 'x_imag_3taps_V_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_18_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_Result_18"   --->   Operation 9 'read' 'p_Result_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_real_3taps_V_2_2_reload_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_real_3taps_V_2_2_reload"   --->   Operation 10 'read' 'x_real_3taps_V_2_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_real_3taps_V_1_2_reload_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %x_real_3taps_V_1_2_reload"   --->   Operation 11 'read' 'x_real_3taps_V_1_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Result_17_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %p_Result_17"   --->   Operation 12 'read' 'p_Result_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%n_3taps_V_2_5_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %n_3taps_V_2_5"   --->   Operation 13 'read' 'n_3taps_V_2_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n_3taps_V_1_5_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %n_3taps_V_1_5"   --->   Operation 14 'read' 'n_3taps_V_1_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_3taps_V_0_5_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %n_3taps_V_0_5"   --->   Operation 15 'read' 'n_3taps_V_0_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv_i_i_i205_le3926_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %conv_i_i_i205_le3926"   --->   Operation 16 'read' 'conv_i_i_i205_le3926_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv_i_i_i131_le3933_read = read i22 @_ssdm_op_Read.ap_auto.i22, i22 %conv_i_i_i131_le3933"   --->   Operation 17 'read' 'conv_i_i_i131_le3933_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i_V"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %conv_i_i_i131_le3933_read, i22 %lhs_V_11"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 %conv_i_i_i205_le3926_read, i22 %lhs_V"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1233"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.33>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_V_12 = load i2 %i_V"   --->   Operation 22 'load' 'i_V_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.44ns)   --->   "%icmp_ln1057 = icmp_eq  i2 %i_V_12, i2 3"   --->   Operation 24 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.54ns)   --->   "%add_ln870 = add i2 %i_V_12, i2 1"   --->   Operation 26 'add' 'add_ln870' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %icmp_ln1057, void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1233.split, void %._crit_edge3855.loopexit.exitStub" [../channel_code/channel_gen.cpp:154]   --->   Operation 27 'br' 'br_ln154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%lhs_V_load_3 = load i22 %lhs_V"   --->   Operation 28 'load' 'lhs_V_load_3' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%lhs_V_11_load_1 = load i22 %lhs_V_11"   --->   Operation 29 'load' 'lhs_V_11_load_1' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [../channel_code/channel_gen.cpp:18]   --->   Operation 30 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.47ns)   --->   "%r_V = mux i22 @_ssdm_op_Mux.ap_auto.3i22.i2, i22 26214, i22 16384, i22 10869, i2 %i_V_12"   --->   Operation 31 'mux' 'r_V' <Predicate = (!icmp_ln1057)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1168 = zext i22 %r_V"   --->   Operation 32 'zext' 'zext_ln1168' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.47ns)   --->   "%tmp_1 = mux i22 @_ssdm_op_Mux.ap_auto.3i22.i2, i22 %n_3taps_V_0_5_read, i22 %n_3taps_V_1_5_read, i22 %n_3taps_V_2_5_read, i2 %i_V_12"   --->   Operation 33 'mux' 'tmp_1' <Predicate = (!icmp_ln1057)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1168 = sext i22 %tmp_1"   --->   Operation 34 'sext' 'sext_ln1168' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.70ns)   --->   "%mul_ln1168 = mul i37 %sext_ln1168, i37 %zext_ln1168"   --->   Operation 35 'mul' 'mul_ln1168' <Predicate = (!icmp_ln1057)> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%r_V_22 = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %mul_ln1168, i32 15, i32 36"   --->   Operation 36 'partselect' 'r_V_22' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.47ns)   --->   "%tmp_2 = mux i22 @_ssdm_op_Mux.ap_auto.3i22.i2, i22 %p_Result_17_read, i22 %x_real_3taps_V_1_2_reload_read, i22 %x_real_3taps_V_2_2_reload_read, i2 %i_V_12"   --->   Operation 37 'mux' 'tmp_2' <Predicate = (!icmp_ln1057)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i22 %r_V_22"   --->   Operation 38 'sext' 'sext_ln1171' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1171_6 = sext i22 %tmp_2"   --->   Operation 39 'sext' 'sext_ln1171_6' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%lhs_V_12 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i22.i15, i22 %lhs_V_load_3, i15 0"   --->   Operation 40 'bitconcatenate' 'lhs_V_12' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.70ns)   --->   "%mul_ln1245 = mul i37 %sext_ln1171, i37 %sext_ln1171_6"   --->   Operation 41 'mul' 'mul_ln1245' <Predicate = (!icmp_ln1057)> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.02ns)   --->   "%ret_V = add i37 %lhs_V_12, i37 %mul_ln1245"   --->   Operation 42 'add' 'ret_V' <Predicate = (!icmp_ln1057)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln717_6 = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %ret_V, i32 15, i32 36"   --->   Operation 43 'partselect' 'trunc_ln717_6' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.47ns)   --->   "%tmp_3 = mux i22 @_ssdm_op_Mux.ap_auto.3i22.i2, i22 %p_Result_18_read, i22 %x_imag_3taps_V_1_2_reload_read, i22 %x_imag_3taps_V_2_2_reload_read, i2 %i_V_12"   --->   Operation 44 'mux' 'tmp_3' <Predicate = (!icmp_ln1057)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1171_7 = sext i22 %tmp_3"   --->   Operation 45 'sext' 'sext_ln1171_7' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%lhs_V_13 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i22.i15, i22 %lhs_V_11_load_1, i15 0"   --->   Operation 46 'bitconcatenate' 'lhs_V_13' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.70ns)   --->   "%mul_ln1245_3 = mul i37 %sext_ln1171, i37 %sext_ln1171_7"   --->   Operation 47 'mul' 'mul_ln1245_3' <Predicate = (!icmp_ln1057)> <Delay = 2.70> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.02ns)   --->   "%ret_V_14 = add i37 %lhs_V_13, i37 %mul_ln1245_3"   --->   Operation 48 'add' 'ret_V_14' <Predicate = (!icmp_ln1057)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln717_7 = partselect i22 @_ssdm_op_PartSelect.i22.i37.i32.i32, i37 %ret_V_14, i32 15, i32 36"   --->   Operation 49 'partselect' 'trunc_ln717_7' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln870 = store i2 %add_ln870, i2 %i_V"   --->   Operation 50 'store' 'store_ln870' <Predicate = (!icmp_ln1057)> <Delay = 0.42>
ST_2 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln717 = store i22 %trunc_ln717_7, i22 %lhs_V_11"   --->   Operation 51 'store' 'store_ln717' <Predicate = (!icmp_ln1057)> <Delay = 0.42>
ST_2 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln717 = store i22 %trunc_ln717_6, i22 %lhs_V"   --->   Operation 52 'store' 'store_ln717' <Predicate = (!icmp_ln1057)> <Delay = 0.42>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi22ELi7EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi44ELi14ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit1233"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%lhs_V_load = load i22 %lhs_V"   --->   Operation 54 'load' 'lhs_V_load' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%lhs_V_11_load = load i22 %lhs_V_11"   --->   Operation 55 'load' 'lhs_V_11_load' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %lhs_V_14_out, i22 %lhs_V_11_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i22P0A, i22 %lhs_V_12_out, i22 %lhs_V_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 58 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('i.V') [16]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i.V' [28]  (0.427 ns)

 <State 2>: 7.33ns
The critical path consists of the following:
	'load' operation ('i.V') on local variable 'i.V' [33]  (0 ns)
	'mux' operation ('tmp_1') [45]  (0.476 ns)
	'mul' operation ('mul_ln1168') [47]  (2.7 ns)
	'mul' operation ('mul_ln1245_3') [59]  (2.7 ns)
	'add' operation ('ret.V') [60]  (1.03 ns)
	'store' operation ('store_ln717') of variable 'trunc_ln717_7' on local variable 'lhs.V' [63]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
