# Copyright (C) 2022  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
# File: C:\Users\UTAH\Desktop\Final Project Eric HUU Nene\Project\Project.csv
# Generated on: Thu Dec  4 17:09:26 2025

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
CLK,Input,PIN_P11,3,B3_N0,PIN_P11,3.3-V LVTTL,,,,,
COLS[3],Output,PIN_Y7,3,B3_N0,PIN_Y7,3.3-V LVTTL,,,,,
COLS[2],Output,PIN_Y8,3,B3_N0,PIN_Y8,3.3-V LVTTL,,,,,
COLS[1],Output,PIN_AA10,3,B3_N0,PIN_AA10,3.3-V LVTTL,,,,,
COLS[0],Output,PIN_W11,4,B4_N0,PIN_W11,3.3-V LVTTL,,,,,
DBG[7],Output,PIN_W7,3,B3_N0,PIN_W7,3.3-V LVTTL,,,,,
DBG[6],Output,PIN_W8,3,B3_N0,PIN_W8,3.3-V LVTTL,,,,,
DBG[5],Output,PIN_W9,3,B3_N0,PIN_W9,3.3-V LVTTL,,,,,
DBG[4],Output,PIN_W10,3,B3_N0,PIN_W10,3.3-V LVTTL,,,,,
DBG[3],Output,PIN_V7,3,B3_N0,PIN_V7,3.3-V LVTTL,,,,,
DBG[2],Output,PIN_V8,3,B3_N0,PIN_V8,3.3-V LVTTL,,,,,
DBG[1],Output,PIN_V9,3,B3_N0,PIN_V9,3.3-V LVTTL,,,,,
DBG[0],Output,PIN_V10,3,B3_N0,PIN_V10,3.3-V LVTTL,,,,,
HEX0[7],Output,PIN_A16,7,B7_N0,PIN_A16,3.3-V LVTTL,,,,,
HEX0[6],Output,PIN_B17,7,B7_N0,PIN_B17,3.3-V LVTTL,,,,,
HEX0[5],Output,PIN_A18,7,B7_N0,PIN_A18,3.3-V LVTTL,,,,,
HEX0[4],Output,PIN_A17,7,B7_N0,PIN_A17,3.3-V LVTTL,,,,,
HEX0[3],Output,PIN_B16,7,B7_N0,PIN_B16,3.3-V LVTTL,,,,,
HEX0[2],Output,PIN_E18,6,B6_N0,PIN_E18,3.3-V LVTTL,,,,,
HEX0[1],Output,PIN_D18,6,B6_N0,PIN_D18,3.3-V LVTTL,,,,,
HEX0[0],Output,PIN_C18,7,B7_N0,PIN_C18,3.3-V LVTTL,,,,,
LEDS[9],Output,PIN_B11,7,B7_N0,PIN_B11,3.3-V LVTTL,,,,,
LEDS[8],Output,PIN_A11,7,B7_N0,PIN_A11,3.3-V LVTTL,,,,,
LEDS[7],Output,PIN_D14,7,B7_N0,PIN_D14,3.3-V LVTTL,,,,,
LEDS[6],Output,PIN_E14,7,B7_N0,PIN_E14,3.3-V LVTTL,,,,,
LEDS[5],Output,PIN_C13,7,B7_N0,PIN_C13,3.3-V LVTTL,,,,,
LEDS[4],Output,PIN_D13,7,B7_N0,PIN_D13,3.3-V LVTTL,,,,,
LEDS[3],Output,PIN_B10,7,B7_N0,PIN_B10,3.3-V LVTTL,,,,,
LEDS[2],Output,PIN_A10,7,B7_N0,PIN_A10,3.3-V LVTTL,,,,,
LEDS[1],Output,PIN_A9,7,B7_N0,PIN_A9,3.3-V LVTTL,,,,,
LEDS[0],Output,PIN_A8,7,B7_N0,PIN_A8,3.3-V LVTTL,,,,,
LEDS[4](n),Output,PIN_E12,7,B7_N0,,,,,,,
ROWS[3],Input,PIN_Y11,4,B4_N0,PIN_Y11,3.3-V LVTTL,,,,,
ROWS[2],Input,PIN_AB13,4,B4_N0,PIN_AB13,3.3-V LVTTL,,,,,
ROWS[1],Input,PIN_W13,4,B4_N0,PIN_W13,3.3-V LVTTL,,,,,
ROWS[0],Input,PIN_AA15,4,B4_N0,PIN_AA15,3.3-V LVTTL,,,,,
RST_N,Input,PIN_B8,7,B7_N0,PIN_B8,3.3 V Schmitt Trigger,,,,,
p1,Output,PIN_AB2,3,B3_N0,PIN_AB2,3.3-V LVTTL,,,,,
p2,Output,PIN_Y3,3,B3_N0,PIN_Y3,3.3-V LVTTL,,,,,
HEX1[0],Unknown,PIN_C18,7,B7_N0,,3.3-V LVTTL,,,,,
HEX1[1],Unknown,PIN_D18,6,B6_N0,,3.3-V LVTTL,,,,,
HEX1[2],Unknown,PIN_E18,6,B6_N0,,3.3-V LVTTL,,,,,
HEX1[3],Unknown,PIN_B16,7,B7_N0,,3.3-V LVTTL,,,,,
HEX1[4],Unknown,PIN_A17,7,B7_N0,,3.3-V LVTTL,,,,,
HEX1[5],Unknown,PIN_A18,7,B7_N0,,3.3-V LVTTL,,,,,
HEX1[6],Unknown,PIN_B17,7,B7_N0,,3.3-V LVTTL,,,,,
HEX1[7],Unknown,PIN_A16,7,B7_N0,,3.3-V LVTTL,,,,,
PIN_AA2,Unknown,,,,,3.3-V LVTTL,,,,,
PIN_Y3,Unknown,,,,,3.3-V LVTTL,,,,,
PIN_10,Unknown,,,,,3.3-V LVTTL,,,,,
