// Seed: 2205888625
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  assign id_3 = id_2.sum;
  always id_3 <= id_2;
  assign id_2 = id_2;
  tri1 id_4, id_5, id_6, id_7 = 1;
  wire id_8;
  assign id_4 = id_4;
  wire id_9 = 1 << id_7;
  id_10(
      1, id_2
  );
  wire id_11;
  wire id_12, id_13, id_14;
endmodule
module module_1 (
    input logic id_0
);
  reg id_2;
  initial
    if ("") begin : LABEL_0
      begin : LABEL_0
        #id_3 id_2 <= 1;
      end
    end else begin : LABEL_0
      id_2 <= id_0;
    end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  wire id_4;
endmodule
