Reading OpenROAD database at '/root/isolator_transformer/driver_ic_v3_skywater_0u13_RISC-V/logic/PWM_module/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_10_15_44/11-openroad-ioplacement/TOP_digital.odb'…
Reading library file at '/root/isolator_transformer/driver_ic_v3_skywater_0u13_RISC-V/logic/PWM_module/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_10_15_44/tmp/f994421629554077a147bbbc5c335823.lib'…
Reading design constraints file at '/nix/store/if4qs4kwxyyv6gdg9rv9a0ln0zamd293-python3.10-openlane/lib/python3.10/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0337] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[WARNING STA-0337] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0559] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[INFO] Setting global connections...
adding -skip_trim to pdngen
[INFO PDN-0001] Inserting grid: stdcell_grid
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[INFO PSM-0031] Number of PDN nodes on net vccd1 = 12666.
[INFO PSM-0064] Number of voltage sources = 335.
[INFO PSM-0040] All PDN stripes on net vccd1 are connected.
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[INFO PSM-0031] Number of PDN nodes on net vssd1 = 12666.
[INFO PSM-0064] Number of voltage sources = 335.
[INFO PSM-0040] All PDN stripes on net vssd1 are connected.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/root/isolator_transformer/driver_ic_v3_skywater_0u13_RISC-V/logic/PWM_module/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_10_15_44/14-openroad-generatepdn/TOP_digital.odb'…
Writing netlist to '/root/isolator_transformer/driver_ic_v3_skywater_0u13_RISC-V/logic/PWM_module/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_10_15_44/14-openroad-generatepdn/TOP_digital.nl.v'…
Writing powered netlist to '/root/isolator_transformer/driver_ic_v3_skywater_0u13_RISC-V/logic/PWM_module/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_10_15_44/14-openroad-generatepdn/TOP_digital.pnl.v'…
Writing layout to '/root/isolator_transformer/driver_ic_v3_skywater_0u13_RISC-V/logic/PWM_module/caravel_user_project_openlane_2/openlane/TOP_digital/runs/23_10_10_15_44/14-openroad-generatepdn/TOP_digital.def'…
