###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx17.ecn.purdue.edu)
#  Generated on:      Thu Mar  3 19:16:41 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
- Setup                         4.937
+ Phase Shift                   5.000
= Required Time                 0.962
- Arrival Time                  4.378
= Slack Time                   -3.416
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -3.316 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -3.174 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -2.846 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -2.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.822 | 1.116 |   1.996 |   -1.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.212 | 0.189 |   2.185 |   -1.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.524 | 0.455 |   2.640 |   -0.776 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n173      | A v -> Y v     | BUFX4    | 0.577 | 0.666 |   3.306 |   -0.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U80                | B v -> Y ^     | AOI22X1  | 0.268 | 0.235 |   3.541 |    0.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U82                | A ^ -> Y v     | AOI21X1  | 0.358 | 0.247 |   3.788 |    0.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_103_0        | B v -> Y ^     | NAND2X1  | 0.210 | 0.245 |   4.032 |    0.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_102_0        | A ^ -> Y ^     | AND2X2   | 0.113 | 0.195 |   4.228 |    0.812 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_101_0        | D ^ -> Y v     | OAI22X1  | 0.398 | 0.149 |   4.377 |    0.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | D v            | DFFPOSX1 | 0.398 | 0.001 |   4.378 |    0.962 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.516 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    3.657 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    3.986 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.885 |    4.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.328 | 0.013 |   0.898 |    4.314 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
- Setup                         4.400
+ Phase Shift                   5.000
= Required Time                 1.493
- Arrival Time                  4.401
= Slack Time                   -2.908
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.808 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -2.667 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -2.338 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -2.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |   -0.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |   -0.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |   -0.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    0.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX4    | 0.245 | 0.379 |   3.511 |    0.603 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.180 | 0.175 |   3.687 |    0.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.365 | 0.240 |   3.926 |    1.018 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_60_0           | B v -> Y ^     | NAND2X1  | 0.150 | 0.184 |   4.110 |    1.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_59_0           | A ^ -> Y ^     | AND2X2   | 0.089 | 0.169 |   4.279 |    1.371 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_58_0           | D ^ -> Y v     | OAI22X1  | 0.380 | 0.122 |   4.401 |    1.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D v            | DFFPOSX1 | 0.380 | 0.001 |   4.401 |    1.493 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.008 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    3.150 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    3.478 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    3.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.338 | 0.018 |   0.893 |    3.801 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
- Setup                         2.780
+ Phase Shift                   5.000
= Required Time                 3.131
- Arrival Time                  5.012
= Slack Time                   -1.882
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -1.782 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -1.640 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -1.312 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -1.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    0.118 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    0.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    0.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    1.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.251 | 0.381 |   3.513 |    1.631 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.237 | 0.171 |   3.683 |    1.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.371 | 0.255 |   3.938 |    2.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.341 | 0.254 |   4.192 |    2.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.674 | 0.633 |   4.826 |    2.944 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169                 | B ^ -> Y v     | MUX2X1   | 0.296 | 0.186 |   5.012 |    3.130 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1]   | D v            | DFFPOSX1 | 0.296 | 0.001 |   5.012 |    3.131 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.982 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    2.123 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    2.452 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.885 |    2.767 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.331 | 0.025 |   0.911 |    2.792 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
- Setup                         2.417
+ Phase Shift                   5.000
= Required Time                 3.492
- Arrival Time                  4.987
= Slack Time                   -1.495
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -1.395 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -1.254 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.925 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    0.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    0.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.203 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    1.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.251 | 0.381 |   3.513 |    2.017 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.237 | 0.171 |   3.683 |    2.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.371 | 0.255 |   3.938 |    2.443 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.341 | 0.254 |   4.192 |    2.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.674 | 0.633 |   4.826 |    3.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203                 | B ^ -> Y v     | MUX2X1   | 0.278 | 0.161 |   4.987 |    3.491 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1]   | D v            | DFFPOSX1 | 0.278 | 0.000 |   4.987 |    3.492 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.595 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.737 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    2.065 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.885 |    2.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.331 | 0.023 |   0.908 |    2.404 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
- Setup                         2.377
+ Phase Shift                   5.000
= Required Time                 3.521
- Arrival Time                  4.970
= Slack Time                   -1.448
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -1.348 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -1.207 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.878 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    0.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    0.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    1.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.251 | 0.381 |   3.513 |    2.064 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.237 | 0.171 |   3.683 |    2.235 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.371 | 0.255 |   3.938 |    2.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.341 | 0.254 |   4.192 |    2.744 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.674 | 0.633 |   4.826 |    3.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220                 | B ^ -> Y v     | MUX2X1   | 0.275 | 0.144 |   4.969 |    3.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1]   | D v            | DFFPOSX1 | 0.275 | 0.000 |   4.970 |    3.521 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.548 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.690 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    2.018 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.885 |    2.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.328 | 0.013 |   0.898 |    2.347 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
- Setup                         2.330
+ Phase Shift                   5.000
= Required Time                 3.565
- Arrival Time                  4.970
= Slack Time                   -1.405
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -1.305 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -1.163 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.835 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    0.595 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    0.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    1.727 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.251 | 0.381 |   3.513 |    2.108 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.237 | 0.171 |   3.683 |    2.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.371 | 0.255 |   3.938 |    2.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.341 | 0.254 |   4.192 |    2.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.674 | 0.633 |   4.826 |    3.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186                 | B ^ -> Y v     | MUX2X1   | 0.273 | 0.144 |   4.969 |    3.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D v            | DFFPOSX1 | 0.273 | 0.000 |   4.970 |    3.565 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.505 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.646 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.975 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    2.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.326 | 0.009 |   0.894 |    2.299 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.928
- Setup                         2.359
+ Phase Shift                   5.000
= Required Time                 3.569
- Arrival Time                  4.923
= Slack Time                   -1.354
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -1.254 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -1.113 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.784 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    0.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    0.960 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    1.778 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.251 | 0.381 |   3.513 |    2.158 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.249 | 0.183 |   3.696 |    2.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.346 | 0.241 |   3.938 |    2.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.299 | 0.210 |   4.148 |    2.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.612 | 0.597 |   4.744 |    3.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253                 | B ^ -> Y v     | MUX2X1   | 0.283 | 0.178 |   4.923 |    3.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D v            | DFFPOSX1 | 0.283 | 0.001 |   4.923 |    3.569 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.454 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.596 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.924 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.342 | 0.331 |   0.901 |    2.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.351 | 0.027 |   0.928 |    2.282 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
- Setup                         2.225
+ Phase Shift                   5.000
= Required Time                 3.683
- Arrival Time                  4.996
= Slack Time                   -1.313
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -1.213 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -1.071 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.743 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    0.687 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    1.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.251 | 0.381 |   3.513 |    2.200 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.237 | 0.171 |   3.683 |    2.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.371 | 0.255 |   3.938 |    2.625 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.341 | 0.254 |   4.192 |    2.880 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.674 | 0.633 |   4.826 |    3.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152                 | B ^ -> Y v     | MUX2X1   | 0.286 | 0.169 |   4.995 |    3.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1]   | D v            | DFFPOSX1 | 0.286 | 0.001 |   4.996 |    3.683 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.413 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.554 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.883 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    2.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.375 | 0.023 |   0.908 |    2.221 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         2.221
+ Phase Shift                   5.000
= Required Time                 3.685
- Arrival Time                  4.906
= Slack Time                   -1.221
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -1.121 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.980 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.651 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    0.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    1.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.251 | 0.381 |   3.513 |    2.291 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.249 | 0.183 |   3.696 |    2.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.346 | 0.241 |   3.938 |    2.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.299 | 0.210 |   4.148 |    2.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.612 | 0.597 |   4.744 |    3.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236                 | B ^ -> Y v     | MUX2X1   | 0.269 | 0.161 |   4.906 |    3.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D v            | DFFPOSX1 | 0.269 | 0.000 |   4.906 |    3.685 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.321 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.463 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.791 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.885 |    2.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.331 | 0.021 |   0.906 |    2.128 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.915
- Setup                         2.039
+ Phase Shift                   5.000
= Required Time                 3.876
- Arrival Time                  5.038
= Slack Time                   -1.162
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -1.062 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.921 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.592 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    0.838 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.152 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.536 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    1.970 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX4    | 0.245 | 0.379 |   3.511 |    2.349 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.087 | 0.235 |   3.746 |    2.584 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.185 | 0.127 |   3.873 |    2.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.178 | 0.150 |   4.023 |    2.861 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.091 | 0.201 |   4.224 |    3.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.129 | 0.119 |   4.343 |    3.181 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.553 | 0.517 |   4.860 |    3.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249                 | B ^ -> Y v     | MUX2X1   | 0.266 | 0.177 |   5.037 |    3.875 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D v            | DFFPOSX1 | 0.266 | 0.001 |   5.038 |    3.876 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.262 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.403 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.732 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    2.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.352 | 0.022 |   0.915 |    2.077 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.923
- Setup                         2.071
+ Phase Shift                   5.000
= Required Time                 3.852
- Arrival Time                  4.988
= Slack Time                   -1.136
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -1.036 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.895 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.566 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.257 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    0.864 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    1.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.251 | 0.381 |   3.513 |    2.376 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.237 | 0.171 |   3.683 |    2.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.371 | 0.255 |   3.938 |    2.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.341 | 0.254 |   4.192 |    3.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.674 | 0.633 |   4.826 |    3.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238                 | B ^ -> Y v     | MUX2X1   | 0.280 | 0.162 |   4.988 |    3.852 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1]   | D v            | DFFPOSX1 | 0.280 | 0.000 |   4.988 |    3.852 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.236 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.378 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.706 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    2.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.381 | 0.038 |   0.923 |    2.059 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.910
- Setup                         2.125
+ Phase Shift                   5.000
= Required Time                 3.785
- Arrival Time                  4.900
= Slack Time                   -1.115
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -1.015 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.873 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.545 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    0.885 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.017 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.251 | 0.381 |   3.513 |    2.398 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.249 | 0.183 |   3.696 |    2.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.346 | 0.241 |   3.938 |    2.823 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.299 | 0.210 |   4.148 |    3.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.612 | 0.597 |   4.744 |    3.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134                 | B ^ -> Y v     | MUX2X1   | 0.264 | 0.155 |   4.900 |    3.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2]   | D v            | DFFPOSX1 | 0.264 | 0.001 |   4.900 |    3.785 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.215 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.356 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.685 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.885 |    2.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.331 | 0.025 |   0.910 |    2.025 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.924
- Setup                         2.047
+ Phase Shift                   5.000
= Required Time                 3.877
- Arrival Time                  4.987
= Slack Time                   -1.110
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -1.010 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.869 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.540 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    0.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.204 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.251 | 0.381 |   3.513 |    2.402 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.237 | 0.171 |   3.683 |    2.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.371 | 0.255 |   3.938 |    2.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.341 | 0.254 |   4.192 |    3.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.674 | 0.633 |   4.826 |    3.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136                 | B ^ -> Y v     | MUX2X1   | 0.278 | 0.161 |   4.986 |    3.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1]   | D v            | DFFPOSX1 | 0.278 | 0.000 |   4.987 |    3.877 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.210 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.352 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.680 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    1.995 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.381 | 0.038 |   0.924 |    2.034 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         2.023
+ Phase Shift                   5.000
= Required Time                 3.882
- Arrival Time                  4.975
= Slack Time                   -1.092
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.992 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.851 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.522 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.213 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    0.908 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.251 | 0.381 |   3.513 |    2.420 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U85                  | D v -> Y ^     | AOI22X1  | 0.237 | 0.171 |   3.683 |    2.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U86                  | B ^ -> Y v     | AOI21X1  | 0.371 | 0.255 |   3.938 |    2.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_94_0           | C v -> Y ^     | NOR3X1   | 0.341 | 0.254 |   4.192 |    3.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_93_0           | A ^ -> Y ^     | OR2X2    | 0.674 | 0.633 |   4.826 |    3.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256                 | B ^ -> Y v     | MUX2X1   | 0.274 | 0.149 |   4.974 |    3.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1]   | D v            | DFFPOSX1 | 0.274 | 0.000 |   4.975 |    3.882 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.192 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.334 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.662 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    1.978 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.373 | 0.020 |   0.906 |    1.998 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.890
- Setup                         2.084
+ Phase Shift                   5.000
= Required Time                 3.806
- Arrival Time                  4.888
= Slack Time                   -1.082
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.982 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.841 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.512 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.203 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    0.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.251 | 0.381 |   3.513 |    2.430 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.249 | 0.183 |   3.696 |    2.614 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.346 | 0.241 |   3.938 |    2.855 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.299 | 0.210 |   4.148 |    3.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.612 | 0.597 |   4.744 |    3.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218                 | B ^ -> Y v     | MUX2X1   | 0.260 | 0.144 |   4.888 |    3.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2]   | D v            | DFFPOSX1 | 0.260 | 0.000 |   4.888 |    3.806 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.182 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.324 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.652 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    1.968 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.323 | 0.004 |   0.890 |    1.972 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.926
- Setup                         2.144
+ Phase Shift                   5.000
= Required Time                 3.782
- Arrival Time                  4.847
= Slack Time                   -1.065
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.965 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.823 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.495 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.186 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    0.935 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.171 | 0.315 |   3.447 |    2.383 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.255 | 0.167 |   3.615 |    2.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.333 | 0.234 |   3.849 |    2.784 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.300 | 0.209 |   4.057 |    2.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.666 | 0.621 |   4.678 |    3.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U226                 | B ^ -> Y v     | MUX2X1   | 0.284 | 0.168 |   4.846 |    3.781 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7]   | D v            | DFFPOSX1 | 0.284 | 0.001 |   4.847 |    3.782 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.165 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.306 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.635 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    1.950 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.382 | 0.041 |   0.926 |    1.991 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.919
- Setup                         2.122
+ Phase Shift                   5.000
= Required Time                 3.797
- Arrival Time                  4.844
= Slack Time                   -1.047
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.947 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.805 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.477 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    0.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.171 | 0.315 |   3.447 |    2.401 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.255 | 0.167 |   3.615 |    2.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.333 | 0.234 |   3.849 |    2.802 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.300 | 0.209 |   4.057 |    3.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.666 | 0.621 |   4.678 |    3.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191                 | B ^ -> Y v     | MUX2X1   | 0.282 | 0.166 |   4.843 |    3.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7]   | D v            | DFFPOSX1 | 0.282 | 0.001 |   4.844 |    3.797 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.147 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.288 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.617 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    1.932 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.380 | 0.033 |   0.919 |    1.965 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.911
- Setup                         2.049
+ Phase Shift                   5.000
= Required Time                 3.863
- Arrival Time                  4.829
= Slack Time                   -0.966
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.866 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.725 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.396 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    1.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.348 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.171 | 0.315 |   3.447 |    2.481 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.255 | 0.167 |   3.615 |    2.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.333 | 0.234 |   3.849 |    2.882 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.300 | 0.209 |   4.057 |    3.091 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.666 | 0.621 |   4.678 |    3.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208                 | B ^ -> Y v     | MUX2X1   | 0.277 | 0.151 |   4.829 |    3.862 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7]   | D v            | DFFPOSX1 | 0.277 | 0.000 |   4.829 |    3.863 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.066 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.208 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.536 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    1.852 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.377 | 0.026 |   0.911 |    1.878 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.910
- Setup                         1.968
+ Phase Shift                   5.000
= Required Time                 3.942
- Arrival Time                  4.889
= Slack Time                   -0.946
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.846 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.705 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.376 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    1.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.368 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.752 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.251 | 0.381 |   3.513 |    2.566 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.249 | 0.183 |   3.696 |    2.750 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.346 | 0.241 |   3.938 |    2.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.299 | 0.210 |   4.148 |    3.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.612 | 0.597 |   4.744 |    3.798 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167                 | B ^ -> Y v     | MUX2X1   | 0.257 | 0.144 |   4.889 |    3.942 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2]   | D v            | DFFPOSX1 | 0.257 | 0.000 |   4.889 |    3.942 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.046 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.188 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.516 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.885 |    1.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.331 | 0.025 |   0.910 |    1.857 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.924
- Setup                         2.024
+ Phase Shift                   5.000
= Required Time                 3.899
- Arrival Time                  4.837
= Slack Time                   -0.937
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.837 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.696 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.367 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    1.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.761 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.195 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.171 | 0.315 |   3.447 |    2.510 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.255 | 0.167 |   3.615 |    2.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.333 | 0.234 |   3.849 |    2.911 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.300 | 0.209 |   4.057 |    3.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.666 | 0.621 |   4.678 |    3.741 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U157                 | B ^ -> Y v     | MUX2X1   | 0.277 | 0.158 |   4.836 |    3.899 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7]   | D v            | DFFPOSX1 | 0.277 | 0.000 |   4.837 |    3.899 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.037 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.179 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.507 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    1.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.381 | 0.039 |   0.924 |    1.861 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
- Setup                         1.946
+ Phase Shift                   5.000
= Required Time                 3.953
- Arrival Time                  4.881
= Slack Time                   -0.928
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.828 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.687 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.358 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    1.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.770 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.204 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.251 | 0.381 |   3.513 |    2.584 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.249 | 0.183 |   3.696 |    2.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.346 | 0.241 |   3.938 |    3.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.299 | 0.210 |   4.148 |    3.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.612 | 0.597 |   4.744 |    3.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150                 | B ^ -> Y v     | MUX2X1   | 0.255 | 0.137 |   4.881 |    3.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D v            | DFFPOSX1 | 0.255 | 0.000 |   4.881 |    3.953 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.028 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.170 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.498 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    1.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.328 | 0.014 |   0.899 |    1.827 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
- Setup                         1.811
+ Phase Shift                   5.000
= Required Time                 4.092
- Arrival Time                  5.014
= Slack Time                   -0.922
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.822 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.680 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.352 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    1.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX4    | 0.245 | 0.379 |   3.511 |    2.590 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.087 | 0.235 |   3.746 |    2.824 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.185 | 0.127 |   3.873 |    2.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.178 | 0.150 |   4.023 |    3.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.091 | 0.201 |   4.224 |    3.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.129 | 0.119 |   4.343 |    3.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.553 | 0.517 |   4.860 |    3.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197                 | B ^ -> Y v     | MUX2X1   | 0.252 | 0.153 |   5.013 |    4.092 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D v            | DFFPOSX1 | 0.252 | 0.001 |   5.014 |    4.092 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.022 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.163 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.492 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    1.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.340 | 0.029 |   0.903 |    1.825 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
- Setup                         1.921
+ Phase Shift                   5.000
= Required Time                 3.976
- Arrival Time                  4.879
= Slack Time                   -0.903
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.803 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.662 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.333 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |   -0.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    1.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.795 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.229 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.251 | 0.381 |   3.513 |    2.610 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.249 | 0.183 |   3.696 |    2.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.346 | 0.241 |   3.938 |    3.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.299 | 0.210 |   4.148 |    3.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.612 | 0.597 |   4.744 |    3.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184                 | B ^ -> Y v     | MUX2X1   | 0.253 | 0.135 |   4.879 |    3.976 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2]   | D v            | DFFPOSX1 | 0.253 | 0.000 |   4.879 |    3.976 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.003 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.144 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.473 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    1.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.327 | 0.012 |   0.897 |    1.800 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.930
- Setup                         1.968
+ Phase Shift                   5.000
= Required Time                 3.961
- Arrival Time                  4.827
= Slack Time                   -0.865
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.765 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.624 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.295 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    0.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    1.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.833 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.267 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.171 | 0.315 |   3.447 |    2.582 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.255 | 0.167 |   3.615 |    2.750 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.333 | 0.234 |   3.849 |    2.983 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.300 | 0.209 |   4.057 |    3.192 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.666 | 0.621 |   4.678 |    3.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174                 | B ^ -> Y v     | MUX2X1   | 0.274 | 0.148 |   4.826 |    3.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7]   | D v            | DFFPOSX1 | 0.274 | 0.000 |   4.827 |    3.961 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.965 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.107 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.435 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    1.750 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.382 | 0.044 |   0.930 |    1.795 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.929
- Setup                         1.943
+ Phase Shift                   5.000
= Required Time                 3.986
- Arrival Time                  4.826
= Slack Time                   -0.841
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.741 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.599 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.271 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    0.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    1.159 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.858 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.171 | 0.315 |   3.447 |    2.607 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.255 | 0.167 |   3.615 |    2.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.333 | 0.234 |   3.849 |    3.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.300 | 0.209 |   4.057 |    3.217 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.666 | 0.621 |   4.678 |    3.837 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U243                 | B ^ -> Y v     | MUX2X1   | 0.273 | 0.148 |   4.826 |    3.985 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7]   | D v            | DFFPOSX1 | 0.273 | 0.000 |   4.826 |    3.986 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.941 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.082 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.411 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    1.726 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.382 | 0.043 |   0.929 |    1.770 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.923
- Setup                         1.923
+ Phase Shift                   5.000
= Required Time                 4.000
- Arrival Time                  4.828
= Slack Time                   -0.827
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.727 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.586 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.257 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    0.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    1.173 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.487 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.871 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.171 | 0.315 |   3.447 |    2.620 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.255 | 0.167 |   3.615 |    2.787 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.333 | 0.234 |   3.849 |    3.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.300 | 0.209 |   4.057 |    3.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.666 | 0.621 |   4.678 |    3.851 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U263                 | B ^ -> Y v     | MUX2X1   | 0.271 | 0.149 |   4.827 |    4.000 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7]   | D v            | DFFPOSX1 | 0.271 | 0.000 |   4.828 |    4.000 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.927 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.069 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.397 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    1.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.381 | 0.038 |   0.923 |    1.751 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
- Setup                         1.687
+ Phase Shift                   5.000
= Required Time                 4.212
- Arrival Time                  5.008
= Slack Time                   -0.795
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.695 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.554 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.225 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    0.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    1.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.519 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.903 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX4    | 0.245 | 0.379 |   3.511 |    2.716 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.087 | 0.235 |   3.746 |    2.951 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.185 | 0.127 |   3.873 |    3.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.178 | 0.150 |   4.023 |    3.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.091 | 0.201 |   4.224 |    3.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.129 | 0.119 |   4.343 |    3.548 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.553 | 0.517 |   4.860 |    4.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232                 | B ^ -> Y v     | MUX2X1   | 0.245 | 0.147 |   5.007 |    4.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D v            | DFFPOSX1 | 0.245 | 0.000 |   5.008 |    4.212 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.895 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.037 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.365 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    1.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.340 | 0.024 |   0.899 |    1.694 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.928
- Setup                         1.887
+ Phase Shift                   5.000
= Required Time                 4.041
- Arrival Time                  4.822
= Slack Time                   -0.782
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.682 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.540 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.212 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    0.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    1.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC53_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.171 | 0.315 |   3.447 |    2.666 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.255 | 0.167 |   3.615 |    2.833 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.333 | 0.234 |   3.849 |    3.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_55_0           | C v -> Y ^     | NOR3X1   | 0.300 | 0.209 |   4.057 |    3.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_54_0           | A ^ -> Y ^     | OR2X2    | 0.666 | 0.621 |   4.678 |    3.896 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140                 | B ^ -> Y v     | MUX2X1   | 0.269 | 0.144 |   4.822 |    4.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7]   | D v            | DFFPOSX1 | 0.269 | 0.000 |   4.822 |    4.041 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.882 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.023 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.352 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.348 | 0.315 |   0.885 |    1.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.382 | 0.043 |   0.928 |    1.710 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.917
- Setup                         1.680
+ Phase Shift                   5.000
= Required Time                 4.238
- Arrival Time                  5.012
= Slack Time                   -0.775
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.675 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.533 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.205 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    0.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    1.226 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.540 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX4    | 0.245 | 0.379 |   3.511 |    2.737 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.087 | 0.235 |   3.746 |    2.971 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.185 | 0.127 |   3.873 |    3.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.178 | 0.150 |   4.023 |    3.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.091 | 0.201 |   4.224 |    3.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.129 | 0.119 |   4.343 |    3.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.553 | 0.517 |   4.860 |    4.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146                 | B ^ -> Y v     | MUX2X1   | 0.248 | 0.152 |   5.012 |    4.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D v            | DFFPOSX1 | 0.248 | 0.000 |   5.012 |    4.238 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.875 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    1.016 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.345 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    1.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.352 | 0.024 |   0.917 |    1.692 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.929
- Setup                         1.801
+ Phase Shift                   5.000
= Required Time                 4.127
- Arrival Time                  4.884
= Slack Time                   -0.757
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.657 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.516 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.187 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    0.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    1.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    1.941 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.375 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC52_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.251 | 0.381 |   3.513 |    2.756 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U92                  | D v -> Y ^     | AOI22X1  | 0.249 | 0.183 |   3.696 |    2.939 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                  | B ^ -> Y v     | AOI21X1  | 0.346 | 0.241 |   3.938 |    3.180 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_98_0           | C v -> Y ^     | NOR3X1   | 0.299 | 0.210 |   4.148 |    3.390 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_97_0           | A ^ -> Y ^     | OR2X2    | 0.612 | 0.597 |   4.744 |    3.987 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201                 | B ^ -> Y v     | MUX2X1   | 0.254 | 0.140 |   4.884 |    4.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2]   | D v            | DFFPOSX1 | 0.254 | 0.000 |   4.884 |    4.127 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.857 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.998 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.327 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.342 | 0.331 |   0.901 |    1.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.351 | 0.027 |   0.929 |    1.686 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
- Setup                         1.555
+ Phase Shift                   5.000
= Required Time                 4.351
- Arrival Time                  4.996
= Slack Time                   -0.646
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.546 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.404 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.076 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    0.233 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    1.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    2.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX4    | 0.245 | 0.379 |   3.511 |    2.866 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.087 | 0.235 |   3.746 |    3.100 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.185 | 0.127 |   3.873 |    3.227 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.178 | 0.150 |   4.023 |    3.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.091 | 0.201 |   4.224 |    3.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.129 | 0.119 |   4.343 |    3.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.553 | 0.517 |   4.860 |    4.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163                 | B ^ -> Y v     | MUX2X1   | 0.239 | 0.136 |   4.996 |    4.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D v            | DFFPOSX1 | 0.239 | 0.000 |   4.996 |    4.351 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.746 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.887 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.216 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    1.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.341 | 0.031 |   0.906 |    1.552 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
- Setup                         1.532
+ Phase Shift                   5.000
= Required Time                 4.365
- Arrival Time                  4.995
= Slack Time                   -0.630
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.530 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.389 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.060 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    0.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    1.370 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    2.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX4    | 0.245 | 0.379 |   3.511 |    2.881 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.087 | 0.235 |   3.746 |    3.116 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.185 | 0.127 |   3.873 |    3.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.178 | 0.150 |   4.023 |    3.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.091 | 0.201 |   4.224 |    3.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.129 | 0.119 |   4.343 |    3.713 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.553 | 0.517 |   4.860 |    4.230 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272                 | B ^ -> Y v     | MUX2X1   | 0.237 | 0.135 |   4.995 |    4.365 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D v            | DFFPOSX1 | 0.237 | 0.000 |   4.995 |    4.365 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.730 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.872 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.200 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.323 | 0.305 |   0.875 |    1.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.339 | 0.023 |   0.898 |    1.528 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
- Setup                         1.706
+ Phase Shift                   5.000
= Required Time                 4.192
- Arrival Time                  4.806
= Slack Time                   -0.614
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.514 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.373 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.044 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    0.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.822 | 1.116 |   1.996 |    1.381 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.212 | 0.189 |   2.185 |    1.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.524 | 0.455 |   2.640 |    2.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n173      | A v -> Y v     | BUFX4    | 0.577 | 0.666 |   3.306 |    2.692 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | B v -> Y ^     | AOI22X1  | 0.263 | 0.232 |   3.538 |    2.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.496 | 0.301 |   3.840 |    3.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | C v -> Y ^     | NOR3X1   | 0.314 | 0.243 |   4.082 |    3.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.530 | 0.573 |   4.655 |    4.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188               | B ^ -> Y v     | MUX2X1   | 0.243 | 0.150 |   4.805 |    4.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | D v            | DFFPOSX1 | 0.243 | 0.001 |   4.806 |    4.192 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.714 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.856 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.184 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.319 | 0.315 |   0.886 |    1.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.328 | 0.012 |   0.898 |    1.512 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.916
- Setup                         1.522
+ Phase Shift                   5.000
= Required Time                 4.393
- Arrival Time                  4.992
= Slack Time                   -0.599
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.499 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.357 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.029 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    0.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    1.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    2.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX4    | 0.245 | 0.379 |   3.511 |    2.913 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.087 | 0.235 |   3.746 |    3.147 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.185 | 0.127 |   3.873 |    3.274 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.178 | 0.150 |   4.023 |    3.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.091 | 0.201 |   4.224 |    3.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.129 | 0.119 |   4.343 |    3.744 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.553 | 0.517 |   4.860 |    4.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180                 | B ^ -> Y v     | MUX2X1   | 0.239 | 0.132 |   4.992 |    4.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D v            | DFFPOSX1 | 0.239 | 0.000 |   4.992 |    4.393 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.699 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.840 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.169 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    1.492 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.352 | 0.022 |   0.916 |    1.514 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.916
- Setup                         1.501
+ Phase Shift                   5.000
= Required Time                 4.416
- Arrival Time                  4.993
= Slack Time                   -0.577
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -0.477 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.336 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |   -0.007 | 
     | nclk__L2_I2                                        | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    0.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.849 | 1.121 |   2.000 |    1.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.314 | 0.314 |   2.314 |    1.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | A ^ -> Y v     | NOR2X1   | 0.400 | 0.384 |   2.698 |    2.121 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC37_n174        | A v -> Y v     | BUFX4    | 0.274 | 0.434 |   3.132 |    2.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC54_FE_OFN37_n | A v -> Y v     | BUFX4    | 0.245 | 0.379 |   3.511 |    2.934 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC55_FE_OFN37_n | A v -> Y v     | BUFX2    | 0.087 | 0.235 |   3.746 |    3.169 | 
     | 174                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U109                 | D v -> Y ^     | AOI22X1  | 0.185 | 0.127 |   3.873 |    3.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110                 | B ^ -> Y v     | AOI21X1  | 0.178 | 0.150 |   4.023 |    3.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111                 | B v -> Y v     | OR2X2    | 0.091 | 0.201 |   4.224 |    3.647 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | B v -> Y ^     | MUX2X1   | 0.129 | 0.119 |   4.343 |    3.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_n195         | A ^ -> Y ^     | BUFX2    | 0.553 | 0.517 |   4.860 |    4.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214                 | B ^ -> Y v     | MUX2X1   | 0.238 | 0.132 |   4.992 |    4.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D v            | DFFPOSX1 | 0.238 | 0.000 |   4.993 |    4.416 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.677 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.819 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.147 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.341 | 0.323 |   0.893 |    1.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.352 | 0.023 |   0.916 |    1.493 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.912
- Setup                         1.591
+ Phase Shift                   5.000
= Required Time                 4.321
- Arrival Time                  4.804
= Slack Time                   -0.483
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.383 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.242 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.087 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    0.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.822 | 1.116 |   1.996 |    1.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.212 | 0.189 |   2.185 |    1.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.524 | 0.455 |   2.640 |    2.157 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n173      | A v -> Y v     | BUFX4    | 0.577 | 0.666 |   3.306 |    2.823 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | B v -> Y ^     | AOI22X1  | 0.263 | 0.232 |   3.538 |    3.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.496 | 0.301 |   3.840 |    3.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | C v -> Y ^     | NOR3X1   | 0.314 | 0.243 |   4.082 |    3.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.530 | 0.573 |   4.655 |    4.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205               | B ^ -> Y v     | MUX2X1   | 0.242 | 0.149 |   4.804 |    4.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | D v            | DFFPOSX1 | 0.242 | 0.001 |   4.804 |    4.321 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.583 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.724 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.053 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.342 | 0.331 |   0.901 |    1.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.348 | 0.011 |   0.912 |    1.395 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.901
- Setup                         1.562
+ Phase Shift                   5.000
= Required Time                 4.339
- Arrival Time                  4.803
= Slack Time                   -0.464
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.364 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.222 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.106 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    0.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.822 | 1.116 |   1.996 |    1.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.212 | 0.189 |   2.185 |    1.721 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.524 | 0.455 |   2.640 |    2.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n173      | A v -> Y v     | BUFX4    | 0.577 | 0.666 |   3.306 |    2.842 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | B v -> Y ^     | AOI22X1  | 0.263 | 0.232 |   3.538 |    3.075 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.496 | 0.301 |   3.840 |    3.376 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | C v -> Y ^     | NOR3X1   | 0.314 | 0.243 |   4.082 |    3.618 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.530 | 0.573 |   4.655 |    4.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259               | B ^ -> Y v     | MUX2X1   | 0.242 | 0.147 |   4.802 |    4.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | D v            | DFFPOSX1 | 0.242 | 0.001 |   4.803 |    4.339 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.564 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.705 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    1.034 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |    1.341 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.355 | 0.024 |   0.901 |    1.365 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
- Setup                         1.480
+ Phase Shift                   5.000
= Required Time                 4.417
- Arrival Time                  4.789
= Slack Time                   -0.372
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.272 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.131 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.198 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    0.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.822 | 1.116 |   1.996 |    1.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.212 | 0.189 |   2.185 |    1.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.524 | 0.455 |   2.640 |    2.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n173      | A v -> Y v     | BUFX4    | 0.577 | 0.666 |   3.306 |    2.934 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | B v -> Y ^     | AOI22X1  | 0.263 | 0.232 |   3.538 |    3.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.496 | 0.301 |   3.840 |    3.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | C v -> Y ^     | NOR3X1   | 0.314 | 0.243 |   4.082 |    3.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.530 | 0.573 |   4.655 |    4.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240               | B ^ -> Y v     | MUX2X1   | 0.232 | 0.133 |   4.788 |    4.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | D v            | DFFPOSX1 | 0.232 | 0.000 |   4.789 |    4.417 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.472 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.613 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.942 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    1.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.327 | 0.018 |   0.897 |    1.269 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
- Setup                         1.476
+ Phase Shift                   5.000
= Required Time                 4.420
- Arrival Time                  4.788
= Slack Time                   -0.368
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.268 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.127 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.202 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    0.511 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.822 | 1.116 |   1.996 |    1.627 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.212 | 0.189 |   2.185 |    1.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.524 | 0.455 |   2.640 |    2.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n173      | A v -> Y v     | BUFX4    | 0.577 | 0.666 |   3.306 |    2.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | B v -> Y ^     | AOI22X1  | 0.263 | 0.232 |   3.538 |    3.170 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.496 | 0.301 |   3.840 |    3.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | C v -> Y ^     | NOR3X1   | 0.314 | 0.243 |   4.082 |    3.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.530 | 0.573 |   4.655 |    4.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138               | B ^ -> Y v     | MUX2X1   | 0.232 | 0.133 |   4.788 |    4.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | D v            | DFFPOSX1 | 0.232 | 0.000 |   4.788 |    4.420 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.468 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.610 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.938 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    1.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.327 | 0.017 |   0.896 |    1.265 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
- Setup                         1.456
+ Phase Shift                   5.000
= Required Time                 4.442
- Arrival Time                  4.796
= Slack Time                   -0.354
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.254 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.113 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.216 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    0.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.822 | 1.116 |   1.996 |    1.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.212 | 0.189 |   2.185 |    1.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.524 | 0.455 |   2.640 |    2.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n173      | A v -> Y v     | BUFX4    | 0.577 | 0.666 |   3.306 |    2.952 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | B v -> Y ^     | AOI22X1  | 0.263 | 0.232 |   3.538 |    3.184 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.496 | 0.301 |   3.840 |    3.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | C v -> Y ^     | NOR3X1   | 0.314 | 0.243 |   4.082 |    3.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.530 | 0.573 |   4.655 |    4.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222               | B ^ -> Y v     | MUX2X1   | 0.236 | 0.140 |   4.795 |    4.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | D v            | DFFPOSX1 | 0.236 | 0.000 |   4.796 |    4.442 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.454 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.596 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.924 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |    1.231 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.353 | 0.020 |   0.897 |    1.251 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_
reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q             (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.910
- Setup                         0.122
+ Phase Shift                   5.000
= Required Time                 5.788
- Arrival Time                  6.116
= Slack Time                   -0.328
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                            | clk ^          |         | 0.161 |       |   0.100 |   -0.228 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC  | 0.080 | 0.141 |   0.241 |   -0.086 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8   | 0.402 | 0.329 |   0.570 |    0.242 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8   | 0.342 | 0.331 |   0.901 |    0.573 | 
     | I0/LD/CTRL/\curr_state_reg[2]              | CLK ^ -> Q v   | DFFSR   | 0.980 | 1.255 |   2.156 |    1.828 | 
     | I0/LD/CTRL/FE_RC_0_0                       | A v -> Y v     | AND2X2  | 0.243 | 0.562 |   2.718 |    2.390 | 
     | I0/LD/CTRL/FE_RC_8_0                       | A v -> Y ^     | NAND2X1 | 0.181 | 0.196 |   2.914 |    2.586 | 
     | I0/LD/CTRL/FE_RC_7_0                       | B ^ -> Y v     | NAND2X1 | 0.524 | 0.391 |   3.305 |    2.977 | 
     | I0/LD/CTRL/U79                             | B v -> Y ^     | NOR2X1  | 0.303 | 0.272 |   3.577 |    3.249 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15              | B ^ -> Y v     | NOR2X1  | 0.598 | 0.456 |   4.033 |    3.705 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_38_0  | B v -> Y ^     | NAND2X1 | 0.446 | 0.475 |   4.508 |    4.180 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_37_0  | B ^ -> Y v     | NAND2X1 | 0.164 | 0.082 |   4.590 |    4.262 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_36_0  | C v -> Y ^     | OAI21X1 | 0.287 | 0.223 |   4.812 |    4.485 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_35_0  | B ^ -> Y v     | NAND2X1 | 0.131 | 0.085 |   4.897 |    4.570 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_34_0  | C v -> Y ^     | OAI21X1 | 0.337 | 0.274 |   5.171 |    4.844 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U20              | B ^ -> Y ^     | XOR2X1  | 0.418 | 0.399 |   5.570 |    5.243 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U19              | B ^ -> Y v     | XOR2X1  | 0.139 | 0.248 |   5.819 |    5.491 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U18              | B v -> Y ^     | NAND2X1 | 0.165 | 0.151 |   5.969 |    5.642 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U17              | B ^ -> Y v     | NOR2X1  | 0.158 | 0.146 |   6.115 |    5.787 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | D v            | DFFSR   | 0.158 | 0.001 |   6.116 |    5.788 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.428 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.569 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.898 | 
     | nclk__L2_I1                                | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.212 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | CLK ^          | DFFSR  | 0.345 | 0.026 |   0.910 |    1.238 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
- Setup                         1.402
+ Phase Shift                   5.000
= Required Time                 4.502
- Arrival Time                  4.793
= Slack Time                   -0.291
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -0.191 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |   -0.049 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.279 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.314 | 0.309 |   0.879 |    0.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.822 | 1.116 |   1.996 |    1.705 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX4    | 0.212 | 0.189 |   2.185 |    1.894 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U73                | A ^ -> Y v     | NOR2X1   | 0.524 | 0.455 |   2.640 |    2.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC18_n173      | A v -> Y v     | BUFX4    | 0.577 | 0.666 |   3.306 |    3.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U75                | B v -> Y ^     | AOI22X1  | 0.263 | 0.232 |   3.538 |    3.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                | A ^ -> Y v     | AOI21X1  | 0.496 | 0.301 |   3.840 |    3.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_110_0        | C v -> Y ^     | NOR3X1   | 0.314 | 0.243 |   4.082 |    3.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_109_0        | A ^ -> Y ^     | OR2X2    | 0.530 | 0.573 |   4.655 |    4.365 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154               | B ^ -> Y v     | MUX2X1   | 0.234 | 0.137 |   4.793 |    4.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | D v            | DFFPOSX1 | 0.234 | 0.000 |   4.793 |    4.502 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    0.391 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.080 | 0.141 |   0.241 |    0.532 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.402 | 0.329 |   0.570 |    0.861 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.329 | 0.307 |   0.877 |    1.168 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.357 | 0.027 |   0.904 |    1.195 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[5] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[5] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
- Setup                         0.185
+ Phase Shift                   5.000
= Required Time                 5.710
- Arrival Time                  5.926
= Slack Time                   -0.217
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.161 |       |   0.100 |   -0.117 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.080 | 0.141 |   0.241 |    0.025 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8   | 0.402 | 0.329 |   0.570 |    0.353 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8   | 0.342 | 0.331 |   0.901 |    0.684 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 1.080 | 1.187 |   2.088 |    1.871 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.697 | 0.747 |   2.836 |    2.619 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.750 | 0.743 |   3.579 |    3.362 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.243 | 0.083 |   3.661 |    3.444 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.143 | 0.144 |   3.805 |    3.589 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.350 | 0.148 |   3.954 |    3.737 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.259 | 0.169 |   4.123 |    3.906 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.514 | 0.519 |   4.642 |    4.425 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 1.019 | 0.918 |   5.559 |    5.342 | 
     | I0/LD/T_SR_1/U24              | B v -> Y ^     | AOI22X1 | 0.352 | 0.237 |   5.796 |    5.579 | 
     | I0/LD/T_SR_1/U23              | C ^ -> Y v     | OAI21X1 | 0.371 | 0.130 |   5.926 |    5.709 | 
     | I0/LD/T_SR_1/\curr_val_reg[5] | D v            | DFFSR   | 0.371 | 0.001 |   5.926 |    5.710 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.317 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.458 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.787 | 
     | nclk__L2_I2                   | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.096 | 
     | I0/LD/T_SR_1/\curr_val_reg[5] | CLK ^          | DFFSR  | 0.326 | 0.016 |   0.895 |    1.112 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[4] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
- Setup                         0.182
+ Phase Shift                   5.000
= Required Time                 5.712
- Arrival Time                  5.910
= Slack Time                   -0.198
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.161 |       |   0.100 |   -0.098 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.080 | 0.141 |   0.241 |    0.043 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8   | 0.402 | 0.329 |   0.570 |    0.372 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8   | 0.342 | 0.331 |   0.901 |    0.703 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 1.080 | 1.187 |   2.088 |    1.890 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.697 | 0.747 |   2.836 |    2.638 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.750 | 0.743 |   3.579 |    3.381 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.243 | 0.083 |   3.661 |    3.463 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.143 | 0.144 |   3.805 |    3.607 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.350 | 0.148 |   3.954 |    3.756 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.259 | 0.169 |   4.123 |    3.925 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.514 | 0.519 |   4.642 |    4.444 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 1.019 | 0.918 |   5.559 |    5.361 | 
     | I0/LD/T_SR_1/U21              | B v -> Y ^     | AOI22X1 | 0.350 | 0.234 |   5.793 |    5.595 | 
     | I0/LD/T_SR_1/U20              | C ^ -> Y v     | OAI21X1 | 0.361 | 0.116 |   5.909 |    5.711 | 
     | I0/LD/T_SR_1/\curr_val_reg[4] | D v            | DFFSR   | 0.361 | 0.001 |   5.910 |    5.712 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.298 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.439 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.768 | 
     | nclk__L2_I2                   | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.077 | 
     | I0/LD/T_SR_1/\curr_val_reg[4] | CLK ^          | DFFSR  | 0.326 | 0.015 |   0.894 |    1.092 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[0] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[0] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
- Setup                         0.181
+ Phase Shift                   5.000
= Required Time                 5.722
- Arrival Time                  5.907
= Slack Time                   -0.185
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.161 |       |   0.100 |   -0.085 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.080 | 0.141 |   0.241 |    0.056 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8   | 0.402 | 0.329 |   0.570 |    0.385 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8   | 0.342 | 0.331 |   0.901 |    0.716 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 1.080 | 1.187 |   2.088 |    1.903 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.697 | 0.747 |   2.836 |    2.650 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.750 | 0.743 |   3.579 |    3.393 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.243 | 0.083 |   3.661 |    3.476 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.143 | 0.144 |   3.805 |    3.620 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.350 | 0.148 |   3.954 |    3.768 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.259 | 0.169 |   4.123 |    3.938 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.514 | 0.519 |   4.642 |    4.456 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 1.019 | 0.918 |   5.559 |    5.374 | 
     | I0/LD/T_SR_1/U33              | B v -> Y ^     | AOI22X1 | 0.345 | 0.227 |   5.786 |    5.601 | 
     | I0/LD/T_SR_1/U32              | C ^ -> Y v     | OAI21X1 | 0.364 | 0.121 |   5.907 |    5.722 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | D v            | DFFSR   | 0.364 | 0.001 |   5.907 |    5.722 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.285 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.427 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.755 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.069 | 
     | I0/LD/T_SR_1/\curr_val_reg[0] | CLK ^          | DFFSR  | 0.343 | 0.019 |   0.903 |    1.089 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[6] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[6] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
- Setup                         0.176
+ Phase Shift                   5.000
= Required Time                 5.720
- Arrival Time                  5.892
= Slack Time                   -0.172
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.161 |       |   0.100 |   -0.072 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.080 | 0.141 |   0.241 |    0.069 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8   | 0.402 | 0.329 |   0.570 |    0.398 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8   | 0.342 | 0.331 |   0.901 |    0.729 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 1.080 | 1.187 |   2.088 |    1.916 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.697 | 0.747 |   2.836 |    2.663 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.750 | 0.743 |   3.579 |    3.406 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.243 | 0.083 |   3.661 |    3.489 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.143 | 0.144 |   3.805 |    3.633 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.350 | 0.148 |   3.954 |    3.781 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.259 | 0.169 |   4.123 |    3.951 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.514 | 0.519 |   4.642 |    4.469 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 1.019 | 0.918 |   5.559 |    5.387 | 
     | I0/LD/T_SR_1/U27              | B v -> Y ^     | AOI22X1 | 0.351 | 0.237 |   5.796 |    5.624 | 
     | I0/LD/T_SR_1/U26              | C ^ -> Y v     | OAI21X1 | 0.345 | 0.096 |   5.892 |    5.720 | 
     | I0/LD/T_SR_1/\curr_val_reg[6] | D v            | DFFSR   | 0.345 | 0.000 |   5.892 |    5.720 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.272 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.414 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.742 | 
     | nclk__L2_I2                   | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    1.051 | 
     | I0/LD/T_SR_1/\curr_val_reg[6] | CLK ^          | DFFSR  | 0.327 | 0.018 |   0.897 |    1.069 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[1] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
- Setup                         0.175
+ Phase Shift                   5.000
= Required Time                 5.729
- Arrival Time                  5.896
= Slack Time                   -0.166
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.161 |       |   0.100 |   -0.066 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.080 | 0.141 |   0.241 |    0.075 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8   | 0.402 | 0.329 |   0.570 |    0.404 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8   | 0.342 | 0.331 |   0.901 |    0.735 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 1.080 | 1.187 |   2.088 |    1.922 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.697 | 0.747 |   2.836 |    2.669 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.750 | 0.743 |   3.579 |    3.412 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.243 | 0.083 |   3.661 |    3.495 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.143 | 0.144 |   3.805 |    3.639 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.350 | 0.148 |   3.954 |    3.787 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.259 | 0.169 |   4.123 |    3.956 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.514 | 0.519 |   4.642 |    4.475 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 1.019 | 0.918 |   5.559 |    5.393 | 
     | I0/LD/T_SR_1/U12              | B v -> Y ^     | AOI22X1 | 0.354 | 0.240 |   5.799 |    5.632 | 
     | I0/LD/T_SR_1/U11              | C ^ -> Y v     | OAI21X1 | 0.345 | 0.097 |   5.895 |    5.729 | 
     | I0/LD/T_SR_1/\curr_val_reg[1] | D v            | DFFSR   | 0.345 | 0.000 |   5.896 |    5.729 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.266 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.408 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.736 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.051 | 
     | I0/LD/T_SR_1/\curr_val_reg[1] | CLK ^          | DFFSR  | 0.344 | 0.020 |   0.904 |    1.070 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[2] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
- Setup                         0.174
+ Phase Shift                   5.000
= Required Time                 5.730
- Arrival Time                  5.892
= Slack Time                   -0.162
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.161 |       |   0.100 |   -0.062 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.080 | 0.141 |   0.241 |    0.079 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8   | 0.402 | 0.329 |   0.570 |    0.408 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8   | 0.342 | 0.331 |   0.901 |    0.739 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 1.080 | 1.187 |   2.088 |    1.926 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.697 | 0.747 |   2.836 |    2.673 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.750 | 0.743 |   3.579 |    3.416 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.243 | 0.083 |   3.661 |    3.499 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.143 | 0.144 |   3.805 |    3.643 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.350 | 0.148 |   3.954 |    3.791 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.259 | 0.169 |   4.123 |    3.961 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.514 | 0.519 |   4.642 |    4.479 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 1.019 | 0.918 |   5.559 |    5.397 | 
     | I0/LD/T_SR_1/U15              | B v -> Y ^     | AOI22X1 | 0.352 | 0.237 |   5.796 |    5.634 | 
     | I0/LD/T_SR_1/U14              | C ^ -> Y v     | OAI21X1 | 0.344 | 0.095 |   5.892 |    5.729 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | D v            | DFFSR   | 0.344 | 0.000 |   5.892 |    5.730 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.262 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.404 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.732 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.046 | 
     | I0/LD/T_SR_1/\curr_val_reg[2] | CLK ^          | DFFSR  | 0.344 | 0.020 |   0.904 |    1.066 | 
     +----------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[3] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
- Setup                         0.177
+ Phase Shift                   5.000
= Required Time                 5.728
- Arrival Time                  5.881
= Slack Time                   -0.153
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.161 |       |   0.100 |   -0.053 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.080 | 0.141 |   0.241 |    0.088 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8   | 0.402 | 0.329 |   0.570 |    0.417 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8   | 0.342 | 0.331 |   0.901 |    0.748 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 1.080 | 1.187 |   2.088 |    1.935 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.697 | 0.747 |   2.836 |    2.682 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.750 | 0.743 |   3.579 |    3.425 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.243 | 0.083 |   3.661 |    3.508 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.143 | 0.144 |   3.805 |    3.652 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.350 | 0.148 |   3.954 |    3.800 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.259 | 0.169 |   4.123 |    3.970 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.514 | 0.519 |   4.642 |    4.488 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 1.019 | 0.918 |   5.559 |    5.406 | 
     | I0/LD/T_SR_1/U18              | B v -> Y ^     | AOI22X1 | 0.336 | 0.218 |   5.778 |    5.624 | 
     | I0/LD/T_SR_1/U17              | C ^ -> Y v     | OAI21X1 | 0.351 | 0.103 |   5.881 |    5.728 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | D v            | DFFSR   | 0.351 | 0.000 |   5.881 |    5.728 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.253 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.395 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.723 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.329 | 0.314 |   0.884 |    1.037 | 
     | I0/LD/T_SR_1/\curr_val_reg[3] | CLK ^          | DFFSR  | 0.344 | 0.021 |   0.905 |    1.058 | 
     +----------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin I0/LD/T_SR_1/\curr_val_reg[7] /CLK 
Endpoint:   I0/LD/T_SR_1/\curr_val_reg[7] /D (v) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[0] /Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
- Setup                         0.116
+ Phase Shift                   5.000
= Required Time                 5.780
- Arrival Time                  5.873
= Slack Time                   -0.093
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                               |                |         |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                               | clk ^          |         | 0.161 |       |   0.100 |    0.007 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC  | 0.080 | 0.141 |   0.241 |    0.149 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8   | 0.402 | 0.329 |   0.570 |    0.477 | 
     | nclk__L2_I5                   | A v -> Y ^     | INVX8   | 0.342 | 0.331 |   0.901 |    0.808 | 
     | I0/LD/CTRL/\curr_state_reg[0] | CLK ^ -> Q ^   | DFFSR   | 1.080 | 1.187 |   2.088 |    1.996 | 
     | I0/LD/CTRL/FE_RC_13_0         | A ^ -> Y v     | NOR2X1  | 0.697 | 0.747 |   2.836 |    2.743 | 
     | I0/LD/CTRL/U71                | A v -> Y ^     | NAND3X1 | 0.750 | 0.743 |   3.579 |    3.486 | 
     | I0/LD/CTRL/U5                 | C ^ -> Y v     | OAI21X1 | 0.243 | 0.083 |   3.661 |    3.569 | 
     | I0/LD/CTRL/U4                 | A v -> Y ^     | INVX1   | 0.143 | 0.144 |   3.805 |    3.713 | 
     | I0/LD/CTRL/U3                 | C ^ -> Y v     | NAND3X1 | 0.350 | 0.148 |   3.954 |    3.861 | 
     | I0/LD/T_SR_1/U35              | A v -> Y ^     | AOI21X1 | 0.259 | 0.169 |   4.123 |    4.030 | 
     | I0/LD/T_SR_1/FE_OFC3_n13      | A ^ -> Y ^     | BUFX2   | 0.514 | 0.519 |   4.642 |    4.549 | 
     | I0/LD/T_SR_1/U34              | A ^ -> Y v     | NOR2X1  | 1.019 | 0.918 |   5.559 |    5.467 | 
     | I0/LD/T_SR_1/U30              | A v -> Y ^     | INVX1   | 0.273 | 0.237 |   5.796 |    5.703 | 
     | I0/LD/T_SR_1/U29              | B ^ -> Y v     | NAND2X1 | 0.122 | 0.077 |   5.873 |    5.780 | 
     | I0/LD/T_SR_1/\curr_val_reg[7] | D v            | DFFSR   | 0.122 | 0.000 |   5.873 |    5.780 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    0.193 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.080 | 0.141 |   0.241 |    0.334 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.402 | 0.329 |   0.570 |    0.663 | 
     | nclk__L2_I2                   | A v -> Y ^     | INVX8  | 0.314 | 0.309 |   0.879 |    0.972 | 
     | I0/LD/T_SR_1/\curr_val_reg[7] | CLK ^          | DFFSR  | 0.327 | 0.018 |   0.897 |    0.989 | 
     +----------------------------------------------------------------------------------------------+ 

