\hypertarget{struct_a_d_c___common___type_def}{}\section{Dokumentacja struktury A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}
\label{struct_a_d_c___common___type_def}\index{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}


{\ttfamily \#include $<$stm32f411xe.\+h$>$}

\subsection*{Atrybuty publiczne}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}{C\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}{C\+CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___common___type_def_a6f7399bf70f677ef5de46a3038f414e1}{C\+DR}
\end{DoxyCompactItemize}


\subsection{Opis szczegółowy}


Definicja w linii 177 pliku stm32f411xe.\+h.



\subsection{Dokumentacja atrybutów składowych}
\mbox{\Hypertarget{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}\label{struct_a_d_c___common___type_def_aee6d4af7571a1bad2fec9e7b53733277}} 
\index{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}!C\+CR@{C\+CR}}
\index{C\+CR@{C\+CR}!A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+CR}{CCR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def\+::\+C\+CR}

A\+DC common control register, Address offset\+: A\+D\+C1 base address + 0x304 

Definicja w linii 180 pliku stm32f411xe.\+h.

\mbox{\Hypertarget{struct_a_d_c___common___type_def_a6f7399bf70f677ef5de46a3038f414e1}\label{struct_a_d_c___common___type_def_a6f7399bf70f677ef5de46a3038f414e1}} 
\index{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}!C\+DR@{C\+DR}}
\index{C\+DR@{C\+DR}!A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+DR}{CDR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def\+::\+C\+DR}

A\+DC common regular data register for dual A\+ND triple modes, Address offset\+: A\+D\+C1 base address + 0x308 

Definicja w linii 181 pliku stm32f411xe.\+h.

\mbox{\Hypertarget{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}\label{struct_a_d_c___common___type_def_ac38e24f600f9e134a54a0c43b976a4f4}} 
\index{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+SR}{CSR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def\+::\+C\+SR}

A\+DC Common status register, Address offset\+: A\+D\+C1 base address + 0x300 

Definicja w linii 179 pliku stm32f411xe.\+h.



Dokumentacja dla tej struktury została wygenerowana z pliku\+:\begin{DoxyCompactItemize}
\item 
S\+T\+M/\+W\+D\+S\+\_\+\+Kosc\+\_\+\+Linux/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F4xx/\+Include/\hyperlink{stm32f411xe_8h}{stm32f411xe.\+h}\end{DoxyCompactItemize}
