#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Jan 21 07:58:22 2025
# Process ID         : 1940
# Current directory  : C:/Users/sungm/ece281/ece281-ice2
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent12540 C:\Users\sungm\ece281\ece281-ice2\halfAdder.xpr
# Log file           : C:/Users/sungm/ece281/ece281-ice2/vivado.log
# Journal file       : C:/Users/sungm/ece281/ece281-ice2\vivado.jou
# Running On         : Sungmin
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : Intel(R) Core(TM) Ultra 7 155H
# CPU Frequency      : 2995 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 22
# Host memory        : 16507 MB
# Swap memory        : 1073 MB
# Total Virtual      : 17581 MB
# Available Virtual  : 6859 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/sungm/ece281/ece281-ice2/halfAdder.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/sungm/ece281/ece281-ice2/halfAdder.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/sungm/ece281/ece281-ice2/halfAdder.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1069.758 ; gain = 29.121
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -top halfAdder -part xc7a35tcpg236-1 -lint 
Command: synth_design -top halfAdder -part xc7a35tcpg236-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18748
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1583.258 ; gain = 435.840
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'halfAdder' [C:/Users/sungm/ece281/ece281-ice2/src/halfAdder.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'halfAdder' (1#1) [C:/Users/sungm/ece281/ece281-ice2/src/halfAdder.vhd:44]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1688.090 ; gain = 540.672
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Jan 21 09:22:04 2025
| Host         : Sungmin running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+----------+--------------+----------+
| Rule ID | Severity | # Violations | # Waived |
+---------+----------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1688.090 ; gain = 540.672
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1688.090 ; gain = 557.652
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
set_property -name {xsim.simulate.runtime} -value {50 ns} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'halfAdder_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/sungm/ece281/ece281-ice2/halfAdder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'halfAdder_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/sungm/ece281/ece281-ice2/halfAdder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj halfAdder_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sungm/ece281/ece281-ice2/src/halfAdder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'halfAdder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/sungm/ece281/ece281-ice2/src/halfAdder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'halfAdder_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/sungm/ece281/ece281-ice2/halfAdder.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot halfAdder_tb_behav xil_defaultlib.halfAdder_tb -log elaborate.log"
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot halfAdder_tb_behav xil_defaultlib.halfAdder_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture halfadder_arch of entity xil_defaultlib.halfAdder [halfadder_default]
Compiling architecture test_bench of entity xil_defaultlib.halfadder_tb
Built simulation snapshot halfAdder_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1688.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/sungm/ece281/ece281-ice2/halfAdder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "halfAdder_tb_behav -key {Behavioral:sim_1:Functional:halfAdder_tb} -tclbatch {halfAdder_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source halfAdder_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 50 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'halfAdder_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 50 ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1688.090 ; gain = 0.000
save_wave_config {C:/Users/sungm/ece281/ece281-ice2/halfAdder_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/sungm/ece281/ece281-ice2/halfAdder_tb_behav.wcfg
set_property xsim.view C:/Users/sungm/ece281/ece281-ice2/halfAdder_tb_behav.wcfg [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: halfAdder
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1819.383 ; gain = 88.605
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'halfAdder' [C:/Users/sungm/ece281/ece281-ice2/src/halfAdder.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'halfAdder' (0#1) [C:/Users/sungm/ece281/ece281-ice2/src/halfAdder.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1925.461 ; gain = 194.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1949.273 ; gain = 218.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1949.273 ; gain = 218.496
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1949.273 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/sungm/ece281/ece281-ice2/src/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/sungm/ece281/ece281-ice2/src/Basys3_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1983.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2173.840 ; gain = 443.062
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 2173.840 ; gain = 485.062
launch_runs synth_1 -jobs 11
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Jan 21 09:33:09 2025] Launched synth_1...
Run output will be captured here: C:/Users/sungm/ece281/ece281-ice2/halfAdder.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2184.488 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/sungm/ece281/ece281-ice2/src/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/sungm/ece281/ece281-ice2/src/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2240.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/sungm/ece281/ece281-ice2/halfAdder.runs/synth_1/halfAdder.dcp to C:/Users/sungm/ece281/ece281-ice2/halfAdder.srcs/utils_1/imports/synth_1 and adding it to utils fileset
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\sungm\ece281\ece281-ice2\src\halfAdder_tb.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -to_step write_bitstream -jobs 11
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Jan 21 09:45:46 2025] Launched synth_1...
Run output will be captured here: C:/Users/sungm/ece281/ece281-ice2/halfAdder.runs/synth_1/runme.log
[Tue Jan 21 09:45:46 2025] Launched impl_1...
Run output will be captured here: C:/Users/sungm/ece281/ece281-ice2/halfAdder.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2024.2
  **** Build date : Oct 29 2024 at 10:25:41
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2024.2.0
  ****** Build date   : Oct 30 2024-12:19:07
    **** Build number : 2024.2.1730312347
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2777.301 ; gain = 1.660
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A4DDD9A
set_property PROGRAM.FILE {C:/Users/sungm/ece281/ece281-ice2/halfAdder.runs/impl_1/halfAdder.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/sungm/ece281/ece281-ice2/halfAdder.runs/impl_1/halfAdder.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A4DDD9A
