0.7
2020.2
Jun 10 2021
19:45:28
/home/SCHROR002/Xilinx/Practical_3_2/Prac3_2_Code/prac3_2_code.ip_user_files/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1682670038,verilog,,/home/SCHROR002/Xilinx/Practical_3_2/Prac3_2_Code/prac3_2_code.srcs/sources_1/new/sine_gen.v,,blk_mem_gen_0,,,,,,,,
/home/SCHROR002/Xilinx/Practical_3_2/Prac3_2_Code/prac3_2_code.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
/home/SCHROR002/Xilinx/Practical_3_2/Prac3_2_Code/prac3_2_code.srcs/sim_1/new/testBench.v,1682599266,verilog,,,,testBench,,,,,,,,
/home/SCHROR002/Xilinx/Practical_3_2/Prac3_2_Code/prac3_2_code.srcs/sources_1/new/sine_gen.v,1683116023,verilog,,/home/SCHROR002/Xilinx/Practical_3_2/Prac3_2_Code/prac3_2_code.srcs/sim_1/new/testBench.v,,sine_gen,,,,,,,,
