Ranan Fraer , Gila Kamhi , Muhammad K. Mhameed, A new paradigm for synthesis and propagation of clock gating conditions, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California
Hirofumi Iwato , Keishi Sakanushi , Yoshinori Takeuchi , Masaharu Imai, A low power VLIW processor generation method by means of extracting non-redundant activation conditions, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria
Seung Woo Son , Guangyu Chen , Ozcan Ozturk , Mahmut Kandemir , Alok Choudhary, Compiler-Directed Energy Optimization for Parallel Disk Based Systems, IEEE Transactions on Parallel and Distributed Systems, v.18 n.9, p.1241-1257, September 2007
S. W. Son , G. Chen , M. Kandemir , A. Choudhary, Exposing disk layout to compiler for reducing energy consumption of parallel disk based systems, Proceedings of the tenth ACM SIGPLAN symposium on Principles and practice of parallel programming, June 15-17, 2005, Chicago, IL, USA
Leticia Bolzani , Andrea Calimera , Alberto Macii , Enrico Macii , Massimo Poncino, Enabling concurrent clock and power gating in an industrial design flow, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Eli Arbel , Cindy Eisner , Oleg Rokhlenko, Resurrecting infeasible clock-gating functions, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California
Tak-Kei Lam , Steve Yang , Wai-Chung Tang , Yu-Liang Wu, Logic synthesis for low power using clock gating and rewiring, Proceedings of the 20th symposium on Great lakes symposium on VLSI, May 16-18, 2010, Providence, Rhode Island, USA
Jason Cong , Bin Liu , Rupak Majumdar , Zhiru Zhang, Behavior-Level Observability Analysis for Operation Gating in Low-Power Behavioral Synthesis, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.16 n.1, p.1-29, November 2010
Aaron P. Hurst, Automatic synthesis of clock gating logic with controlled netlist perturbation, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California
Tak-Kei Lam , Xiaoqing Yang , Wai-Chung Tang , Yu-Liang Wu, On applying erroneous clock gating conditions to further cut down power, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.509-514, January 25-28, 2011, Yokohama, Japan
Shih-Hung Weng , Yu-Min Kuo , Shih-Chieh Chang, Timing Optimization in Sequential Circuit by Exploiting Clock-Gating Logic, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.2, p.1-15, April 2012
Jason Cong , Bin Liu , Zhiru Zhang, Behavior-level observability don't-cares and application to low-power behavioral synthesis, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA
Marcus T. Schmitz , Bashir M. Al-Hashimi , Petru Eles, Synthesizing Energy-Efficient Embedded Systems with LOPOCOS, Design Automation for Embedded Systems, v.6 n.4, p.401-424, July      2002
Yu-Min Kuo , Shih-Hung Weng , Shih-Chieh Chang, A novel sequential circuit optimization with clock gating logic, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Luca Benini , Giovanni De Micheli, Logic synthesis for low power, Logic Synthesis and Verification, Kluwer Academic Publishers, Norwell, MA, 2001
Alberto Bonanno , Alberto Bocca , Alberto Macii , Enrico Macii , Massimo Poncino, Data-driven clock gating for digital filters, Proceedings of the 19th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation, September 09-11, 2009, Delft, The Netherlands
Sri Parameswaran , Tilman Wolf, Embedded systems security--an overview, Design Automation for Embedded Systems, v.12 n.3, p.173-183, September 2008
Pietro Babighian , Luca Benini , Enrico Macii, A Scalable ODC-Based Algorithm for RTL Insertion of Gated Clocks, Proceedings of the conference on Design, automation and test in Europe, p.10500, February 16-20, 2004
L. Benini , G. De Micheli , E. Macii , G. Odasso , M. Poncino, Kernel-based power optimization of RTL components: exact and approximate extraction algorithms, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.247-252, June 21-25, 1999, New Orleans, Louisiana, USA
Roni Wiener , Gila Kamhi , Moshe Y. Vardi, Intelligate: Scalable Dynamic Invariant Learning for Power Reduction, Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation: 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008. Revised Selected Papers, Springer-Verlag, Berlin, Heidelberg, 2009
Luca Benini , Alberto Macii , Enrico Macii , Elvira Omerbegovic , Fabrizio Pro , Massimo Poncino, Energy-aware design techniques for differential power analysis protection, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA
Monica Donno , Enrico Macii , Luca Mazzoni, Power-aware clock tree planning, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA
