# Tiny Tapeout project information
project:
  title:        "ttihp-HDSISO8_MUX"  # Project title
  author:       "Yann Guidon"    # Your name
  discord:      "the_yasep"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Higher density Shift register - MUX version"   # One line description of what your project does
  language:     "Verilog"        # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000         # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_ygdes_hdsiso8_mux2"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "lfsr8.v"
    - "johnson8.v"
#   - "SISO_latch.v"
    - "SISO_mux.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "CLK_SEL"
  ui[1]: "EXT_CLK"
  ui[2]: "EXT_RST"
  ui[3]: "D_IN"
  ui[4]: ""
  ui[5]: "SHOW_LFSR"
  ui[6]: "LFSR_EN"
  ui[7]: "DIN_SEL"

  # Outputs
  uo[0]: "D_OUT"
  uo[1]: "CLK_OUT"
  uo[2]: "Johnson #0"
  uo[3]: "Johnson #1"
  uo[4]: "Johnson #2"
  uo[5]: "Johnson #3"
  uo[6]: "LFSR_PERIOD"
  uo[7]: "LFSR_BIT"

  # Bidirectional pins
  uio[0]: "PULSE #0"
  uio[1]: "PULSE #1"
  uio[2]: "PULSE #2"
  uio[3]: "PULSE #3"
  uio[4]: "PULSE #4"
  uio[5]: "PULSE #5"
  uio[6]: "PULSE #6"
  uio[7]: "PULSE #7"

# Do not change!
yaml_version: 6
