<!DOCTYPE html>
<html><head><title>joekychen/linux » sound › soc › tegra › tegra30_ahub.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>tegra30_ahub.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * tegra30_ahub.c - Tegra30 AHUB driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2011,2012, NVIDIA CORPORATION.  All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms and conditions of the GNU General Public License,</span>
<span class="cm"> * version 2, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/of_platform.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/pm_runtime.h&gt;</span>
<span class="cp">#include &lt;linux/regmap.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;mach/clk.h&gt;</span>
<span class="cp">#include &lt;mach/dma.h&gt;</span>
<span class="cp">#include &lt;sound/soc.h&gt;</span>
<span class="cp">#include &quot;tegra30_ahub.h&quot;</span>

<span class="cp">#define DRV_NAME &quot;tegra30-ahub&quot;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">tegra30_ahub</span> <span class="o">*</span><span class="n">ahub</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tegra30_apbif_write</span><span class="p">(</span><span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">regmap_write</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">regmap_apbif</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">tegra30_apbif_read</span><span class="p">(</span><span class="n">u32</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>
	<span class="n">regmap_read</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">regmap_apbif</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">val</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">tegra30_audio_write</span><span class="p">(</span><span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">regmap_write</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">regmap_ahub</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra30_ahub_runtime_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">regcache_cache_only</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">regmap_apbif</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="n">regcache_cache_only</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">regmap_ahub</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>

	<span class="n">clk_disable</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">clk_apbif</span><span class="p">);</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">clk_d_audio</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * clk_apbif isn&#39;t required for an I2S&lt;-&gt;I2S configuration where no PCM data</span>
<span class="cm"> * is read from or sent to memory. However, that&#39;s not something the rest of</span>
<span class="cm"> * the driver supports right now, so we&#39;ll just treat the two clocks as one</span>
<span class="cm"> * for now.</span>
<span class="cm"> *</span>
<span class="cm"> * These functions should not be a plain ref-count. Instead, each active stream</span>
<span class="cm"> * contributes some requirement to the minimum clock rate, so starting or</span>
<span class="cm"> * stopping streams should dynamically adjust the clock as required.  However,</span>
<span class="cm"> * this is not yet implemented.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">tegra30_ahub_runtime_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_enable</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">clk_d_audio</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;clk_enable d_audio failed: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_enable</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">clk_apbif</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;clk_enable apbif failed: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="n">clk_disable</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">clk_d_audio</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">regcache_cache_only</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">regmap_apbif</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="n">regcache_cache_only</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">regmap_ahub</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">tegra30_ahub_allocate_rx_fifo</span><span class="p">(</span><span class="k">enum</span> <span class="n">tegra30_ahub_rxcif</span> <span class="o">*</span><span class="n">rxcif</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">fiforeg</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">reqsel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">channel</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">channel</span> <span class="o">=</span> <span class="n">find_first_zero_bit</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">rx_usage</span><span class="p">,</span>
				      <span class="n">TEGRA30_AHUB_CHANNEL_CTRL_COUNT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">&gt;=</span> <span class="n">TEGRA30_AHUB_CHANNEL_CTRL_COUNT</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="n">__set_bit</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">ahub</span><span class="o">-&gt;</span><span class="n">rx_usage</span><span class="p">);</span>

	<span class="o">*</span><span class="n">rxcif</span> <span class="o">=</span> <span class="n">TEGRA30_AHUB_RXCIF_APBIF_RX0</span> <span class="o">+</span> <span class="n">channel</span><span class="p">;</span>
	<span class="o">*</span><span class="n">fiforeg</span> <span class="o">=</span> <span class="n">ahub</span><span class="o">-&gt;</span><span class="n">apbif_addr</span> <span class="o">+</span> <span class="n">TEGRA30_AHUB_CHANNEL_RXFIFO</span> <span class="o">+</span>
		   <span class="p">(</span><span class="n">channel</span> <span class="o">*</span> <span class="n">TEGRA30_AHUB_CHANNEL_RXFIFO_STRIDE</span><span class="p">);</span>
	<span class="o">*</span><span class="n">reqsel</span> <span class="o">=</span> <span class="n">ahub</span><span class="o">-&gt;</span><span class="n">dma_sel</span> <span class="o">+</span> <span class="n">channel</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">TEGRA30_AHUB_CHANNEL_CTRL</span> <span class="o">+</span>
	      <span class="p">(</span><span class="n">channel</span> <span class="o">*</span> <span class="n">TEGRA30_AHUB_CHANNEL_CTRL_STRIDE</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">tegra30_apbif_read</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">TEGRA30_AHUB_CHANNEL_CTRL_RX_THRESHOLD_MASK</span> <span class="o">|</span>
		 <span class="n">TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_MASK</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">7</span> <span class="o">&lt;&lt;</span> <span class="n">TEGRA30_AHUB_CHANNEL_CTRL_RX_THRESHOLD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_EN</span> <span class="o">|</span>
	       <span class="n">TEGRA30_AHUB_CHANNEL_CTRL_RX_PACK_16</span><span class="p">;</span>
	<span class="n">tegra30_apbif_write</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">TEGRA30_AHUB_CIF_RX_CTRL</span> <span class="o">+</span>
	      <span class="p">(</span><span class="n">channel</span> <span class="o">*</span> <span class="n">TEGRA30_AHUB_CIF_RX_CTRL_STRIDE</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="n">TEGRA30_AUDIOCIF_CTRL_FIFO_THRESHOLD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
	      <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">TEGRA30_AUDIOCIF_CTRL_AUDIO_CHANNELS_SHIFT</span><span class="p">)</span> <span class="o">|</span>
	      <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">TEGRA30_AUDIOCIF_CTRL_CLIENT_CHANNELS_SHIFT</span><span class="p">)</span> <span class="o">|</span>
	      <span class="n">TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_16</span> <span class="o">|</span>
	      <span class="n">TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_16</span> <span class="o">|</span>
	      <span class="n">TEGRA30_AUDIOCIF_CTRL_DIRECTION_RX</span><span class="p">;</span>
	<span class="n">tegra30_apbif_write</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">tegra30_ahub_allocate_rx_fifo</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">tegra30_ahub_enable_rx_fifo</span><span class="p">(</span><span class="k">enum</span> <span class="n">tegra30_ahub_rxcif</span> <span class="n">rxcif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">channel</span> <span class="o">=</span> <span class="n">rxcif</span> <span class="o">-</span> <span class="n">TEGRA30_AHUB_RXCIF_APBIF_RX0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">TEGRA30_AHUB_CHANNEL_CTRL</span> <span class="o">+</span>
	      <span class="p">(</span><span class="n">channel</span> <span class="o">*</span> <span class="n">TEGRA30_AHUB_CHANNEL_CTRL_STRIDE</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">tegra30_apbif_read</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">TEGRA30_AHUB_CHANNEL_CTRL_RX_EN</span><span class="p">;</span>
	<span class="n">tegra30_apbif_write</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">tegra30_ahub_enable_rx_fifo</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">tegra30_ahub_disable_rx_fifo</span><span class="p">(</span><span class="k">enum</span> <span class="n">tegra30_ahub_rxcif</span> <span class="n">rxcif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">channel</span> <span class="o">=</span> <span class="n">rxcif</span> <span class="o">-</span> <span class="n">TEGRA30_AHUB_RXCIF_APBIF_RX0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">TEGRA30_AHUB_CHANNEL_CTRL</span> <span class="o">+</span>
	      <span class="p">(</span><span class="n">channel</span> <span class="o">*</span> <span class="n">TEGRA30_AHUB_CHANNEL_CTRL_STRIDE</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">tegra30_apbif_read</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">TEGRA30_AHUB_CHANNEL_CTRL_RX_EN</span><span class="p">;</span>
	<span class="n">tegra30_apbif_write</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">tegra30_ahub_disable_rx_fifo</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">tegra30_ahub_free_rx_fifo</span><span class="p">(</span><span class="k">enum</span> <span class="n">tegra30_ahub_rxcif</span> <span class="n">rxcif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">channel</span> <span class="o">=</span> <span class="n">rxcif</span> <span class="o">-</span> <span class="n">TEGRA30_AHUB_RXCIF_APBIF_RX0</span><span class="p">;</span>

	<span class="n">__clear_bit</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">ahub</span><span class="o">-&gt;</span><span class="n">rx_usage</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">tegra30_ahub_free_rx_fifo</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">tegra30_ahub_allocate_tx_fifo</span><span class="p">(</span><span class="k">enum</span> <span class="n">tegra30_ahub_txcif</span> <span class="o">*</span><span class="n">txcif</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">fiforeg</span><span class="p">,</span>
				  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">reqsel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">channel</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">channel</span> <span class="o">=</span> <span class="n">find_first_zero_bit</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">tx_usage</span><span class="p">,</span>
				      <span class="n">TEGRA30_AHUB_CHANNEL_CTRL_COUNT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">&gt;=</span> <span class="n">TEGRA30_AHUB_CHANNEL_CTRL_COUNT</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="n">__set_bit</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">ahub</span><span class="o">-&gt;</span><span class="n">tx_usage</span><span class="p">);</span>

	<span class="o">*</span><span class="n">txcif</span> <span class="o">=</span> <span class="n">TEGRA30_AHUB_TXCIF_APBIF_TX0</span> <span class="o">+</span> <span class="n">channel</span><span class="p">;</span>
	<span class="o">*</span><span class="n">fiforeg</span> <span class="o">=</span> <span class="n">ahub</span><span class="o">-&gt;</span><span class="n">apbif_addr</span> <span class="o">+</span> <span class="n">TEGRA30_AHUB_CHANNEL_TXFIFO</span> <span class="o">+</span>
		   <span class="p">(</span><span class="n">channel</span> <span class="o">*</span> <span class="n">TEGRA30_AHUB_CHANNEL_TXFIFO_STRIDE</span><span class="p">);</span>
	<span class="o">*</span><span class="n">reqsel</span> <span class="o">=</span> <span class="n">ahub</span><span class="o">-&gt;</span><span class="n">dma_sel</span> <span class="o">+</span> <span class="n">channel</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">TEGRA30_AHUB_CHANNEL_CTRL</span> <span class="o">+</span>
	      <span class="p">(</span><span class="n">channel</span> <span class="o">*</span> <span class="n">TEGRA30_AHUB_CHANNEL_CTRL_STRIDE</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">tegra30_apbif_read</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">TEGRA30_AHUB_CHANNEL_CTRL_TX_THRESHOLD_MASK</span> <span class="o">|</span>
		 <span class="n">TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_MASK</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">7</span> <span class="o">&lt;&lt;</span> <span class="n">TEGRA30_AHUB_CHANNEL_CTRL_TX_THRESHOLD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_EN</span> <span class="o">|</span>
	       <span class="n">TEGRA30_AHUB_CHANNEL_CTRL_TX_PACK_16</span><span class="p">;</span>
	<span class="n">tegra30_apbif_write</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">TEGRA30_AHUB_CIF_TX_CTRL</span> <span class="o">+</span>
	      <span class="p">(</span><span class="n">channel</span> <span class="o">*</span> <span class="n">TEGRA30_AHUB_CIF_TX_CTRL_STRIDE</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="n">TEGRA30_AUDIOCIF_CTRL_FIFO_THRESHOLD_SHIFT</span><span class="p">)</span> <span class="o">|</span>
	      <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">TEGRA30_AUDIOCIF_CTRL_AUDIO_CHANNELS_SHIFT</span><span class="p">)</span> <span class="o">|</span>
	      <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">TEGRA30_AUDIOCIF_CTRL_CLIENT_CHANNELS_SHIFT</span><span class="p">)</span> <span class="o">|</span>
	      <span class="n">TEGRA30_AUDIOCIF_CTRL_AUDIO_BITS_16</span> <span class="o">|</span>
	      <span class="n">TEGRA30_AUDIOCIF_CTRL_CLIENT_BITS_16</span> <span class="o">|</span>
	      <span class="n">TEGRA30_AUDIOCIF_CTRL_DIRECTION_TX</span><span class="p">;</span>
	<span class="n">tegra30_apbif_write</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">tegra30_ahub_allocate_tx_fifo</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">tegra30_ahub_enable_tx_fifo</span><span class="p">(</span><span class="k">enum</span> <span class="n">tegra30_ahub_txcif</span> <span class="n">txcif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">channel</span> <span class="o">=</span> <span class="n">txcif</span> <span class="o">-</span> <span class="n">TEGRA30_AHUB_TXCIF_APBIF_TX0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">TEGRA30_AHUB_CHANNEL_CTRL</span> <span class="o">+</span>
	      <span class="p">(</span><span class="n">channel</span> <span class="o">*</span> <span class="n">TEGRA30_AHUB_CHANNEL_CTRL_STRIDE</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">tegra30_apbif_read</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">TEGRA30_AHUB_CHANNEL_CTRL_TX_EN</span><span class="p">;</span>
	<span class="n">tegra30_apbif_write</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">tegra30_ahub_enable_tx_fifo</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">tegra30_ahub_disable_tx_fifo</span><span class="p">(</span><span class="k">enum</span> <span class="n">tegra30_ahub_txcif</span> <span class="n">txcif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">channel</span> <span class="o">=</span> <span class="n">txcif</span> <span class="o">-</span> <span class="n">TEGRA30_AHUB_TXCIF_APBIF_TX0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">TEGRA30_AHUB_CHANNEL_CTRL</span> <span class="o">+</span>
	      <span class="p">(</span><span class="n">channel</span> <span class="o">*</span> <span class="n">TEGRA30_AHUB_CHANNEL_CTRL_STRIDE</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">tegra30_apbif_read</span><span class="p">(</span><span class="n">reg</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">TEGRA30_AHUB_CHANNEL_CTRL_TX_EN</span><span class="p">;</span>
	<span class="n">tegra30_apbif_write</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">tegra30_ahub_disable_tx_fifo</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">tegra30_ahub_free_tx_fifo</span><span class="p">(</span><span class="k">enum</span> <span class="n">tegra30_ahub_txcif</span> <span class="n">txcif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">channel</span> <span class="o">=</span> <span class="n">txcif</span> <span class="o">-</span> <span class="n">TEGRA30_AHUB_TXCIF_APBIF_TX0</span><span class="p">;</span>

	<span class="n">__clear_bit</span><span class="p">(</span><span class="n">channel</span><span class="p">,</span> <span class="n">ahub</span><span class="o">-&gt;</span><span class="n">tx_usage</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">tegra30_ahub_free_tx_fifo</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">tegra30_ahub_set_rx_cif_source</span><span class="p">(</span><span class="k">enum</span> <span class="n">tegra30_ahub_rxcif</span> <span class="n">rxcif</span><span class="p">,</span>
				   <span class="k">enum</span> <span class="n">tegra30_ahub_txcif</span> <span class="n">txcif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">channel</span> <span class="o">=</span> <span class="n">rxcif</span> <span class="o">-</span> <span class="n">TEGRA30_AHUB_RXCIF_APBIF_RX0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">TEGRA30_AHUB_AUDIO_RX</span> <span class="o">+</span>
	      <span class="p">(</span><span class="n">channel</span> <span class="o">*</span> <span class="n">TEGRA30_AHUB_AUDIO_RX_STRIDE</span><span class="p">);</span>
	<span class="n">tegra30_audio_write</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">txcif</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">tegra30_ahub_set_rx_cif_source</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">tegra30_ahub_unset_rx_cif_source</span><span class="p">(</span><span class="k">enum</span> <span class="n">tegra30_ahub_rxcif</span> <span class="n">rxcif</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">channel</span> <span class="o">=</span> <span class="n">rxcif</span> <span class="o">-</span> <span class="n">TEGRA30_AHUB_RXCIF_APBIF_RX0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">TEGRA30_AHUB_AUDIO_RX</span> <span class="o">+</span>
	      <span class="p">(</span><span class="n">channel</span> <span class="o">*</span> <span class="n">TEGRA30_AHUB_AUDIO_RX_STRIDE</span><span class="p">);</span>
	<span class="n">tegra30_audio_write</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">tegra30_ahub_unset_rx_cif_source</span><span class="p">);</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span> <span class="k">const</span> <span class="n">configlink_clocks</span><span class="p">[]</span> <span class="n">__devinitconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;i2s0&quot;</span><span class="p">,</span>
	<span class="s">&quot;i2s1&quot;</span><span class="p">,</span>
	<span class="s">&quot;i2s2&quot;</span><span class="p">,</span>
	<span class="s">&quot;i2s3&quot;</span><span class="p">,</span>
	<span class="s">&quot;i2s4&quot;</span><span class="p">,</span>
	<span class="s">&quot;dam0&quot;</span><span class="p">,</span>
	<span class="s">&quot;dam1&quot;</span><span class="p">,</span>
	<span class="s">&quot;dam2&quot;</span><span class="p">,</span>
	<span class="s">&quot;spdif_in&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">of_dev_auxdata</span> <span class="n">ahub_auxdata</span><span class="p">[]</span> <span class="n">__devinitdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">OF_DEV_AUXDATA</span><span class="p">(</span><span class="s">&quot;nvidia,tegra30-i2s&quot;</span><span class="p">,</span> <span class="mh">0x70080300</span><span class="p">,</span> <span class="s">&quot;tegra30-i2s.0&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">OF_DEV_AUXDATA</span><span class="p">(</span><span class="s">&quot;nvidia,tegra30-i2s&quot;</span><span class="p">,</span> <span class="mh">0x70080400</span><span class="p">,</span> <span class="s">&quot;tegra30-i2s.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">OF_DEV_AUXDATA</span><span class="p">(</span><span class="s">&quot;nvidia,tegra30-i2s&quot;</span><span class="p">,</span> <span class="mh">0x70080500</span><span class="p">,</span> <span class="s">&quot;tegra30-i2s.2&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">OF_DEV_AUXDATA</span><span class="p">(</span><span class="s">&quot;nvidia,tegra30-i2s&quot;</span><span class="p">,</span> <span class="mh">0x70080600</span><span class="p">,</span> <span class="s">&quot;tegra30-i2s.3&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">OF_DEV_AUXDATA</span><span class="p">(</span><span class="s">&quot;nvidia,tegra30-i2s&quot;</span><span class="p">,</span> <span class="mh">0x70080700</span><span class="p">,</span> <span class="s">&quot;tegra30-i2s.4&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="cp">#define LAST_REG(name) \</span>
<span class="cp">	(TEGRA30_AHUB_##name + \</span>
<span class="cp">	 (TEGRA30_AHUB_##name##_STRIDE * TEGRA30_AHUB_##name##_COUNT) - 4)</span>

<span class="cp">#define REG_IN_ARRAY(reg, name) \</span>
<span class="cp">	((reg &gt;= TEGRA30_AHUB_##name) &amp;&amp; \</span>
<span class="cp">	 (reg &lt;= LAST_REG(name) &amp;&amp; \</span>
<span class="cp">	 (!((reg - TEGRA30_AHUB_##name) % TEGRA30_AHUB_##name##_STRIDE))))</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">tegra30_ahub_apbif_wr_rd_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_CONFIG_LINK_CTRL</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_MISC_CTRL</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_APBDMA_LIVE_STATUS</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_I2S_LIVE_STATUS</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_SPDIF_LIVE_STATUS</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_I2S_INT_MASK</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_DAM_INT_MASK</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_SPDIF_INT_MASK</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_APBIF_INT_MASK</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_I2S_INT_STATUS</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_DAM_INT_STATUS</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_SPDIF_INT_STATUS</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_APBIF_INT_STATUS</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_I2S_INT_SOURCE</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_DAM_INT_SOURCE</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_SPDIF_INT_SOURCE</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_APBIF_INT_SOURCE</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_I2S_INT_SET</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_DAM_INT_SET</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_SPDIF_INT_SET</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_APBIF_INT_SET</span>:
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">};</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">REG_IN_ARRAY</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CHANNEL_CTRL</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">REG_IN_ARRAY</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CHANNEL_CLEAR</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">REG_IN_ARRAY</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CHANNEL_STATUS</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">REG_IN_ARRAY</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CHANNEL_TXFIFO</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">REG_IN_ARRAY</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CHANNEL_RXFIFO</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">REG_IN_ARRAY</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CIF_TX_CTRL</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">REG_IN_ARRAY</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CIF_RX_CTRL</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">REG_IN_ARRAY</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">DAM_LIVE_STATUS</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>

	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">tegra30_ahub_apbif_volatile_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
					    <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_CONFIG_LINK_CTRL</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_MISC_CTRL</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_APBDMA_LIVE_STATUS</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_I2S_LIVE_STATUS</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_SPDIF_LIVE_STATUS</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_I2S_INT_STATUS</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_DAM_INT_STATUS</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_SPDIF_INT_STATUS</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_APBIF_INT_STATUS</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_I2S_INT_SET</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_DAM_INT_SET</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_SPDIF_INT_SET</span>:
	<span class="k">case</span> <span class="n">TEGRA30_AHUB_APBIF_INT_SET</span>:
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">};</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">REG_IN_ARRAY</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CHANNEL_CLEAR</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">REG_IN_ARRAY</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CHANNEL_STATUS</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">REG_IN_ARRAY</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CHANNEL_TXFIFO</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">REG_IN_ARRAY</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CHANNEL_RXFIFO</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">REG_IN_ARRAY</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">DAM_LIVE_STATUS</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>

	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">tegra30_ahub_apbif_precious_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
					    <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">REG_IN_ARRAY</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CHANNEL_TXFIFO</span><span class="p">)</span> <span class="o">||</span>
	    <span class="n">REG_IN_ARRAY</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">CHANNEL_RXFIFO</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>

	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">regmap_config</span> <span class="n">tegra30_ahub_apbif_regmap_config</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;apbif&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_bits</span> <span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="p">.</span><span class="n">val_bits</span> <span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_stride</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_register</span> <span class="o">=</span> <span class="n">TEGRA30_AHUB_APBIF_INT_SET</span><span class="p">,</span>
	<span class="p">.</span><span class="n">writeable_reg</span> <span class="o">=</span> <span class="n">tegra30_ahub_apbif_wr_rd_reg</span><span class="p">,</span>
	<span class="p">.</span><span class="n">readable_reg</span> <span class="o">=</span> <span class="n">tegra30_ahub_apbif_wr_rd_reg</span><span class="p">,</span>
	<span class="p">.</span><span class="n">volatile_reg</span> <span class="o">=</span> <span class="n">tegra30_ahub_apbif_volatile_reg</span><span class="p">,</span>
	<span class="p">.</span><span class="n">precious_reg</span> <span class="o">=</span> <span class="n">tegra30_ahub_apbif_precious_reg</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cache_type</span> <span class="o">=</span> <span class="n">REGCACHE_RBTREE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">tegra30_ahub_ahub_wr_rd_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">REG_IN_ARRAY</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">AUDIO_RX</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>

	<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">regmap_config</span> <span class="n">tegra30_ahub_ahub_regmap_config</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ahub&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_bits</span> <span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="p">.</span><span class="n">val_bits</span> <span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reg_stride</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">max_register</span> <span class="o">=</span> <span class="n">LAST_REG</span><span class="p">(</span><span class="n">AUDIO_RX</span><span class="p">),</span>
	<span class="p">.</span><span class="n">writeable_reg</span> <span class="o">=</span> <span class="n">tegra30_ahub_ahub_wr_rd_reg</span><span class="p">,</span>
	<span class="p">.</span><span class="n">readable_reg</span> <span class="o">=</span> <span class="n">tegra30_ahub_ahub_wr_rd_reg</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cache_type</span> <span class="o">=</span> <span class="n">REGCACHE_RBTREE</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">tegra30_ahub_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res0</span><span class="p">,</span> <span class="o">*</span><span class="n">res1</span><span class="p">,</span> <span class="o">*</span><span class="n">region</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">of_dma</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs_apbif</span><span class="p">,</span> <span class="o">*</span><span class="n">regs_ahub</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ahub</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * The AHUB hosts a register bus: the &quot;configlink&quot;. For this to</span>
<span class="cm">	 * operate correctly, all devices on this bus must be out of reset.</span>
<span class="cm">	 * Ensure that here.</span>
<span class="cm">	 */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">configlink_clocks</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get_sys</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">configlink_clocks</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t get clock %s</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">configlink_clocks</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">tegra_periph_reset_deassert</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
		<span class="n">clk_put</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">ahub</span> <span class="o">=</span> <span class="n">devm_kzalloc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">tegra30_ahub</span><span class="p">),</span>
			    <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ahub</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t allocate tegra30_ahub</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dev_set_drvdata</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">ahub</span><span class="p">);</span>

	<span class="n">ahub</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="n">ahub</span><span class="o">-&gt;</span><span class="n">clk_d_audio</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;d_audio&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">clk_d_audio</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t retrieve ahub d_audio clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">clk_d_audio</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ahub</span><span class="o">-&gt;</span><span class="n">clk_apbif</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;apbif&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">clk_apbif</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Can&#39;t retrieve ahub apbif clock</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">clk_apbif</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_clk_put_d_audio</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">of_property_read_u32_array</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span>
				<span class="s">&quot;nvidia,dma-request-selector&quot;</span><span class="p">,</span>
				<span class="n">of_dma</span><span class="p">,</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;Missing property nvidia,dma-request-selector</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_clk_put_d_audio</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ahub</span><span class="o">-&gt;</span><span class="n">dma_sel</span> <span class="o">=</span> <span class="n">of_dma</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>

	<span class="n">res0</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;No apbif memory resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_clk_put_apbif</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">region</span> <span class="o">=</span> <span class="n">devm_request_mem_region</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">res0</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
					 <span class="n">resource_size</span><span class="p">(</span><span class="n">res0</span><span class="p">),</span> <span class="n">DRV_NAME</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">region</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;request region apbif failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_clk_put_apbif</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ahub</span><span class="o">-&gt;</span><span class="n">apbif_addr</span> <span class="o">=</span> <span class="n">res0</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>

	<span class="n">regs_apbif</span> <span class="o">=</span> <span class="n">devm_ioremap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">res0</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
				  <span class="n">resource_size</span><span class="p">(</span><span class="n">res0</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">regs_apbif</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ioremap apbif failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_clk_put_apbif</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ahub</span><span class="o">-&gt;</span><span class="n">regmap_apbif</span> <span class="o">=</span> <span class="n">devm_regmap_init_mmio</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">regs_apbif</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">tegra30_ahub_apbif_regmap_config</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">regmap_apbif</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;apbif regmap init failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">regmap_apbif</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_clk_put_apbif</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">regcache_cache_only</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">regmap_apbif</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>

	<span class="n">res1</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;No ahub memory resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_clk_put_apbif</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">region</span> <span class="o">=</span> <span class="n">devm_request_mem_region</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">res1</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
					 <span class="n">resource_size</span><span class="p">(</span><span class="n">res1</span><span class="p">),</span> <span class="n">DRV_NAME</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">region</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;request region ahub failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_clk_put_apbif</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">regs_ahub</span> <span class="o">=</span> <span class="n">devm_ioremap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">res1</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
				 <span class="n">resource_size</span><span class="p">(</span><span class="n">res1</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">regs_ahub</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ioremap ahub failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_clk_put_apbif</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ahub</span><span class="o">-&gt;</span><span class="n">regmap_ahub</span> <span class="o">=</span> <span class="n">devm_regmap_init_mmio</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">regs_ahub</span><span class="p">,</span>
					<span class="o">&amp;</span><span class="n">tegra30_ahub_ahub_regmap_config</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">regmap_ahub</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ahub regmap init failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">regmap_ahub</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_clk_put_apbif</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">regcache_cache_only</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">regmap_ahub</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>

	<span class="n">pm_runtime_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pm_runtime_enabled</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">tegra30_ahub_runtime_resume</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err_pm_disable</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">of_platform_populate</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">ahub_auxdata</span><span class="p">,</span>
			     <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_pm_disable:</span>
	<span class="n">pm_runtime_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
<span class="nl">err_clk_put_apbif:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">clk_apbif</span><span class="p">);</span>
<span class="nl">err_clk_put_d_audio:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">clk_d_audio</span><span class="p">);</span>
	<span class="n">ahub</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">err:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">tegra30_ahub_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ahub</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">pm_runtime_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pm_runtime_status_suspended</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">))</span>
		<span class="n">tegra30_ahub_runtime_suspend</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">clk_put</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">clk_apbif</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">ahub</span><span class="o">-&gt;</span><span class="n">clk_d_audio</span><span class="p">);</span>

	<span class="n">ahub</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">tegra30_ahub_of_match</span><span class="p">[]</span> <span class="n">__devinitconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;nvidia,tegra30-ahub&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">dev_pm_ops</span> <span class="n">tegra30_ahub_pm_ops</span> <span class="n">__devinitconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SET_RUNTIME_PM_OPS</span><span class="p">(</span><span class="n">tegra30_ahub_runtime_suspend</span><span class="p">,</span>
			   <span class="n">tegra30_ahub_runtime_resume</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">tegra30_ahub_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">tegra30_ahub_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">tegra30_ahub_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">tegra30_ahub_of_match</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pm</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">tegra30_ahub_pm_ops</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>
<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">tegra30_ahub_driver</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Stephen Warren &lt;swarren@nvidia.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Tegra30 AHUB driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>
<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:&quot;</span> <span class="n">DRV_NAME</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">of</span><span class="p">,</span> <span class="n">tegra30_ahub_of_match</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
