// Seed: 256184768
module module_0 (
    output tri   id_0,
    input  wor   id_1,
    input  wor   id_2,
    input  uwire id_3
    , id_7,
    input  tri0  id_4,
    input  wor   id_5
);
  wire id_8;
  module_2(
      id_2,
      id_5,
      id_5,
      id_1,
      id_3,
      id_4,
      id_5,
      id_0,
      id_3,
      id_0,
      id_3,
      id_5,
      id_0,
      id_0,
      id_2,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_4,
      id_0,
      id_0,
      id_0,
      id_4,
      id_1,
      id_0,
      id_5,
      id_3,
      id_3,
      id_4,
      id_1,
      id_0,
      id_2,
      id_2,
      id_0,
      id_4,
      id_0,
      id_1,
      id_3,
      id_4,
      id_0,
      id_3,
      id_2,
      id_1,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_4,
      id_0,
      id_0
  );
endmodule
module module_1 (
    output tri1  id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    output logic id_3
);
  initial begin
    id_3 <= 1;
  end
  module_0(
      id_0, id_2, id_1, id_2, id_2, id_1
  );
  wire id_5;
  assign id_3 = 1'b0;
  assign id_3 = 1;
  wire id_6;
endmodule
module module_2 (
    input wor id_0,
    input wor id_1,
    input uwire id_2,
    input wor id_3,
    input tri1 id_4,
    input wand id_5,
    input supply0 id_6,
    output wor id_7,
    input supply0 id_8,
    output supply1 id_9,
    input supply0 id_10,
    input supply0 id_11,
    output wor id_12,
    output wand id_13,
    input wor id_14,
    output supply0 id_15,
    input wor id_16
    , id_57,
    input wire id_17,
    output wand id_18,
    output wand id_19,
    output tri0 id_20,
    input wand id_21,
    output tri1 id_22,
    input tri1 id_23,
    output wor id_24,
    output supply0 id_25,
    output supply0 id_26,
    input supply0 id_27,
    input wor id_28,
    output wire id_29,
    input tri1 id_30
    , id_58,
    input tri id_31,
    input supply1 id_32,
    input wire id_33,
    input uwire id_34,
    output wire id_35,
    input tri0 id_36,
    input tri0 id_37,
    output supply1 id_38,
    input wand id_39,
    output uwire id_40,
    input wand id_41,
    input tri id_42,
    input wand id_43,
    output tri1 id_44,
    input tri1 id_45,
    input tri id_46,
    input wire id_47,
    output wor id_48,
    output tri id_49,
    output supply0 id_50,
    input tri id_51,
    output tri1 id_52,
    input supply0 id_53,
    output tri0 id_54,
    output wire id_55
);
  assign id_15 = 1;
  assign id_52 = 1;
endmodule
