<!DOCTYPE HTML PUBLIC -//W3C//DTD HTML 4.01 Transitional//EN http://www.w3.org/TR/html4/loose.dtd><html>
<head><title>Report QoR Snapshot</title>
</head>
<body> <pre>
***********************************************
Report          : create_qor_snapshot (chip_finish)
Design          : adder_top
Version         : P-2019.03-SP5-5
Date            : Sat Apr  9 13:57:31 2022
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-09 Watt(nW)
Location        : /home/user/projects/2022_spring/asic_backend_design_sp22/lab21_block_adder_prj_icc/layout/snapshot
***********************************************
No. of scenario = 1
--------------------------------------------------
WNS of each timing group: <a href="chip_finish.ss.sum.full.html">All Clocks</a> 
--------------------------------------------------
--------------------------------------------------
Setup WNS:                                  <a href="ss_template.html?chip_finish.qor.rpt#14">0.4686</a> 
Setup TNS:                                     <a href="ss_template.html?chip_finish.qor.rpt#14">0.0</a>
Number of setup violations:                      <a href="ss_template.html?chip_finish.qor.rpt#14">0</a>  
Hold WNS:                                   <a href="ss_template.html?chip_finish.qor.rpt#18">0.0000</a>  
Hold TNS:                                   <a href="ss_template.html?chip_finish.qor.rpt#18">0.0000</a>  
Number of hold violations:                       <a href="ss_template.html?chip_finish.qor.rpt#18">0</a>  
Number of max trans violations:                  0  
Number of max cap violations:                    0  
Number of min pulse width violations:            0  
Route drc violations:                           <a href="ss_template.html?chip_finish.phys.rpt#204"> 0</a>
--------------------------------------------------
Area:                                        <a href="ss_template.html?chip_finish.qor.rpt#51">13991</a>
Cell count:                                    <a href="ss_template.html?chip_finish.qor.rpt#28">420</a>
Buf/inv cell count:                             <a href="ss_template.html?chip_finish.qor.rpt#29">64</a>
Std cell utilization:                       <a href="ss_template.html?chip_finish.phys.rpt#31">60.96%</a>
CPU/ELAPSE(hr):                          0.00/0.01
Mem(Mb):                                       592
Host name:                                  <a href="ss_template.html?chip_finish.qor.rpt#66">deeppc</a>
--------------------------------------------------
Histogram:           
--------------------------------------------------
Max violations:         0 
   above ~ -0.7  ---    0 
    -0.6 ~ -0.7  ---    0 
    -0.5 ~ -0.6  ---    0 
    -0.4 ~ -0.5  ---    0 
    -0.3 ~ -0.4  ---    0 
    -0.2 ~ -0.3  ---    0 
    -0.1 ~ -0.2  ---    0 
       0 ~ -0.1  ---    0 
--------------------------------------------------
Min violations:         0 
  -0.06 ~ above  ---    0 
  -0.05 ~ -0.06  ---    0 
  -0.04 ~ -0.05  ---    0 
  -0.03 ~ -0.04  ---    0 
  -0.02 ~ -0.03  ---    0 
  -0.01 ~ -0.02  ---    0 
      0 ~ -0.01  ---    0 
--------------------------------------------------
<a href="ss_template.html?chip_finish.tim.max.rpt#3">Link: Report timing -delay max </a>
<a href="ss_template.html?chip_finish.tim.min.rpt#3">Link: Report timing -delay min</a>
<a href="ss_template.html?chip_finish.cons.rpt#3">Link: Report constraint (-all_violators)</a>
<a href="ss_template.html?chip_finish.qor.rpt#3">Link: Report QoR</a>
</pre>
</body>
</html>
