
---------- Begin Simulation Statistics ----------
final_tick                               1833085116000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 102307                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702260                       # Number of bytes of host memory used
host_op_rate                                   102607                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14042.03                       # Real time elapsed on the host
host_tick_rate                              130542786                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436601844                       # Number of instructions simulated
sim_ops                                    1440805595                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.833085                       # Number of seconds simulated
sim_ticks                                1833085116000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.143339                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              184368682                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           211569448                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16882812                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        288896177                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23268772                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24876712                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1607940                       # Number of indirect misses.
system.cpu0.branchPred.lookups              364799465                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2193678                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100260                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10630631                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329545656                       # Number of branches committed
system.cpu0.commit.bw_lim_events             40159567                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309717                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      139915597                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316549872                       # Number of instructions committed
system.cpu0.commit.committedOps            1318653442                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2547261361                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.517675                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.303314                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1927054656     75.65%     75.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    358457975     14.07%     89.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     92141876      3.62%     93.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     90284682      3.54%     96.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23414492      0.92%     97.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7433768      0.29%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5246090      0.21%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3068255      0.12%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     40159567      1.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2547261361                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143346                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273921640                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171100                       # Number of loads committed
system.cpu0.commit.membars                    4203725                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203731      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742062688     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831782      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271352     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184004     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318653442                       # Class of committed instruction
system.cpu0.commit.refs                     558455384                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316549872                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318653442                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.780013                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.780013                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            457996644                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6313754                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           181310215                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1489254961                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1091282300                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1004805169                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10642600                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14062724                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7048052                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  364799465                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                268028535                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1481236984                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4372257                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           79                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1531322775                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          171                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               33789616                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.099671                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1073642690                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         207637454                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.418391                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2571774765                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.598201                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.904971                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1506137777     58.56%     58.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               779492479     30.31%     88.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               148143422      5.76%     94.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               111430940      4.33%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14102770      0.55%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7060294      0.27%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1199457      0.05%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4203683      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3943      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2571774765                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                     1088251082                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10763122                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               343884464                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.383315                       # Inst execution rate
system.cpu0.iew.exec_refs                   601294422                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 165509651                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              347613937                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            450902812                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4840289                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3226643                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           174424466                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1458479041                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            435784771                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9454307                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1402942752                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1986616                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             20012370                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10642600                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             24366314                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       312090                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        22250281                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        33966                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11086                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5369093                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     45731712                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     21140182                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11086                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1329039                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9434083                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                603686472                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1390937491                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.886851                       # average fanout of values written-back
system.cpu0.iew.wb_producers                535379783                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.380035                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1391062651                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1725885386                       # number of integer regfile reads
system.cpu0.int_regfile_writes              892500961                       # number of integer regfile writes
system.cpu0.ipc                              0.359711                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.359711                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205639      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            789127432     55.87%     56.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833682      0.84%     57.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100457      0.15%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           440272719     31.17%     88.33% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          164857079     11.67%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1412397060                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     54                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                58                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4793301                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003394                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 740401     15.45%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3508183     73.19%     88.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               544715     11.36%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1412984668                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5401649965                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1390937440                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1598314973                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1443945238                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1412397060                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           14533803                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      139825595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           287886                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8224086                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     68889497                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2571774765                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.549192                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.803995                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1541701099     59.95%     59.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          736825714     28.65%     88.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          231218956      8.99%     97.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           43762920      1.70%     99.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           13559911      0.53%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1877566      0.07%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1886145      0.07%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             639302      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             303152      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2571774765                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.385898                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         34531670                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5439153                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           450902812                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          174424466                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1892                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3660025847                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6147292                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              382935965                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845197022                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10233293                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1105832724                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              29774458                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                20459                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1809155997                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1471208719                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          951115840                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                995012995                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              35254405                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10642600                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             77194257                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               105918813                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               45                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1809155952                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        156224                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5858                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26809230                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5808                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3965646718                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2941694200                       # The number of ROB writes
system.cpu0.timesIdled                       38682946                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1859                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.313075                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21073437                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23333761                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2815198                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31180710                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1082802                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1105043                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           22241                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35919266                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48562                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099998                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2003516                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28116633                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4326842                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300680                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18742569                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120051972                       # Number of instructions committed
system.cpu1.commit.committedOps             122152153                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    490219041                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.249179                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.015685                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    441382807     90.04%     90.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24129845      4.92%     94.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8595909      1.75%     96.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6986368      1.43%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1590562      0.32%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       726059      0.15%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2100436      0.43%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       380213      0.08%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4326842      0.88%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    490219041                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797627                       # Number of function calls committed.
system.cpu1.commit.int_insts                116589505                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30173780                       # Number of loads committed
system.cpu1.commit.membars                    4200129                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200129      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76658780     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32273778     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9019322      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122152153                       # Class of committed instruction
system.cpu1.commit.refs                      41293112                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120051972                       # Number of Instructions Simulated
system.cpu1.committedOps                    122152153                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.116784                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.116784                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            394778075                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               863238                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20131367                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             147598629                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26958571                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 64754426                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2005434                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2074701                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5429163                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35919266                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23704046                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    465514015                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               195677                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     152820044                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5634232                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072678                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25594525                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22156239                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.309210                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         493925669                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.313651                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.744887                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               395850917     80.14%     80.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62276111     12.61%     92.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19512024      3.95%     96.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12670499      2.57%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2537228      0.51%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1014387      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   63645      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     722      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     136      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           493925669                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         302360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2125571                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30885671                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.274020                       # Inst execution rate
system.cpu1.iew.exec_refs                    46394512                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11525010                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              321939782                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35298942                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100622                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1715698                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11921990                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          140847379                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34869502                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1987423                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            135428504                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2031523                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             13080255                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2005434                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             17569621                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       197536                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1106243                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        30202                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2531                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        15553                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5125162                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       802658                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2531                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       546135                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1579436                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78839953                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133533271                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.833727                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65730969                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.270186                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133611706                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               171527931                       # number of integer regfile reads
system.cpu1.int_regfile_writes               90133057                       # number of integer regfile writes
system.cpu1.ipc                              0.242908                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.242908                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200228      3.06%      3.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86244996     62.76%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37479506     27.27%     93.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9491050      6.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             137415927                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3194240                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023245                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 781875     24.48%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     24.48% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1881064     58.89%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               531299     16.63%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             136409925                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         772222442                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133533259                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        159544571                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 134546542                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                137415927                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300837                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18695225                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           270705                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           157                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7760087                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    493925669                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.278212                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.778268                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          412037177     83.42%     83.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50737756     10.27%     93.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18520702      3.75%     97.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5886097      1.19%     98.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4119863      0.83%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1031315      0.21%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             981776      0.20%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             436071      0.09%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             174912      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      493925669                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.278042                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13612730                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1310083                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35298942                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11921990                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       494228029                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3171936730                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              354613548                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81680490                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14060751                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30629792                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4434219                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                33906                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            183751453                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             144871240                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97808079                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65290955                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              22317291                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2005434                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             41354573                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16127589                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       183751441                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31367                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               603                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29162076                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           600                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   626786765                       # The number of ROB reads
system.cpu1.rob.rob_writes                  285505163                       # The number of ROB writes
system.cpu1.timesIdled                          16546                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10141190                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3219106                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            15022414                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              45453                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2531489                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     22528005                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      45027384                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       483306                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        29872                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     70989007                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     16230664                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    142058244                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       16260536                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           18992435                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3923038                       # Transaction distribution
system.membus.trans_dist::CleanEvict         18576211                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              332                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            275                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3534806                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3534804                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      18992435                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           282                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     67554618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               67554618                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1692817728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1692817728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              539                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          22528130                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                22528130    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            22528130                       # Request fanout histogram
system.membus.respLayer1.occupancy       119289594139                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         65955115470                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1833085116000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1833085116000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       614729700                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   782935253.440027                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      2361000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1534154000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1830011467500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3073648500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    231394283                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       231394283                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    231394283                       # number of overall hits
system.cpu0.icache.overall_hits::total      231394283                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36634252                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36634252                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36634252                       # number of overall misses
system.cpu0.icache.overall_misses::total     36634252                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1120381459997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1120381459997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1120381459997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1120381459997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    268028535                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    268028535                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    268028535                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    268028535                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136680                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136680                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136680                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136680                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 30582.894391                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 30582.894391                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 30582.894391                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 30582.894391                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2013                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               44                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.750000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34388586                       # number of writebacks
system.cpu0.icache.writebacks::total         34388586                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2245632                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2245632                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2245632                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2245632                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34388620                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34388620                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34388620                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34388620                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 960133808498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 960133808498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 960133808498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 960133808498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.128302                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.128302                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.128302                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.128302                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 27920.102886                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27920.102886                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 27920.102886                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27920.102886                       # average overall mshr miss latency
system.cpu0.icache.replacements              34388586                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    231394283                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      231394283                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36634252                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36634252                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1120381459997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1120381459997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    268028535                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    268028535                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136680                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136680                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 30582.894391                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 30582.894391                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2245632                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2245632                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34388620                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34388620                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 960133808498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 960133808498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.128302                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.128302                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 27920.102886                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27920.102886                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999969                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          265782662                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34388586                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.728805                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999969                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        570445688                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       570445688                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    494185016                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       494185016                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    494185016                       # number of overall hits
system.cpu0.dcache.overall_hits::total      494185016                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     64123251                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      64123251                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     64123251                       # number of overall misses
system.cpu0.dcache.overall_misses::total     64123251                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2403560971308                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2403560971308                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2403560971308                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2403560971308                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    558308267                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    558308267                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    558308267                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    558308267                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.114853                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.114853                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.114853                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.114853                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 37483.454657                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 37483.454657                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 37483.454657                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37483.454657                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23563119                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       555955                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           355878                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5815                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    66.211227                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    95.607051                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     33666974                       # number of writebacks
system.cpu0.dcache.writebacks::total         33666974                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     31367647                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     31367647                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     31367647                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     31367647                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     32755604                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     32755604                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     32755604                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     32755604                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 874491056321                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 874491056321                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 874491056321                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 874491056321                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058669                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058669                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058669                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058669                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 26697.448666                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 26697.448666                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 26697.448666                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26697.448666                       # average overall mshr miss latency
system.cpu0.dcache.replacements              33666974                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    357542122                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      357542122                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     49585988                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     49585988                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1493381204000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1493381204000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    407128110                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    407128110                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.121795                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.121795                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30117.000069                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30117.000069                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     21692125                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     21692125                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27893863                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27893863                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 665292355500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 665292355500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.068514                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.068514                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 23850.850472                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23850.850472                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    136642894                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     136642894                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     14537263                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     14537263                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 910179767308                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 910179767308                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180157                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180157                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.096159                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.096159                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 62610.119065                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62610.119065                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9675522                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9675522                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4861741                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4861741                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 209198700821                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 209198700821                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.032159                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.032159                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 43029.585661                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43029.585661                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2169                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2169                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1754                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1754                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9823500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9823500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.447107                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.447107                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5600.627138                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5600.627138                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1738                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1738                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1189000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1189000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004079                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004079                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 74312.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74312.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3701                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3701                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          165                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       747500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       747500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3866                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.042680                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.042680                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4530.303030                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4530.303030                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          165                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          165                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       582500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       582500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.042680                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.042680                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3530.303030                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3530.303030                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188021                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188021                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912239                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912239                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92491588000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92491588000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100260                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100260                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434346                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434346                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101389.644600                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101389.644600                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912239                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912239                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91579349000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91579349000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434346                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434346                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100389.644600                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100389.644600                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999575                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          529044293                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         33667609                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.713747                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999575                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1154500273                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1154500273                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26715929                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            27938107                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               26934                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              635608                       # number of demand (read+write) hits
system.l2.demand_hits::total                 55316578                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26715929                       # number of overall hits
system.l2.overall_hits::.cpu0.data           27938107                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              26934                       # number of overall hits
system.l2.overall_hits::.cpu1.data             635608                       # number of overall hits
system.l2.overall_hits::total                55316578                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           7672690                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           5728205                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2054                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2306163                       # number of demand (read+write) misses
system.l2.demand_misses::total               15709112                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          7672690                       # number of overall misses
system.l2.overall_misses::.cpu0.data          5728205                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2054                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2306163                       # number of overall misses
system.l2.overall_misses::total              15709112                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 627081702995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 584612027505                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    187276500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 255788003484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1467669010484                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 627081702995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 584612027505                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    187276500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 255788003484                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1467669010484                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34388619                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        33666312                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           28988                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2941771                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             71025690                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34388619                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       33666312                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          28988                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2941771                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            71025690                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.223117                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.170146                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.070857                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.783937                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.221175                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.223117                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.170146                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.070857                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.783937                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.221175                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81729.054998                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102058.503057                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91176.484907                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110914.971528                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93427.878704                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81729.054998                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102058.503057                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91176.484907                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110914.971528                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93427.878704                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             277814                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9232                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.092504                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6758007                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3923038                       # number of writebacks
system.l2.writebacks::total                   3923038                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         155270                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          11674                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              166968                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        155270                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         11674                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             166968                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      7672683                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      5572935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2294489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          15542144                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      7672683                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      5572935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2294489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7030573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         22572717                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 550354426499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 517713581570                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    166088500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 231951297529                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1300185394098                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 550354426499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 517713581570                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    166088500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 231951297529                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 700955617025                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2001141011123                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.223117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.165534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.070270                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.779969                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.218824                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.223117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.165534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.070270                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.779969                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.317811                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71729.071369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92897.832394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81535.837015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101090.612127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83655.472121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71729.071369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92897.832394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81535.837015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101090.612127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99701.065194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88653.085542                       # average overall mshr miss latency
system.l2.replacements                       38643144                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9016379                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9016379                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9016379                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9016379                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61568951                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61568951                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61568951                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61568951                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7030573                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7030573                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 700955617025                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 700955617025                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99701.065194                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99701.065194                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            20                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 55                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       239500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       239500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           35                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.769231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.901639                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6842.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4354.545455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           20                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            55                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       701500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       390000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1091500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.769231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.901639                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20042.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19845.454545                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       217500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       276000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19772.727273                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19714.285714                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3611685                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           220142                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3831827                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2161819                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1469677                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3631496                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 229676476847                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 163847651243                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  393524128090                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5773504                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1689819                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7463323                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.374438                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.869725                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.486579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106242.232512                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111485.483710                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108364.191532                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        88494                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9687                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            98181                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2073325                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1459990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3533315                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 201615662517                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 148476158776                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 350091821293                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.359110                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.863992                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.473424                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97242.671804                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101696.695714                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99083.105042                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26715929                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         26934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26742863                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      7672690                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2054                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          7674744                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 627081702995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    187276500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 627268979495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34388619                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        28988                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34417607                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.223117                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.070857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.222989                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81729.054998                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91176.484907                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81731.583424                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      7672683                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2037                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      7674720                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 550354426499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    166088500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 550520514999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.223117                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.070270                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.222988                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71729.071369                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81535.837015                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71731.674250                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24326422                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       415466                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24741888                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3566386                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       836486                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4402872                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 354935550658                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  91940352241                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 446875902899                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27892808                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1251952                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29144760                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.127860                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.668145                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.151069                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99522.471953                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109912.601336                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101496.455700                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        66776                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1987                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        68763                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3499610                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       834499                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      4334109                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 316097919053                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  83475138753                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 399573057806                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.125466                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.666558                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.148710                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90323.755805                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100030.244198                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92192.664699                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           58                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           26                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                84                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          306                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           70                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             376                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3645460                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1671480                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      5316940                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          364                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           96                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           460                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.840659                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.729167                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.817391                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11913.267974                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 23878.285714                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14140.797872                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           66                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           28                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           94                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          240                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           42                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          282                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4844473                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       888491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5732964                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.659341                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.437500                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.613043                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20185.304167                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21154.547619                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20329.659574                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999949                       # Cycle average of tags in use
system.l2.tags.total_refs                   148313750                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  38643322                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.838018                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      33.688223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.617578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.746948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.044747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.688920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.213531                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.526378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.040900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.183546                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.010764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.237711                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.125000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1171535826                       # Number of tag accesses
system.l2.tags.data_accesses               1171535826                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     491051648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     356762048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        130368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     146858240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    446940992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1441743296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    491051648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       130368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     491182016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    251074432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       251074432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        7672682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        5574407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2294660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      6983453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            22527239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3923038                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3923038                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        267882622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        194623831                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            71119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         80115341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    243819007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             786511921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    267882622                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        71119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        267953742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      136968234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            136968234                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      136968234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       267882622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       194623831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           71119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        80115341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    243819007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            923480156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3727001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   7672681.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   5368936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2278827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   6983045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005761882750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229286                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229286                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            41699111                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3507629                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    22527239                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3923038                       # Number of write requests accepted
system.mem_ctrls.readBursts                  22527239                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3923038                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 221713                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                196037                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            636052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            643255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            643608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            762796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4463257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5010336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2473781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            638986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            634674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1000999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           636463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           633986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           631598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           633749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           630497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2231489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            228819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            244069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           229203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           231802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           232262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233183                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 719859065043                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               111527630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1138087677543                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32272.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51022.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 14666757                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1733910                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.75                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              22527239                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3923038                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                12182870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2425791                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1063856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  944291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  749851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  602560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  519561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  469119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  417883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  381946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 422731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 834271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 407071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 270563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 234944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 189123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 135303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  50343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  80235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 185497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 211822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 223172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 222996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 222371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 222786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 224803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 227959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 231340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 229040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 231177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 228207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 223197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 222434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 223823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  13244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  11662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  11935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      9631828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.976311                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.850683                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.260108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6085200     63.18%     63.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2102049     21.82%     85.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       195315      2.03%     87.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       151457      1.57%     88.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       252435      2.62%     91.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       307013      3.19%     94.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        54292      0.56%     94.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        67898      0.70%     95.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       416169      4.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      9631828                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      97.282538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.218259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    603.757295                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229281    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-106495            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229286                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.254734                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.792799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           204025     88.98%     88.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3091      1.35%     90.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15072      6.57%     96.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4694      2.05%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1483      0.65%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              551      0.24%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              241      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               90      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               31      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229286                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1427553664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14189632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238526912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1441743296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            251074432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       778.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       130.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    786.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    136.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.02                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1833085099500                       # Total gap between requests
system.mem_ctrls.avgGap                      69303.06                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    491051584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    343611904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       130368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    145844928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    446914880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238526912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 267882587.509918987751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 187450054.010476201773                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 71119.447134281363                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 79562550.984130084515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 243804761.764264971018                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 130123205.910095885396                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      7672682                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      5574407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2037                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2294660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      6983453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3923038                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 235138489715                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 287673082280                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     80982810                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 136927878598                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 478267244140                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 44483515546939                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30646.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51606.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39755.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59672.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68485.78                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11339047.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21549491040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11453803350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         50218868700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9760356000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     144701622000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     746882476950                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      74951019840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1059517637880                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        577.996967                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 186922046155                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  61210500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1584952569845                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          47221860840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          25098983910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        109042586940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9694495260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     144701622000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     802538199210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      28083043200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1166380791360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.293853                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  64298003803                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  61210500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1707576612197                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    18225422413.793102                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   96857738917.885056                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     94.25%     94.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::8e+11-8.5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        76000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 841498185500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   247473366000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1585611750000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23671555                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23671555                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23671555                       # number of overall hits
system.cpu1.icache.overall_hits::total       23671555                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        32491                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32491                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        32491                       # number of overall misses
system.cpu1.icache.overall_misses::total        32491                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    598165000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    598165000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    598165000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    598165000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23704046                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23704046                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23704046                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23704046                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001371                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001371                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001371                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001371                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 18410.175125                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18410.175125                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 18410.175125                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18410.175125                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          107                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    35.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        28956                       # number of writebacks
system.cpu1.icache.writebacks::total            28956                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3503                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3503                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3503                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3503                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        28988                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        28988                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        28988                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        28988                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    530756500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    530756500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    530756500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    530756500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001223                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001223                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001223                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001223                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 18309.524631                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18309.524631                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 18309.524631                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18309.524631                       # average overall mshr miss latency
system.cpu1.icache.replacements                 28956                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23671555                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23671555                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        32491                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32491                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    598165000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    598165000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23704046                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23704046                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001371                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001371                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 18410.175125                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18410.175125                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3503                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3503                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        28988                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        28988                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    530756500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    530756500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001223                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001223                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 18309.524631                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18309.524631                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.157669                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22948007                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            28956                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           792.513020                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        359496500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.157669                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.973677                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.973677                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47437080                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47437080                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31345795                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31345795                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31345795                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31345795                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10652379                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10652379                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10652379                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10652379                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 988343643711                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 988343643711                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 988343643711                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 988343643711                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41998174                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41998174                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41998174                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41998174                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.253639                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.253639                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.253639                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.253639                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 92781.494510                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92781.494510                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 92781.494510                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92781.494510                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     14022727                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       380136                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           204680                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4720                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.510490                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.537288                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2941726                       # number of writebacks
system.cpu1.dcache.writebacks::total          2941726                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8482953                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8482953                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8482953                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8482953                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2169426                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2169426                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2169426                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2169426                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 193112531098                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 193112531098                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 193112531098                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 193112531098                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051655                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051655                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051655                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051655                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 89015.495849                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89015.495849                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 89015.495849                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89015.495849                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2941726                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     26809301                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       26809301                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6169993                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6169993                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 456906449500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 456906449500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32979294                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32979294                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.187087                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.187087                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74052.993172                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74052.993172                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4917668                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4917668                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1252325                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1252325                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  99464972000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  99464972000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037973                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037973                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 79424.248498                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79424.248498                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4536494                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4536494                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4482386                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4482386                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 531437194211                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 531437194211                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018880                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018880                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.497000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.497000                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 118561.229267                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 118561.229267                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3565285                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3565285                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       917101                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       917101                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  93647559098                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  93647559098                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101687                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101687                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102112.590759                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102112.590759                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          316                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          163                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6821500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6821500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.340292                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.340292                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41849.693252                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41849.693252                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           44                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3285500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3285500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.091858                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.091858                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 74670.454545                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74670.454545                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          341                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       752500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       752500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.248899                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.248899                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6659.292035                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6659.292035                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       642500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       642500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.248899                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.248899                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5685.840708                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5685.840708                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        73000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        73000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        70000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        70000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326683                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326683                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773315                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773315                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77155500500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77155500500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099998                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099998                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368246                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368246                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99772.409044                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99772.409044                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773315                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773315                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76382185500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76382185500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368246                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368246                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98772.409044                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98772.409044                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.550098                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35614180                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2942638                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.102807                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        359508000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.550098                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.892191                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.892191                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         91140880                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        91140880                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1833085116000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63563272                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12939417                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62009863                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        34720106                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         12911376                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             337                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           275                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            612                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7464182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7464182                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34417607                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29145666                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          460                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          460                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103165823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    101001712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        86932                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8826529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             213080996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4401741056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4309330304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3708416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    376543808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9091323584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        51556825                       # Total snoops (count)
system.tol2bus.snoopTraffic                 251187584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        122585266                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.136845                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.345338                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              105879994     86.37%     86.37% # Request fanout histogram
system.tol2bus.snoop_fanout::1               16635404     13.57%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  69863      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          122585266                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       142057013939                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       50510584373                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51599262262                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4415319404                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          43508445                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2969821377500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 146389                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747892                       # Number of bytes of host memory used
host_op_rate                                   147245                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16788.40                       # Real time elapsed on the host
host_tick_rate                               67709604                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2457641683                       # Number of instructions simulated
sim_ops                                    2472008826                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.136736                       # Number of seconds simulated
sim_ticks                                1136736261500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.389497                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              173080175                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191482617                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19580674                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        234153955                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17142013                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17475067                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          333054                       # Number of indirect misses.
system.cpu0.branchPred.lookups              319457048                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       259513                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         25016                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18773230                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 131645866                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18116331                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11630230                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      504966144                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           534234802                       # Number of instructions committed
system.cpu0.commit.committedOps             540025534                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2179091574                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.247821                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.975479                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1945838455     89.30%     89.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    120006153      5.51%     94.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46779026      2.15%     96.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     28449091      1.31%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9739322      0.45%     98.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5921019      0.27%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2074214      0.10%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2167963      0.10%     99.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18116331      0.83%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2179091574                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            14692836                       # Number of function calls committed.
system.cpu0.commit.int_insts                511961520                       # Number of committed integer instructions.
system.cpu0.commit.loads                    124425321                       # Number of loads committed
system.cpu0.commit.membars                    8692410                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8693245      1.61%      1.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       396570569     73.44%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28947      0.01%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.01%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      124449865     23.05%     98.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10205831      1.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        540025534                       # Class of committed instruction
system.cpu0.commit.refs                     134656234                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  534234802                       # Number of Instructions Simulated
system.cpu0.committedOps                    540025534                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.248059                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.248059                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1475776559                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               813338                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           146574662                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1125346014                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               178986189                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                566459170                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18774526                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               657258                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             17119285                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  319457048                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                192947938                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2024971467                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3038342                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1299923779                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 526                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        28137                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39164926                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140763                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         212533090                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         190222188                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.572790                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2257115729                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.585038                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.966304                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1424739595     63.12%     63.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               491312208     21.77%     84.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               272989872     12.09%     96.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                32426499      1.44%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8347699      0.37%     98.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17505072      0.78%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3575285      0.16%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6196699      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22800      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2257115729                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2180                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1411                       # number of floating regfile writes
system.cpu0.idleCycles                       12345367                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            19923445                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               207277105                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.392587                       # Inst execution rate
system.cpu0.iew.exec_refs                   224246425                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12009048                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              228017229                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            239569904                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5860256                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         11776460                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16559103                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1043317922                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            212237377                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17778460                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            890961901                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1916276                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             83245642                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18774526                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             85993875                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2015858                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          170293                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          540                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1194                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11332                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    115144583                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6328190                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1194                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      8975916                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10947529                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                652479653                       # num instructions consuming a value
system.cpu0.iew.wb_count                    862737808                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.755026                       # average fanout of values written-back
system.cpu0.iew.wb_producers                492638961                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.380151                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     865215278                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1155345650                       # number of integer regfile reads
system.cpu0.int_regfile_writes              654007957                       # number of integer regfile writes
system.cpu0.ipc                              0.235402                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.235402                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8694163      0.96%      0.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            669446809     73.67%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32282      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                83092      0.01%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 80      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                883      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                51      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           218448715     24.04%     98.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12032982      1.32%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            559      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             908740360                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2368                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4685                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2295                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2729                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3009979                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003312                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1432984     47.61%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    146      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     47.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1537401     51.08%     98.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                39333      1.31%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               35      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             903053808                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4079323632                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    862735513                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1546608627                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1023078323                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                908740360                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           20239599                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      503292391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1721888                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8609369                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    234039810                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2257115729                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.402611                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.900047                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1736351509     76.93%     76.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          278170092     12.32%     89.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          163087502      7.23%     96.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42807693      1.90%     98.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           18081453      0.80%     99.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           11067429      0.49%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5354068      0.24%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1383044      0.06%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             812939      0.04%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2257115729                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.400421                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11767429                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1716507                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           239569904                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16559103                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3121                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      2269461096                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4012550                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              414473760                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399751594                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               9008447                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               194260200                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              83186656                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2039781                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1435953466                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1085059901                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          816303347                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                563063655                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9330951                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18774526                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            108575676                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               416551758                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2410                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1435951056                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     957967912                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           6247113                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55830808                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       6248509                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3205962553                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2168615479                       # The number of ROB writes
system.cpu0.timesIdled                         361008                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  402                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.829296                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              155521448                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           171223883                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16352462                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        195643684                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits          14571155                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       14603147                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           31992                       # Number of indirect misses.
system.cpu1.branchPred.lookups              271579287                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       259669                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2376                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15537810                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 119634592                       # Number of branches committed
system.cpu1.commit.bw_lim_events             19962324                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        8748504                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      420387415                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           486805037                       # Number of instructions committed
system.cpu1.commit.committedOps             491177697                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1581688980                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.310540                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.125388                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1380588042     87.29%     87.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    101860461      6.44%     93.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     38558831      2.44%     96.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     24094400      1.52%     97.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8629510      0.55%     98.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4420388      0.28%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1427366      0.09%     98.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2147658      0.14%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     19962324      1.26%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1581688980                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls            12304294                       # Number of function calls committed.
system.cpu1.commit.int_insts                465317831                       # Number of committed integer instructions.
system.cpu1.commit.loads                    113794117                       # Number of loads committed
system.cpu1.commit.membars                    6559726                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      6559726      1.34%      1.34% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       362722498     73.85%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      113796493     23.17%     98.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8098804      1.65%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        491177697                       # Class of committed instruction
system.cpu1.commit.refs                     121895297                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  486805037                       # Number of Instructions Simulated
system.cpu1.committedOps                    491177697                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.382475                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.382475                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            955608488                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               819888                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           134921765                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             983239867                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               149024433                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                511549130                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              15538212                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               543778                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             14360903                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  271579287                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                165271454                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1455598445                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2713427                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1114165723                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32705728                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.164933                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         174129857                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         170092603                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.676644                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1646081166                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.685138                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.973632                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               919444843     55.86%     55.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               427821391     25.99%     81.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               251164015     15.26%     97.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22959404      1.39%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5086277      0.31%     98.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                13284959      0.81%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2251503      0.14%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4064057      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4717      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1646081166                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         524836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            16536134                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               185648275                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.484498                       # Inst execution rate
system.cpu1.iew.exec_refs                   199847336                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   9522102                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              135803109                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            210230002                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3897172                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12394550                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12720264                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          910018248                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            190325234                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         15317918                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            797777451                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1585924                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             81986794                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              15538212                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             84029507                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1896990                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           16617                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          285                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     96435885                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4619084                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           285                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6958336                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9577798                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                574350421                       # num instructions consuming a value
system.cpu1.iew.wb_count                    771772736                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.768347                       # average fanout of values written-back
system.cpu1.iew.wb_producers                441300538                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.468705                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     774078674                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1034804071                       # number of integer regfile reads
system.cpu1.int_regfile_writes              585660348                       # number of integer regfile writes
system.cpu1.ipc                              0.295641                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.295641                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          6560043      0.81%      0.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            601283913     73.95%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 128      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.76% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           195707436     24.07%     98.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9543753      1.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             813095369                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3659244                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004500                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2159571     59.02%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     59.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1499555     40.98%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  118      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             810194570                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3277857229                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    771772736                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1328858905                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 896111371                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                813095369                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           13906877                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      418840551                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1926081                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       5158373                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    178065477                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1646081166                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.493958                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.984484                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1185456373     72.02%     72.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          241583134     14.68%     86.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          148194740      9.00%     95.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           37171084      2.26%     97.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           15532571      0.94%     98.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10413484      0.63%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5480503      0.33%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1465435      0.09%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             783842      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1646081166                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.493801                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9837828                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1572800                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           210230002                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12720264                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    317                       # number of misc regfile reads
system.cpu1.numCycles                      1646606002                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   626629621                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              326254499                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            365223771                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5942119                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               162583494                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              72282706                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1706775                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1252423787                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             948670101                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          715579624                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                508037956                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9242360                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              15538212                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             93761138                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               350355853                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1252423787                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     539905867                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4185697                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 46200944                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4188282                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2473290221                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1887923744                       # The number of ROB writes
system.cpu1.timesIdled                           4936                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         18352348                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4230018                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            25439116                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               2691                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3066456                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     43041117                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      85851103                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1090411                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       220795                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31328544                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     26788756                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62658908                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       27009551                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           42578424                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5136918                       # Transaction distribution
system.membus.trans_dist::WritebackClean          166                       # Transaction distribution
system.membus.trans_dist::CleanEvict         37678322                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8733                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1940                       # Transaction distribution
system.membus.trans_dist::ReadExReq            446562                       # Transaction distribution
system.membus.trans_dist::ReadExResp           446531                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      42578424                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            38                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    128876058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              128876058                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3082370496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3082370496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1813                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          43035697                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                43035697    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            43035697                       # Request fanout histogram
system.membus.respLayer1.occupancy       228276583595                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        114520310056                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1136736261500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1136736261500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                138                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           69                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    29076949.275362                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   40324440.946140                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           69    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        39500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    201657000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             69                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1134729952000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2006309500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    192474212                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       192474212                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    192474212                       # number of overall hits
system.cpu0.icache.overall_hits::total      192474212                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       473726                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        473726                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       473726                       # number of overall misses
system.cpu0.icache.overall_misses::total       473726                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12970811500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12970811500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12970811500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12970811500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    192947938                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    192947938                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    192947938                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    192947938                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002455                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002455                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002455                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002455                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 27380.408717                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27380.408717                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 27380.408717                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27380.408717                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4456                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    67.515152                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       429722                       # number of writebacks
system.cpu0.icache.writebacks::total           429722                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44005                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44005                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44005                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44005                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       429721                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       429721                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       429721                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       429721                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11746003000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11746003000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11746003000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11746003000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002227                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002227                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002227                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002227                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 27334.021377                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27334.021377                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 27334.021377                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27334.021377                       # average overall mshr miss latency
system.cpu0.icache.replacements                429722                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    192474212                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      192474212                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       473726                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       473726                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12970811500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12970811500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    192947938                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    192947938                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002455                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002455                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 27380.408717                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27380.408717                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44005                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44005                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       429721                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       429721                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11746003000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11746003000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002227                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002227                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 27334.021377                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27334.021377                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          192904173                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           429754                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           448.871152                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        386325598                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       386325598                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    169392267                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       169392267                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    169392267                       # number of overall hits
system.cpu0.dcache.overall_hits::total      169392267                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     37484682                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      37484682                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     37484682                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37484682                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3080574665755                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3080574665755                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3080574665755                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3080574665755                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    206876949                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    206876949                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    206876949                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    206876949                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.181193                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.181193                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.181193                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.181193                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 82182.227550                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 82182.227550                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 82182.227550                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 82182.227550                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    165038215                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       407936                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2383285                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6458                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    69.248208                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.167544                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     17741527                       # number of writebacks
system.cpu0.dcache.writebacks::total         17741527                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     19744263                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19744263                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     19744263                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19744263                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17740419                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17740419                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17740419                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17740419                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1676898705806                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1676898705806                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1676898705806                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1676898705806                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085753                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085753                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085753                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085753                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 94524.188285                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94524.188285                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 94524.188285                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94524.188285                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17741518                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    165522435                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      165522435                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     34060184                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34060184                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2817404462000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2817404462000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    199582619                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    199582619                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.170657                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.170657                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 82718.415790                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 82718.415790                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     16589371                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     16589371                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17470813                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17470813                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1652639157500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1652639157500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087537                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087537                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 94594.290346                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94594.290346                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3869832                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3869832                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3424498                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3424498                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 263170203755                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 263170203755                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7294330                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7294330                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.469474                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.469474                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76849.279443                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76849.279443                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3154892                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3154892                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       269606                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       269606                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  24259548306                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  24259548306                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036961                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036961                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 89981.485227                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 89981.485227                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2914313                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2914313                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        13278                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13278                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    232485500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    232485500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2927591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2927591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004535                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004535                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17509.075162                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17509.075162                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6267                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6267                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7011                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7011                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    159888000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    159888000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002395                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002395                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 22805.305948                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22805.305948                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2910420                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2910420                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     22044500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     22044500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2911566                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2911566                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000394                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000394                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 19236.038394                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19236.038394                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1104                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1104                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     20942500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     20942500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000379                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000379                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 18969.655797                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 18969.655797                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        39500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        39500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        37500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        37500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21221                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21221                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3795                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3795                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    176956500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    176956500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        25016                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        25016                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.151703                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.151703                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 46628.853755                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 46628.853755                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3795                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3795                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    173161500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    173161500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.151703                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.151703                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 45628.853755                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 45628.853755                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996076                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          193007424                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17747209                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.875368                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996076                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999877                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999877                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        443229421                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       443229421                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              342922                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2343651                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 511                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1504083                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4191167                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             342922                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2343651                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                511                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1504083                       # number of overall hits
system.l2.overall_hits::total                 4191167                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             86800                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          15393981                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4892                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          11633077                       # number of demand (read+write) misses
system.l2.demand_misses::total               27118750                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            86800                       # number of overall misses
system.l2.overall_misses::.cpu0.data         15393981                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4892                       # number of overall misses
system.l2.overall_misses::.cpu1.data         11633077                       # number of overall misses
system.l2.overall_misses::total              27118750                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6972393500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1616771996683                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    425130500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1201967932214                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2826137452897                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6972393500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1616771996683                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    425130500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1201967932214                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2826137452897                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          429722                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        17737632                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5403                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        13137160                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31309917                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         429722                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       17737632                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5403                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       13137160                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31309917                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.201991                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.867871                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.905423                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.885509                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.866139                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.201991                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.867871                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.905423                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.885509                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.866139                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80327.114055                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105026.243483                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86903.209321                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103323.302357                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104213.411492                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80327.114055                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105026.243483                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86903.209321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103323.302357                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104213.411492                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             403538                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     15253                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.456304                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  15677538                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5136894                       # number of writebacks
system.l2.writebacks::total                   5136894                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          34807                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            125                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          11097                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               46042                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         34807                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           125                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         11097                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              46042                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        86787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     15359174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4767                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     11621980                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          27072708                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        86787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     15359174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4767                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     11621980                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     16006470                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         43079178                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6103999000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1461087236751                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    371345502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1085116304776                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2552678886029                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6103999000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1461087236751                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    371345502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1085116304776                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1584674667080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 4137353553109                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.201961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.865909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.882288                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.884665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.864669                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.201961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.865909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.882288                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.884665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.375896                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70333.102884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95127.982582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77899.203272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93367.593541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94289.750624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70333.102884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95127.982582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77899.203272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93367.593541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99002.132705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96040.680096                       # average overall mshr miss latency
system.l2.replacements                       69744231                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5567227                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5567227                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           25                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             25                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5567252                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5567252                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           25                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           25                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24700946                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24700946                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          166                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            166                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24701112                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24701112                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000007                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000007                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          166                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          166                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000007                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000007                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     16006470                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       16006470                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1584674667080                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1584674667080                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99002.132705                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99002.132705                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             356                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             239                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  595                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3250                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4613                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               7863                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     12912500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     17189000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     30101500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3606                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4852                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8458                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.901276                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.950742                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.929652                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3973.076923                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  3726.208541                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3828.246216                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           83                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          187                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             270                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3167                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         4426                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          7593                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     67662500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     96904999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    164567499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.878258                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.912201                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.897730                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21364.856331                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21894.486896                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21673.580798                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            66                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                116                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          564                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          452                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1016                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3082500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1661500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4744000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          630                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          502                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1132                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.895238                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.900398                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.897527                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5465.425532                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3675.884956                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4669.291339                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           25                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           12                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            37                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          539                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          440                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          979                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11800500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      9034500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     20835000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.855556                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.876494                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.864841                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21893.320965                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20532.954545                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21281.920327                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            37844                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5372                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 43216                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         233010                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         216762                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              449772                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  23429802499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  22091092500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45520894999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       270854                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       222134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            492988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.860279                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.975816                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.912339                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 100552.776701                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101914.046281                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101208.823580                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         2928                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          328                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             3256                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       230082                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       216434                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         446516                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  20984606000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  19912042500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40896648500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.849469                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.974340                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.905734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91204.900861                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92000.529030                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91590.555546                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        342922                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           511                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             343433                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        86800                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4892                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            91692                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6972393500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    425130500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7397524000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       429722                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5403                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         435125                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.201991                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.905423                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.210726                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80327.114055                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86903.209321                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80677.965362                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           13                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          125                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           138                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        86787                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4767                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        91554                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6103999000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    371345502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6475344502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.201961                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.882288                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.210409                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70333.102884                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77899.203272                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70727.051816                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2305807                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1498711                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3804518                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     15160971                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11416315                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26577286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1593342194184                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1179876839714                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2773219033898                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17466778                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     12915026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30381804                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.867989                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.883956                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.874776                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105094.996500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103350.059955                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104345.456263                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        31879                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        10769                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        42648                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     15129092                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11405546                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26534638                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1440102630751                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1065204262276                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2505306893027                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.866164                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.883122                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.873373                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95187.644490                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93393.535239                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94416.471520                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           95                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                95                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          108                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             108                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2572000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2572000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          203                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           203                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.532020                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.532020                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 23814.814815                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 23814.814815                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           70                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           70                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           38                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           38                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       734500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       734500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.187192                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.187192                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19328.947368                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19328.947368                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999994                       # Cycle average of tags in use
system.l2.tags.total_refs                    77601113                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  69744460                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.112649                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      40.765700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.073108                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.053053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.239916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.865826                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.636964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.063329                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000037                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.034999                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.263529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 562449108                       # Number of tag accesses
system.l2.tags.data_accesses                562449108                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5554368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     983004672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        305088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     743809536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1020923456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2753597120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5554368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       305088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5859456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    328762752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       328762752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          86787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       15359448                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4767                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       11622024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     15951929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            43024955                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5136918                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5136918                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4886242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        864760548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           268389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        654337828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    898118139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2422371146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4886242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       268389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5154631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      289216385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            289216385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      289216385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4886242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       864760548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          268389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       654337828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    898118139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2711587530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5117518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     86787.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  15269378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  11574830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  15928688.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000513402250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       310657                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       310657                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            71059884                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4820539                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    43024955                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5137084                       # Number of write requests accepted
system.mem_ctrls.readBursts                  43024955                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5137084                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 160505                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19566                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2588762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2591109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2555901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2619680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2618519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2936812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3002138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2907079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2707432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2818327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2641919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2571120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2573145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2579701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2582367                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2570439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            320052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            319658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            310848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            313250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            318978                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            343116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            344733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            319291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           313320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           304487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           320430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           317825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           318195                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1704801986070                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               214322250000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2508510423570                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39771.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58521.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 23134631                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3509071                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              43024955                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5137084                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8922914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8049593                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5763013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4037162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2713618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1921671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1460569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1219421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1068407                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  965879                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 989971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2183562                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1053487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 696104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 619935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 540740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 434591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 215087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   8098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  48089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  58886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 218663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 277269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 297631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 325957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 325215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 337226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 327845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 334727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 329580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 335993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 319102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 316455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 314870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 313743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 313203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 313285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21338255                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    143.912667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.677304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   216.464185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     15588472     73.05%     73.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3403122     15.95%     89.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       588230      2.76%     91.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       308265      1.44%     93.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       207247      0.97%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       145017      0.68%     94.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       121383      0.57%     95.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       114454      0.54%     95.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       862065      4.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21338255                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       310657                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     137.979724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     82.049406                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    160.361181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        196274     63.18%     63.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        70421     22.67%     85.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        20006      6.44%     92.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         9977      3.21%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         7113      2.29%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         3849      1.24%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         1901      0.61%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          708      0.23%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          188      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           85      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           33      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            8      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           14      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            7      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           17      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           19      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            8      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        310657                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       310657                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.473171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.444668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.008706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           245410     79.00%     79.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            11190      3.60%     82.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            33809     10.88%     93.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            14675      4.72%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4166      1.34%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1041      0.34%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              284      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               72      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        310657                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2743324800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10272320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               327520384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2753597120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            328773376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2413.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       288.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2422.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    289.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    18.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1136736141000                       # Total gap between requests
system.mem_ctrls.avgGap                      23602.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5554368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    977240192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       305088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    740789120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1019436032                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    327520384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4886241.591933240183                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 859689468.083358049393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 268389.432389018591                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 651680732.892675399780                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 896809635.204902768135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 288123459.321878910065                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        86787                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     15359448                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4767                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     11622024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     15951929                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5137084                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2522309644                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 824615924958                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    172526590                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 603992821474                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1077206840904                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 27848221346154                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29063.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53687.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36191.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51969.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67528.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5421017.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          74775977640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          39744378465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        150257373000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13170822120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      89733137520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     511981174590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5364682560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       885027545895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        778.568940                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9551348520                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  37958180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1089226732980                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          77579155920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          41234299260                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        155794800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13542559200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      89733137520                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     513538815870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4052984640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       895475752410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        787.760348                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6101729806                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  37958180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1092676351694                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                410                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          206                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1521521179.611650                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3463821789.466838                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          206    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  12097295500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            206                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   823302898500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 313433363000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    165265637                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       165265637                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    165265637                       # number of overall hits
system.cpu1.icache.overall_hits::total      165265637                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5817                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5817                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5817                       # number of overall misses
system.cpu1.icache.overall_misses::total         5817                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    467382500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    467382500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    467382500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    467382500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    165271454                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    165271454                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    165271454                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    165271454                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 80347.687812                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 80347.687812                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 80347.687812                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 80347.687812                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5403                       # number of writebacks
system.cpu1.icache.writebacks::total             5403                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          414                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          414                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          414                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          414                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5403                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5403                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5403                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5403                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    439350000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    439350000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    439350000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    439350000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 81315.935591                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 81315.935591                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 81315.935591                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 81315.935591                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5403                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    165265637                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      165265637                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5817                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5817                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    467382500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    467382500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    165271454                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    165271454                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 80347.687812                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 80347.687812                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          414                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          414                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5403                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5403                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    439350000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    439350000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 81315.935591                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 81315.935591                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          166023576                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5435                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         30547.116099                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        330548311                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       330548311                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    150551872                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       150551872                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    150551872                       # number of overall hits
system.cpu1.dcache.overall_hits::total      150551872                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     34008279                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      34008279                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     34008279                       # number of overall misses
system.cpu1.dcache.overall_misses::total     34008279                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2668469287976                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2668469287976                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2668469287976                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2668469287976                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    184560151                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    184560151                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    184560151                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    184560151                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.184267                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.184267                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.184267                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.184267                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78465.284526                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78465.284526                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78465.284526                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78465.284526                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    149942209                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       428821                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2128724                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6653                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.437600                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    64.455283                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13140793                       # number of writebacks
system.cpu1.dcache.writebacks::total         13140793                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     20865827                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     20865827                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     20865827                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     20865827                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     13142452                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     13142452                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     13142452                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     13142452                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1244686514161                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1244686514161                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1244686514161                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1244686514161                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.071210                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.071210                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.071210                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.071210                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94707.328142                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94707.328142                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94707.328142                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94707.328142                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13140792                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    147922803                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      147922803                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     30724629                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     30724629                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2411474973500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2411474973500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    178647432                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    178647432                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.171985                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.171985                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78486.707634                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78486.707634                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     17805946                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     17805946                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     12918683                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     12918683                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1222177807000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1222177807000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.072314                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.072314                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94605.449100                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94605.449100                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2629069                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2629069                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3283650                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3283650                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 256994314476                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 256994314476                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5912719                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5912719                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.555354                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.555354                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78264.831659                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78264.831659                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3059881                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3059881                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       223769                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       223769                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22508707161                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22508707161                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037845                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037845                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 100589.032265                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 100589.032265                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2178414                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2178414                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7967                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7967                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    186022500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    186022500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2186381                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2186381                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003644                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003644                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 23349.127652                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23349.127652                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1138                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1138                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6829                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6829                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    157906000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    157906000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003123                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003123                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 23122.858398                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23122.858398                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2185055                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2185055                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1003                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1003                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     17622000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     17622000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2186058                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2186058                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000459                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000459                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 17569.292124                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17569.292124                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          969                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          969                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     16658000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     16658000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000443                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000443                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 17190.918473                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17190.918473                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       167500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       167500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       162500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       162500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          509                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            509                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1867                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1867                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    142361998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    142361998                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2376                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2376                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.785774                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.785774                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 76251.739689                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 76251.739689                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1867                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1867                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    140494998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    140494998                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.785774                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.785774                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 75251.739689                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 75251.739689                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.991416                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          168087345                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13146017                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.786180                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.991416                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999732                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999732                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        391015917                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       391015917                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1136736261500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30834741                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10704146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25750189                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        64607355                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         29803359                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9306                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2066                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11372                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           493346                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          493346                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        435125                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30399616                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          203                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          203                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1289166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     53235980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     39435466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93976821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     55004416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2270666112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       691584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1681788864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4008150976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        99567568                       # Total snoops (count)
system.tol2bus.snoopTraffic                 329924608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        130888321                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.216390                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.415860                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              102786184     78.53%     78.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1               27881342     21.30%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 220795      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          130888321                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62647805178                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       26631363094                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         644737191                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       19729984638                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8169869                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2562626146500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 126660                       # Simulator instruction rate (inst/s)
host_mem_usage                                 783080                       # Number of bytes of host memory used
host_op_rate                                   127399                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19446.31                       # Real time elapsed on the host
host_tick_rate                               33056714                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463074370                       # Number of instructions simulated
sim_ops                                    2477445446                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.642831                       # Number of seconds simulated
sim_ticks                                642830970500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.140528                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               90389260                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           100275938                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10488386                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        124090183                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9070599                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9279199                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          208600                       # Number of indirect misses.
system.cpu0.branchPred.lookups              168711372                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       144495                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24259                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10028255                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67448098                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9293065                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5844748                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      273335170                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           275261606                       # Number of instructions committed
system.cpu0.commit.committedOps             278159629                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1223577536                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.227333                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.935935                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1103054398     90.15%     90.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     62499111      5.11%     95.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23781215      1.94%     97.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14611278      1.19%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      5013268      0.41%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3178155      0.26%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1053435      0.09%     99.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1093611      0.09%     99.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9293065      0.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1223577536                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7539705                       # Number of function calls committed.
system.cpu0.commit.int_insts                264073727                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63883962                       # Number of loads committed
system.cpu0.commit.membars                    4352996                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4353831      1.57%      1.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       203907497     73.31%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63907749     22.98%     97.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5884304      2.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        278159629                       # Class of committed instruction
system.cpu0.commit.refs                      69792591                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  275261606                       # Number of Instructions Simulated
system.cpu0.committedOps                    278159629                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.655970                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.655970                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            849237366                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               466091                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76091626                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             595003373                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                98975983                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                298790868                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10029884                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               405481                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9233007                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  168711372                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                102338020                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1138865593                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1639194                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     691048071                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                2140                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        12754                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               20984192                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.131640                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         116894464                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          99459859                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.539203                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1266267108                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.553381                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.947573                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               823973199     65.07%     65.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               262503841     20.73%     85.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               142851222     11.28%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17397139      1.37%     98.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5150023      0.41%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 9889555      0.78%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1254989      0.10%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3224983      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22157      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1266267108                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2198                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1415                       # number of floating regfile writes
system.cpu0.idleCycles                       15342796                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10635123                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               107762889                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.362699                       # Inst execution rate
system.cpu0.iew.exec_refs                   116920729                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7037387                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              149616843                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            125692231                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2981033                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6498813                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9460836                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          550644438                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            109883342                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9492427                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            464838793                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1143242                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             45426488                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10029884                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             47137644                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1006384                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          188858                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          726                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1258                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11351                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61808269                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3552207                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1258                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4829594                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5805529                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                340747580                       # num instructions consuming a value
system.cpu0.iew.wb_count                    450487066                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753421                       # average fanout of values written-back
system.cpu0.iew.wb_producers                256726238                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.351501                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     451762122                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               603488972                       # number of integer regfile reads
system.cpu0.int_regfile_writes              341346020                       # number of integer regfile writes
system.cpu0.ipc                              0.214778                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.214778                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4356649      0.92%      0.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            349575817     73.70%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32708      0.01%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                83495      0.02%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 80      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                891      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                59      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           113223731     23.87%     98.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7056492      1.49%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            553      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             474331219                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2371                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4698                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2307                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2647                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1530836                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003227                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 716333     46.79%     46.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     46.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    111      0.01%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     46.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                778133     50.83%     97.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                36151      2.36%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               28      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             471503035                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2217332771                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    450484759                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        823127661                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 540370930                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                474331219                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10273508                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      272484812                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           877086                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4428760                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    130883176                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1266267108                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.374590                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.871944                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          993337888     78.45%     78.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          146854386     11.60%     90.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           84682719      6.69%     96.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22441230      1.77%     98.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9394748      0.74%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5676156      0.45%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2744630      0.22%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             722655      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             412696      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1266267108                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.370106                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6117652                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          995207                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           125692231                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9460836                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3449                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1281609904                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4052127                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              258807493                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205721790                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5628078                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               107176361                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              48857905                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1166240                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            760908609                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             573751756                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          431497813                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                296913488                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7305998                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10029884                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             65286026                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               225776028                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2349                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       760906260                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     528053856                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3128756                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 29998089                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3128478                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1765770989                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1145984604                       # The number of ROB writes
system.cpu0.timesIdled                         367226                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  710                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.896707                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               83381581                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            91732235                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9104131                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        110961317                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           8221096                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        8233753                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           12657                       # Number of indirect misses.
system.cpu1.branchPred.lookups              152714631                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       128500                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1677                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8888928                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64121665                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9247548                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5804331                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      243151052                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           259103707                       # Number of instructions committed
system.cpu1.commit.committedOps             262004654                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1064702487                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.246083                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.981127                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    952974641     89.51%     89.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     56994583      5.35%     94.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22511115      2.11%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13729553      1.29%     98.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4553053      0.43%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2624785      0.25%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       987802      0.09%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1079407      0.10%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9247548      0.87%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1064702487                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7092388                       # Number of function calls committed.
system.cpu1.commit.int_insts                248009726                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60470217                       # Number of loads committed
system.cpu1.commit.membars                    4351738                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4351738      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       192719511     73.56%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             52      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.22% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60471894     23.08%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4461363      1.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        262004654                       # Class of committed instruction
system.cpu1.commit.refs                      64933257                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  259103707                       # Number of Instructions Simulated
system.cpu1.committedOps                    262004654                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.256816                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.256816                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            733257367                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               217116                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            71132142                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             542251601                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                80663064                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                271232954                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8889454                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               202205                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8314051                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  152714631                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 92505936                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    995914656                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1456002                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     622869393                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               18209314                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.138459                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          97337567                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          91602677                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.564727                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1102356890                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.573268                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.948134                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               701445524     63.63%     63.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               234824525     21.30%     84.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               135890267     12.33%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                14935139      1.35%     98.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3210276      0.29%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 7602937      0.69%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1459548      0.13%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 2987488      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1186      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1102356890                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         599894                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9469982                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               101456823                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.394248                       # Inst execution rate
system.cpu1.iew.exec_refs                   108649396                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5225470                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               95985692                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            116011966                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2817317                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          4845942                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7362094                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          504306477                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            103423926                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          8564322                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            434837995                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                751839                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             46786671                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8889454                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             47823618                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       960813                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           11003                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          164                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     55541749                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2899054                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           164                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4274334                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5195648                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                317829480                       # num instructions consuming a value
system.cpu1.iew.wb_count                    421012119                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.758951                       # average fanout of values written-back
system.cpu1.iew.wb_producers                241216906                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.381712                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     422318379                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               563359984                       # number of integer regfile reads
system.cpu1.int_regfile_writes              319361232                       # number of integer regfile writes
system.cpu1.ipc                              0.234917                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.234917                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4352212      0.98%      0.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            327409873     73.84%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  88      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           106403290     24.00%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5236758      1.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             443402317                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1480170                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003338                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 738634     49.90%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     49.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                741524     50.10%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   12      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             440530275                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1991536143                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    421012119                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        746608370                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 494476109                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                443402317                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9830368                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      242301823                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           894449                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       4026037                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    107236599                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1102356890                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.402231                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.904685                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          849765696     77.09%     77.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          134123521     12.17%     89.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           79362054      7.20%     96.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           20758763      1.88%     98.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8843435      0.80%     99.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5626454      0.51%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2773391      0.25%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             696565      0.06%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             407011      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1102356890                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.402012                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5772696                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          819552                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           116011966                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7362094                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    474                       # number of misc regfile reads
system.cpu1.numCycles                      1102956784                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   182464118                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              202458840                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            194066991                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3595336                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                87785505                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              45403004                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               924000                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            691744760                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             523585467                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          394418424                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                269911507                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6825503                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8889454                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             59417518                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               200351433                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       691744760                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     473894066                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           3013875                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26140203                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       3015315                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1560608136                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1048297028                       # The number of ROB writes
system.cpu1.timesIdled                           5410                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.513596                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               85250304                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            94185081                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          9862167                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        105917452                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           8616195                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        8782082                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          165887                       # Number of indirect misses.
system.cpu2.branchPred.lookups              147711080                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       133957                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1715                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          8902115                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61477669                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9467406                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4955764                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      220578352                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           249421947                       # Number of instructions committed
system.cpu2.commit.committedOps             251898618                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    938913409                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.268287                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.027088                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    830781215     88.48%     88.48% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     56870113      6.06%     94.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20861928      2.22%     96.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12608712      1.34%     98.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4458730      0.47%     98.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2293106      0.24%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       566578      0.06%     98.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      1005621      0.11%     98.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9467406      1.01%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    938913409                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6573494                       # Number of function calls committed.
system.cpu2.commit.int_insts                238537625                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58315186                       # Number of loads committed
system.cpu2.commit.membars                    3715338                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3715338      1.47%      1.47% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185619643     73.69%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             56      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58316901     23.15%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4246584      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251898618                       # Class of committed instruction
system.cpu2.commit.refs                      62563485                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  249421947                       # Number of Instructions Simulated
system.cpu2.committedOps                    251898618                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.906036                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.906036                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            598543633                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               963549                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72200033                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             518772972                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                83355864                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                276063684                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               8902631                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               454081                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6770108                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  147711080                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 91319533                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    866635157                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1498281                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                     600891137                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles               19725366                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.151615                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          97138066                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          93866499                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.616772                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         973635920                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.625873                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.955814                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               581688648     59.74%     59.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               231776264     23.81%     83.55% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               133582189     13.72%     97.27% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                12956429      1.33%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2621497      0.27%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 7341148      0.75%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1323939      0.14%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2339673      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    6133      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           973635920                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         615196                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9392881                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                96675619                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.424232                       # Inst execution rate
system.cpu2.iew.exec_refs                   102907604                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5026494                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               76841206                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            108662284                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2130570                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         10812669                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6672937                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          471632034                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             97881110                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8287282                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            413308895                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                764350                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             48758651                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               8902631                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             49740543                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       947132                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           10523                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          190                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     50347098                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2424638                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           190                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3773017                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5619864                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                294751544                       # num instructions consuming a value
system.cpu2.iew.wb_count                    399912319                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.770955                       # average fanout of values written-back
system.cpu2.iew.wb_producers                227240252                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.410482                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     400958861                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               535892254                       # number of integer regfile reads
system.cpu2.int_regfile_writes              302732427                       # number of integer regfile writes
system.cpu2.ipc                              0.256014                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.256014                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3715791      0.88%      0.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            312188860     74.05%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  99      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     74.93% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           100652363     23.87%     98.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5038968      1.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             421596177                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1698251                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.004028                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 961162     56.60%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     56.60% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                737069     43.40%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   20      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             419578637                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1819516625                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    399912319                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        691365537                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 463870802                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                421596177                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7761232                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      219733416                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           990100                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2805468                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     91312301                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    973635920                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.433012                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.919540                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          730080692     74.98%     74.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          129931903     13.35%     88.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           78666925      8.08%     96.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18902369      1.94%     98.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7515743      0.77%     99.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5183255      0.53%     99.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2242265      0.23%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             711664      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             401104      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      973635920                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.432739                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5140409                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          777607                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           108662284                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6672937                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    453                       # number of misc regfile reads
system.cpu2.numCycles                       974251116                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   311169993                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              191459433                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186984496                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2958165                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                91257312                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              44508838                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               906642                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            653963757                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             496359799                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          372562308                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                272797223                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6925852                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               8902631                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             57566013                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               185577812                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       653963757                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     351653308                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2271465                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 23496449                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2273033                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1401920945                       # The number of ROB reads
system.cpu2.rob.rob_writes                  979809902                       # The number of ROB writes
system.cpu2.timesIdled                           5434                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.912768                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               76114930                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            82812140                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          7621330                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         96127161                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           6425048                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        6445628                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           20580                       # Number of indirect misses.
system.cpu3.branchPred.lookups              132839878                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       126886                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1675                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7356562                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58301097                       # Number of branches committed
system.cpu3.commit.bw_lim_events             10911382                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3783447                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      210525865                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           238370179                       # Number of instructions committed
system.cpu3.commit.committedOps             240260619                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    801369028                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.299813                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.137167                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    707216561     88.25%     88.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     46998126      5.86%     94.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17331902      2.16%     96.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11071473      1.38%     97.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      3979304      0.50%     98.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2099639      0.26%     98.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       646684      0.08%     98.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1113957      0.14%     98.64% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     10911382      1.36%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    801369028                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5757439                       # Number of function calls committed.
system.cpu3.commit.int_insts                227779453                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55596444                       # Number of loads committed
system.cpu3.commit.membars                    2835994                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2835994      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       177858919     74.03%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             68      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55598119     23.14%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3967423      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        240260619                       # Class of committed instruction
system.cpu3.commit.refs                      59565542                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  238370179                       # Number of Instructions Simulated
system.cpu3.committedOps                    240260619                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.500313                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.500313                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            496851992                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               267112                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            66351395                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             483333012                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                71599833                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                250653031                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7357172                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               232162                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              7319009                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  132839878                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 79516296                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    742620811                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1337840                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                     546418357                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles               15243880                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.159210                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          83538274                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          82539978                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.654887                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         833781037                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.664130                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.966321                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               477515830     57.27%     57.27% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               208379797     24.99%     82.26% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               125408992     15.04%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                10336238      1.24%     98.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2511559      0.30%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6081289      0.73%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1755142      0.21%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1788313      0.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    3877      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           833781037                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         589231                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             7864203                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                91397011                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.472851                       # Inst execution rate
system.cpu3.iew.exec_refs                    98159285                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4744231                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               76883819                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            103312199                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1757157                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          4573344                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6343846                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          450041944                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             93415054                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7392420                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            394532884                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                957786                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             47457297                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7357172                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             48670799                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       920469                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           10963                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     47715755                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2374748                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           133                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3298772                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       4565431                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                284203591                       # num instructions consuming a value
system.cpu3.iew.wb_count                    382050481                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.770027                       # average fanout of values written-back
system.cpu3.iew.wb_producers                218844387                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.457891                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     383193750                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               512563659                       # number of integer regfile reads
system.cpu3.int_regfile_writes              290331244                       # number of integer regfile writes
system.cpu3.ipc                              0.285689                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.285689                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2836537      0.71%      0.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            298207233     74.19%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 118      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     74.90% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            96125072     23.92%     98.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4756248      1.18%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             401925304                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    2106245                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005240                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1367644     64.93%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     64.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                738565     35.07%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   36      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             401195012                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1640773476                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    382050481                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        659823367                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 443914484                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                401925304                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            6127460                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      209781325                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          1035586                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2344013                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     88324106                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    833781037                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.482051                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.983408                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          607595473     72.87%     72.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          118371915     14.20%     87.07% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           72211569      8.66%     95.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18540422      2.22%     97.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7676075      0.92%     98.87% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5066929      0.61%     99.48% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            3156139      0.38%     99.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             766914      0.09%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             395601      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      833781037                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.481711                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4711589                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          828886                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           103312199                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6343846                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    543                       # number of misc regfile reads
system.cpu3.numCycles                       834370268                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   451052942                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              198456069                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            178980545                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3134149                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                78052589                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              43938689                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               881645                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            617922687                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             467177674                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          353222883                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                249244931                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               7015217                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7357172                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             57105231                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               174242338                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       617922687                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     243565045                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1917162                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23997221                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1918830                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1241240685                       # The number of ROB reads
system.cpu3.rob.rob_writes                  934189041                       # The number of ROB writes
system.cpu3.timesIdled                           5237                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          3788320                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               836851                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5863459                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               3612                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                670466                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     30767151                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      61068084                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2376773                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       445375                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     30138257                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     27007576                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62110082                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       27452951                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           30274908                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5172360                       # Transaction distribution
system.membus.trans_dist::WritebackClean          418                       # Transaction distribution
system.membus.trans_dist::CleanEvict         25142788                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22498                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5760                       # Transaction distribution
system.membus.trans_dist::ReadExReq            449186                       # Transaction distribution
system.membus.trans_dist::ReadExResp           449115                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      30274908                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           165                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     91792106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               91792106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2297395264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2297395264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4415                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          30752517                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                30752517    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            30752517                       # Request fanout histogram
system.membus.respLayer1.occupancy       165099994488                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             25.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         88654284138                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                602                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          302                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    515581334.437086                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1412329939.159630                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          302    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        72500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6073864000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            302                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   487125407500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 155705563000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     91313189                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        91313189                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     91313189                       # number of overall hits
system.cpu2.icache.overall_hits::total       91313189                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6344                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6344                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6344                       # number of overall misses
system.cpu2.icache.overall_misses::total         6344                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    539568498                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    539568498                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    539568498                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    539568498                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     91319533                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     91319533                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     91319533                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     91319533                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000069                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000069                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 85051.780895                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 85051.780895                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 85051.780895                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 85051.780895                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1811                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    72.440000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5879                       # number of writebacks
system.cpu2.icache.writebacks::total             5879                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          465                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          465                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          465                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          465                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5879                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5879                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5879                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5879                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    504312498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    504312498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    504312498                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    504312498                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 85782.020412                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 85782.020412                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 85782.020412                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 85782.020412                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5879                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     91313189                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       91313189                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6344                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6344                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    539568498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    539568498                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     91319533                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     91319533                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 85051.780895                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 85051.780895                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          465                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          465                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5879                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5879                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    504312498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    504312498                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 85782.020412                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 85782.020412                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           91661640                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5911                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15506.959905                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        182644945                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       182644945                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     77609745                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        77609745                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     77609745                       # number of overall hits
system.cpu2.dcache.overall_hits::total       77609745                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     17397526                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      17397526                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     17397526                       # number of overall misses
system.cpu2.dcache.overall_misses::total     17397526                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1553696119519                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1553696119519                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1553696119519                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1553696119519                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     95007271                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     95007271                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     95007271                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     95007271                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.183118                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.183118                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.183118                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.183118                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 89305.578248                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 89305.578248                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 89305.578248                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 89305.578248                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     85966701                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       298430                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1070717                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3992                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.288910                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    74.757014                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6923724                       # number of writebacks
system.cpu2.dcache.writebacks::total          6923724                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     10464959                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     10464959                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     10464959                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     10464959                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6932567                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6932567                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6932567                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6932567                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 737055089637                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 737055089637                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 737055089637                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 737055089637                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.072969                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.072969                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.072969                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.072969                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 106317.773725                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 106317.773725                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 106317.773725                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 106317.773725                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6923724                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     76273022                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       76273022                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     15725923                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     15725923                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1388292485500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1388292485500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     91998945                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     91998945                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.170936                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.170936                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 88280.508909                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 88280.508909                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8907389                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8907389                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6818534                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6818534                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 722220229000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 722220229000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.074115                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.074115                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105920.162457                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105920.162457                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1336723                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1336723                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1671603                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1671603                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 165403634019                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 165403634019                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3008326                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3008326                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.555659                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.555659                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 98949.112929                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 98949.112929                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1557570                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1557570                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       114033                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       114033                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  14834860637                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  14834860637                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.037906                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.037906                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 130092.698052                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 130092.698052                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1234874                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1234874                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3782                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3782                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    102641500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    102641500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1238656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1238656                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003053                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003053                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 27139.476467                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27139.476467                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          330                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          330                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3452                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3452                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     93196500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     93196500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002787                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002787                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 26997.827346                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26997.827346                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1236577                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1236577                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1624                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1624                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     31610500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     31610500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1238201                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1238201                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001312                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001312                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 19464.593596                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 19464.593596                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1615                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1615                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     30063500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     30063500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001304                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001304                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 18615.170279                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 18615.170279                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1492500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1492500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1424500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1424500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          373                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            373                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1342                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1342                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     84913498                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     84913498                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1715                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1715                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.782507                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.782507                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 63273.843517                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 63273.843517                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1342                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1342                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     83571498                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     83571498                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.782507                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.782507                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 62273.843517                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 62273.843517                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.337362                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           87038806                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6932589                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.555022                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.337362                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.979293                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.979293                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        201904243                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       201904243                       # Number of data accesses
system.cpu3.numPwrStateTransitions                558                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          280                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    805878485.714286                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2092473692.776185                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          280    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        32500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   8027145500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            280                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   417184994500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 225645976000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     79509999                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        79509999                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     79509999                       # number of overall hits
system.cpu3.icache.overall_hits::total       79509999                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6297                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6297                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6297                       # number of overall misses
system.cpu3.icache.overall_misses::total         6297                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    512094999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    512094999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    512094999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    512094999                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     79516296                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     79516296                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     79516296                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     79516296                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000079                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000079                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 81323.646022                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 81323.646022                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 81323.646022                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 81323.646022                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          594                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    45.692308                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5815                       # number of writebacks
system.cpu3.icache.writebacks::total             5815                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          482                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          482                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          482                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          482                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5815                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5815                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5815                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5815                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    478039999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    478039999                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    478039999                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    478039999                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000073                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000073                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 82208.082373                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 82208.082373                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 82208.082373                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 82208.082373                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5815                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     79509999                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       79509999                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6297                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6297                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    512094999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    512094999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     79516296                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     79516296                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 81323.646022                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 81323.646022                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          482                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          482                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5815                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5815                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    478039999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    478039999                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 82208.082373                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 82208.082373                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           80548428                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5847                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         13776.026680                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        159038407                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       159038407                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     73542259                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        73542259                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     73542259                       # number of overall hits
system.cpu3.dcache.overall_hits::total       73542259                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     17344416                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      17344416                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     17344416                       # number of overall misses
system.cpu3.dcache.overall_misses::total     17344416                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1544633184505                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1544633184505                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1544633184505                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1544633184505                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     90886675                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     90886675                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     90886675                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     90886675                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.190836                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.190836                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.190836                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.190836                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 89056.511589                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 89056.511589                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 89056.511589                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 89056.511589                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     82644869                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       289374                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1035983                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           4122                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    79.774349                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    70.202329                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6191693                       # number of writebacks
system.cpu3.dcache.writebacks::total          6191693                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     11144293                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     11144293                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     11144293                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     11144293                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6200123                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6200123                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6200123                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6200123                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 662368763131                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 662368763131                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 662368763131                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 662368763131                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.068218                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.068218                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.068218                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.068218                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 106831.552073                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 106831.552073                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 106831.552073                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 106831.552073                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6191693                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     72180583                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       72180583                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     15683904                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     15683904                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1378212946500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1378212946500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     87864487                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     87864487                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.178501                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.178501                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87874.354912                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87874.354912                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      9597655                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      9597655                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6086249                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6086249                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 647442664500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 647442664500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.069269                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.069269                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106377.945513                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106377.945513                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1361676                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1361676                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1660512                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1660512                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 166420238005                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 166420238005                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3022188                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3022188                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.549440                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.549440                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 100222.243504                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 100222.243504                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1546638                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1546638                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       113874                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       113874                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  14926098631                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  14926098631                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037679                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037679                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 131075.562736                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 131075.562736                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       941840                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       941840                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3755                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3755                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    104447500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    104447500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       945595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       945595                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.003971                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.003971                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27815.579228                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27815.579228                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          329                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          329                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3426                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3426                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     91700500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     91700500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003623                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003623                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 26766.053707                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26766.053707                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       943746                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       943746                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1468                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1468                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     29439500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     29439500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       945214                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       945214                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001553                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001553                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 20054.155313                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 20054.155313                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1455                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1455                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     28027500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     28027500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001539                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001539                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 19262.886598                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 19262.886598                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       850500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       850500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       807500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       807500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          360                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            360                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1315                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1315                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     87439999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     87439999                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1675                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1675                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.785075                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.785075                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 66494.295817                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 66494.295817                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1315                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1315                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     86124999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     86124999                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.785075                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.785075                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 65494.295817                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 65494.295817                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.406478                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           81651741                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6200322                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.168952                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.406478                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.981452                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.981452                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        191758615                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       191758615                       # Number of data accesses
system.cpu0.numPwrStateTransitions                148                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           74                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    27379736.486486                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   23917401.700525                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           74    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       547000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    138875000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             74                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   640804870000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2026100500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    101884689                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       101884689                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    101884689                       # number of overall hits
system.cpu0.icache.overall_hits::total      101884689                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       453329                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        453329                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       453329                       # number of overall misses
system.cpu0.icache.overall_misses::total       453329                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  14452745000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  14452745000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  14452745000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  14452745000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    102338018                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    102338018                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    102338018                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    102338018                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004430                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004430                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004430                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004430                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 31881.359895                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 31881.359895                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 31881.359895                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 31881.359895                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4423                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               87                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.839080                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       409669                       # number of writebacks
system.cpu0.icache.writebacks::total           409669                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        43661                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        43661                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        43661                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        43661                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       409668                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       409668                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       409668                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       409668                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  13217576500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  13217576500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  13217576500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  13217576500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004003                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 32264.117529                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 32264.117529                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 32264.117529                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 32264.117529                       # average overall mshr miss latency
system.cpu0.icache.replacements                409669                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    101884689                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      101884689                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       453329                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       453329                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  14452745000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  14452745000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    102338018                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    102338018                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004430                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004430                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 31881.359895                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 31881.359895                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        43661                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        43661                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       409668                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       409668                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  13217576500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  13217576500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 32264.117529                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 32264.117529                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102294595                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           409701                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           249.681097                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        205085705                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       205085705                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     88356888                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        88356888                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     88356888                       # number of overall hits
system.cpu0.dcache.overall_hits::total       88356888                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19650490                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19650490                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19650490                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19650490                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1742140982585                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1742140982585                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1742140982585                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1742140982585                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    108007378                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    108007378                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    108007378                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    108007378                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.181937                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.181937                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.181937                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.181937                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88656.363408                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88656.363408                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88656.363408                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88656.363408                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     93365439                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       260695                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1227686                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3735                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    76.049934                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.797858                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9547728                       # number of writebacks
system.cpu0.dcache.writebacks::total          9547728                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10096338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10096338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10096338                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10096338                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9554152                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9554152                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9554152                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9554152                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 958173770871                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 958173770871                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 958173770871                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 958173770871                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088458                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088458                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088458                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088458                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 100288.730059                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 100288.730059                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 100288.730059                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 100288.730059                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9547727                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     85727824                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       85727824                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17861132                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17861132                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1568174250500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1568174250500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    103588956                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    103588956                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.172423                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.172423                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87798.144625                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87798.144625                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8474174                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8474174                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9386958                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9386958                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 941039058000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 941039058000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090617                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090617                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 100249.629113                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100249.629113                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2629064                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2629064                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1789358                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1789358                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 173966732085                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 173966732085                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4418422                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4418422                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.404977                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.404977                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 97222.988404                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 97222.988404                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1622164                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1622164                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       167194                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       167194                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  17134712871                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  17134712871                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037840                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037840                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 102484.017794                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 102484.017794                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1472924                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1472924                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         8920                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         8920                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    159884000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    159884000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1481844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1481844                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.006020                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006020                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 17924.215247                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17924.215247                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5343                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5343                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3577                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3577                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data     98295000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     98295000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002414                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002414                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 27479.731619                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27479.731619                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1464462                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1464462                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1473                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1473                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     31955000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     31955000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1465935                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1465935                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001005                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001005                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 21693.822132                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21693.822132                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1464                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1464                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     30495000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     30495000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000999                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000999                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 20829.918033                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 20829.918033                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        22500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        22500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        18500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        18500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21226                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21226                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3033                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3033                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    115757493                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    115757493                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24259                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24259                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.125026                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.125026                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 38166.004946                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 38166.004946                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3029                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3029                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    112715493                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    112715493                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.124861                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.124861                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 37212.113899                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 37212.113899                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.988002                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          100899581                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9554820                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.560071                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.988002                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999625                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999625                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        231513620                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       231513620                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              299582                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1211136                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 820                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              767682                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 731                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              621930                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 835                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              571163                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3473879                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             299582                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1211136                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                820                       # number of overall hits
system.l2.overall_hits::.cpu1.data             767682                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                731                       # number of overall hits
system.l2.overall_hits::.cpu2.data             621930                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                835                       # number of overall hits
system.l2.overall_hits::.cpu3.data             571163                       # number of overall hits
system.l2.overall_hits::total                 3473879                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            110087                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8330996                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5083                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7163206                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5148                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6297700                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4980                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5616353                       # number of demand (read+write) misses
system.l2.demand_misses::total               27533553                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           110087                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8330996                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5083                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7163206                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5148                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6297700                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4980                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5616353                       # number of overall misses
system.l2.overall_misses::total              27533553                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8911899000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 926546107903                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    477916000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 804837821968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    485760499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 716700488978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    458454000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 643950131488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3102368579836                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8911899000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 926546107903                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    477916000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 804837821968                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    485760499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 716700488978                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    458454000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 643950131488                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3102368579836                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          409669                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9542132                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5903                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7930888                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5879                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6919630                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6187516                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31007432                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         409669                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9542132                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5903                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7930888                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5879                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6919630                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6187516                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31007432                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.268722                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.873075                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.861088                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.903204                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.875659                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.910121                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.856406                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.907691                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.887966                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.268722                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.873075                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.861088                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.903204                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.875659                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.910121                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.856406                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.907691                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.887966                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80953.236985                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111216.727016                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94022.427700                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112357.207369                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 94359.071290                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 113803.529698                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92059.036145                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 114656.278102                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112675.925982                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80953.236985                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111216.727016                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94022.427700                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112357.207369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 94359.071290                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 113803.529698                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92059.036145                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 114656.278102                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112675.925982                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              85982                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3345                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      25.704634                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3158862                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5172272                       # number of writebacks
system.l2.writebacks::total                   5172272                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            103                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          15976                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            720                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           7609                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            709                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           6334                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            615                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           5828                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               37894                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           103                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         15976                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           720                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          7609                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           709                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          6334                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           615                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          5828                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              37894                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       109984                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8315020                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4363                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7155597                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6291366                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5610525                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          27495659                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       109984                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8315020                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4363                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7155597                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6291366                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5610525                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3243160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         30738819                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7805593007                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 842386757083                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    383571504                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 732798719138                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    390988000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 653376980674                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    371133502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 587461642165                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2824975385073                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7805593007                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 842386757083                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    383571504                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 732798719138                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    390988000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 653376980674                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    371133502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 587461642165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 322650410447                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3147625795520                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.268470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.871401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.739116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.902244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.755060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.909206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.750645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.906749                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.886744                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.268470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.871401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.739116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.902244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.755060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.909206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.750645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.906749                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.991337                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70970.259374                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101309.047613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87914.623883                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102409.165739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 88080.198243                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 103852.959862                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85024.857274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 104707.071471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102742.596025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70970.259374                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101309.047613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87914.623883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102409.165739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 88080.198243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 103852.959862                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85024.857274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 104707.071471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99486.430040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102399.047781                       # average overall mshr miss latency
system.l2.replacements                       57693849                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5501097                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5501097                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           89                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             89                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5501186                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5501186                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000016                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000016                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           89                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           89                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000016                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000016                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24149725                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24149725                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          418                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            418                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24150143                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24150143                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000017                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000017                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          418                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          418                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000017                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000017                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3243160                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3243160                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 322650410447                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 322650410447                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99486.430040                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99486.430040                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             400                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             323                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             181                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             161                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1065                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          5066                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          7220                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          4357                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          3984                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              20627                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     20526000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     29674500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     17008000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     16672500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     83881000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5466                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7543                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4538                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4145                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21692                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.926820                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.957179                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.960115                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.961158                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.950904                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4051.717331                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4110.041551                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3903.603397                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4184.864458                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4066.563242                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          176                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          293                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          176                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          193                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             838                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4890                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6927                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         4181                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3791                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         19789                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    106875497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    154995494                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     92675997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     85200495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    439747483                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.894621                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.918335                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.921331                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.914596                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.912272                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21855.929857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22375.558539                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 22165.988280                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 22474.411765                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22221.814291                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            57                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            74                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            66                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            65                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                262                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          834                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          929                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          823                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          794                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3380                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3948500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4088500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3359000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      2513000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     13909000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          891                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1003                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          889                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          859                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3642                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.936027                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.926221                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.925759                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.924331                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.928062                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4734.412470                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4400.968784                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4081.409478                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3164.987406                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4115.088757                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           28                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           32                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           30                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           19                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           109                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          806                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          897                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          793                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          775                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3271                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     17522500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     19613000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     17160500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     16181495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     70477495                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.904602                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.894317                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.892013                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.902212                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.898133                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21740.074442                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21865.105909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 21639.974779                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20879.348387                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21546.161724                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            38104                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2064                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2253                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2192                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 44613                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         125971                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         108728                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         108758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         108788                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              452245                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  16306782000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  14339972500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  14575784000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  14676540000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   59899078500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       164075                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       111011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110980                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            496858                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.767765                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.981370                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.979705                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.980249                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.910210                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 129448.698510                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 131888.496983                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 134020.338734                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 134909.548847                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 132448.293513                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         3218                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data           21                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            7                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             3250                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       122753                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       108707                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       108754                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       108781                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         448995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  14901105501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  13252100000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  13487919000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  13588580500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  55229705001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.748152                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.981181                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.979669                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.980186                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.903669                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 121390.968050                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121906.592952                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 124022.279640                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 124916.855885                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 123007.394294                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        299582                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           820                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           731                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           835                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             301968                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       110087                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5083                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5148                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4980                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           125298                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8911899000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    477916000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    485760499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    458454000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10334029499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       409669                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5903                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5879                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         427266                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.268722                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.861088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.875659                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.856406                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.293255                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80953.236985                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94022.427700                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 94359.071290                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92059.036145                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82475.614128                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          103                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          720                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          709                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          615                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2147                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       109984                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4363                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4439                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       123151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7805593007                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    383571504                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    390988000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    371133502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8951286013                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.268470                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.739116                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.755060                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.750645                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.288230                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70970.259374                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87914.623883                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 88080.198243                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85024.857274                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72685.451300                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1173032                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       765618                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       619677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       568971                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3127298                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8205025                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7054478                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      6188942                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5507565                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26956010                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 910239325903                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 790497849468                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 702124704978                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 629273591488                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3032135471837                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9378057                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7820096                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6808619                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6076536                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30083308                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.874917                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.902096                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.908986                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.906366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.896045                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110936.813222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112056.178993                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 113448.260620                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 114256.226025                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112484.580316                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        12758                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         7588                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         6330                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         5821                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        32497                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8192267                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      7046890                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      6182612                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5501744                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26923513                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 827485651582                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 719546619138                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 639889061674                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 573873061665                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2760794394059                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.873557                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.901126                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.908057                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.905408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.894965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101008.139942                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102108.393793                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 103498.175476                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 104307.481712                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102542.130890                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          301                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               301                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          313                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             313                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      8900500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8900500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          614                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           614                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.509772                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.509772                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 28436.102236                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 28436.102236                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          152                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          152                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          161                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          161                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3202496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3202496                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.262215                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.262215                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19891.279503                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19891.279503                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999958                       # Cycle average of tags in use
system.l2.tags.total_refs                    63864811                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  57694362                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.106951                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      49.809870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.157534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.000993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.023648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.774930                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.030802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.354384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.024236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.355850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     6.467711                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.778279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.046891                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.027733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.021162                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.021185                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.101058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 543172202                       # Number of tag accesses
system.l2.tags.data_accesses                543172202                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7038976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     532167744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        279232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     457958656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        284096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     402647744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        279360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     359073792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    206607872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1966337472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7038976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       279232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       284096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       279360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7881664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    331031040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       331031040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         109984                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8315121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4363                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7155604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6291371                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5610528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3228248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            30724023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5172360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5172360                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10949964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        827850195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           434379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        712409136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           441945                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        626366436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           434578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        558581973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    321403108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3058871713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10949964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       434379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       441945                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       434578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12260865                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      514958139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            514958139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      514958139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10949964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       827850195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          434379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       712409136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          441945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       626366436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          434578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       558581973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    321403108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3573829852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5155296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    109983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8261620.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   7133511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6267925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5589358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3222552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000710689750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       319897                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       319897                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            49242471                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4856766                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    30724023                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5172778                       # Number of write requests accepted
system.mem_ctrls.readBursts                  30724023                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5172778                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 125907                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 17482                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1852543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1841426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1754800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1753834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1782070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2030262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2120476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2087202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2130264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2149810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2150279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2095838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1723278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1733665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1681597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1710772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            318012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            322266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            320917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            320473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            327381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            334942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            339155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            334239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            330868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            337441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           352830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           340147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           294922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           292874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           294069                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1331942644453                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               152990580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1905657319453                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43530.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62280.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9555313                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3223619                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 31.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              30724023                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5172778                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3683030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4960222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4981063                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4381756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3557317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2700746                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1924272                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1300228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  847378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  549409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 389630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 546219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 250938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 155871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 130587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 110144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  84759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  42872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 136069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 243614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 299299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 325021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 342157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 348982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 347829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 345183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 346096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 357722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 346155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 339265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 333573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 331045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 326994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     22974474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     99.598155                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    79.530158                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   125.469973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     18320105     79.74%     79.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3538599     15.40%     95.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       455605      1.98%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       169024      0.74%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        96209      0.42%     98.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        63863      0.28%     98.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        47586      0.21%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        39676      0.17%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       243807      1.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     22974474                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       319897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.649834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.087906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    111.405729                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        239412     74.84%     74.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        59623     18.64%     93.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        12436      3.89%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         4619      1.44%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639         1441      0.45%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          936      0.29%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          713      0.22%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          438      0.14%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          182      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           75      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        319897                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       319897                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.115481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.107118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.549686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           303332     94.82%     94.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4195      1.31%     96.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             7026      2.20%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3398      1.06%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1408      0.44%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              399      0.12%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              106      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               27      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        319897                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1958279424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8058048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               329938816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1966337472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            331057792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3046.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       513.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3058.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    515.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.81                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  642830857000                       # Total gap between requests
system.mem_ctrls.avgGap                      17907.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7038912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    528743680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       279232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    456544704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       284096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    401147200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       279360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    357718912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    206243328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    329938816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10949864.463631967083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 822523655.928926587105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 434378.573550696659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 710209565.113042354584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 441945.103825703089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 624032161.499598979950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 434577.692768460023                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 556474296.379595398903                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 320836016.720821619034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 513259054.309985160828                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       109984                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8315121                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4363                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7155604                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4439                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6291371                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5610528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3228248                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5172778                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3263964899                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 497900863309                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    199980269                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 436217246109                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    204048020                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 392701507683                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    187699807                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 355030570231                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 219951439126                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16052734856034                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29676.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59878.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45835.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60961.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45967.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     62419.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43001.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     63279.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68133.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3103310.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    35.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          81094699140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          43102854795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        109781091420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13247884980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      50744063760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     291308752020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1534459680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       590813805795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        919.081116                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1601583201                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  21465340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 619764047299                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          82943073780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          44085274035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        108689456820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13662749700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      50744063760                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     290209216890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2460384000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       592794218985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        922.161884                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4009548656                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  21465340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 617356081844                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                562                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          282                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    323945813.829787                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   779633449.575534                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          282    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       128500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   3119019000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            282                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   551478251000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  91352719500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     92499607                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        92499607                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     92499607                       # number of overall hits
system.cpu1.icache.overall_hits::total       92499607                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6329                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6329                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6329                       # number of overall misses
system.cpu1.icache.overall_misses::total         6329                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    533620499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    533620499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    533620499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    533620499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     92505936                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     92505936                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     92505936                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     92505936                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000068                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000068                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 84313.556486                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 84313.556486                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 84313.556486                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 84313.556486                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          530                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.181818                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5903                       # number of writebacks
system.cpu1.icache.writebacks::total             5903                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          426                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          426                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          426                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          426                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5903                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5903                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5903                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5903                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    497429999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    497429999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    497429999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    497429999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 84267.321531                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 84267.321531                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 84267.321531                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 84267.321531                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5903                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     92499607                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       92499607                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6329                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6329                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    533620499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    533620499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     92505936                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     92505936                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 84313.556486                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 84313.556486                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          426                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          426                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5903                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5903                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    497429999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    497429999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 84267.321531                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 84267.321531                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           93382406                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5935                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         15734.188037                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        185017775                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       185017775                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     82510446                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        82510446                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     82510446                       # number of overall hits
system.cpu1.dcache.overall_hits::total       82510446                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17815457                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17815457                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17815457                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17815457                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1590625225534                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1590625225534                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1590625225534                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1590625225534                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    100325903                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    100325903                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    100325903                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    100325903                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.177576                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.177576                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.177576                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.177576                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 89283.436599                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89283.436599                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 89283.436599                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89283.436599                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     87852458                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       260809                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1108319                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3700                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.266401                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.488919                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7934631                       # number of writebacks
system.cpu1.dcache.writebacks::total          7934631                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9872307                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9872307                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9872307                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9872307                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7943150                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7943150                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7943150                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7943150                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 828830346164                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 828830346164                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 828830346164                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 828830346164                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.079173                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.079173                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.079173                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.079173                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104345.297038                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104345.297038                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104345.297038                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104345.297038                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7934629                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     81157514                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       81157514                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     16157468                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     16157468                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1427716306000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1427716306000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     97314982                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     97314982                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.166033                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.166033                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88362.626248                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88362.626248                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8331098                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8331098                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7826370                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7826370                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 814133941500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 814133941500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.080423                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.080423                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104024.463640                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104024.463640                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1352932                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1352932                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1657989                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1657989                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 162908919534                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 162908919534                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3010921                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3010921                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.550658                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.550658                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 98256.936285                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 98256.936285                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1541209                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1541209                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       116780                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       116780                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14696404664                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14696404664                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038785                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038785                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 125846.931529                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 125846.931529                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1446946                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1446946                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3867                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3867                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    109708500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    109708500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1450813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1450813                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002665                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002665                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28370.442203                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28370.442203                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          360                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          360                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3507                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3507                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     96928500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     96928500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002417                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002417                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 27638.579983                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27638.579983                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1448685                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1448685                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1722                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1722                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     35275000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     35275000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1450407                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1450407                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001187                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001187                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 20484.901278                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 20484.901278                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1695                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1695                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     33655000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     33655000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001169                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001169                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 19855.457227                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 19855.457227                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1396500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1396500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1321500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1321500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          347                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            347                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1330                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1330                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     84865498                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     84865498                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1677                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1677                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.793083                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.793083                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 63808.645113                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 63808.645113                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1330                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1330                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     83535498                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     83535498                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.793083                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.793083                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 62808.645113                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 62808.645113                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.949911                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           93384404                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7940203                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.760959                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.949911                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998435                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998435                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        214397775                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       214397775                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 642830970500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30556103                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10673458                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25523838                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        52521657                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5998804                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23639                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6039                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          29678                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          190                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          190                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           498179                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          498179                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        427266                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30128837                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          614                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          614                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1229007                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28659100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23823817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        17637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20787853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18590607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93143175                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     52437632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1221751168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       755584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1015393024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       752512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    885974272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       744320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    792269120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3970077632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        63744124                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334036416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         94777642                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.329905                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.541899                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               65855354     69.48%     69.48% # Request fanout histogram
system.tol2bus.snoop_fanout::1               27559815     29.08%     98.56% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 491196      0.52%     99.08% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 759691      0.80%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 111586      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           94777642                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62080299100                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10411436203                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9177173                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9312314740                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9033240                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14345148226                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         614655164                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11925046905                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           9219637                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            10576                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
