// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Gemv_Test_Mul_Adder_Tree_128_Loop_adder_32_16_proc_Pipeline_adder_32_16 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pass_32_i_dout,
        pass_32_i_empty_n,
        pass_32_i_read,
        pass_32_i_num_data_valid,
        pass_32_i_fifo_cap,
        pass_16_i_din,
        pass_16_i_full_n,
        pass_16_i_write,
        pass_16_i_num_data_valid,
        pass_16_i_fifo_cap,
        select_ln59
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [511:0] pass_32_i_dout;
input   pass_32_i_empty_n;
output   pass_32_i_read;
input  [2:0] pass_32_i_num_data_valid;
input  [2:0] pass_32_i_fifo_cap;
output  [255:0] pass_16_i_din;
input   pass_16_i_full_n;
output   pass_16_i_write;
input  [31:0] pass_16_i_num_data_valid;
input  [31:0] pass_16_i_fifo_cap;
input  [22:0] select_ln59;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln124_fu_273_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    pass_32_i_blk_n;
wire    ap_block_pp0_stage0;
reg    pass_16_i_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [15:0] bitcast_ln127_fu_606_p1;
wire   [15:0] bitcast_ln127_1_fu_610_p1;
wire   [15:0] bitcast_ln127_2_fu_614_p1;
wire   [15:0] bitcast_ln127_3_fu_618_p1;
wire   [15:0] bitcast_ln127_4_fu_622_p1;
wire   [15:0] bitcast_ln127_5_fu_626_p1;
wire   [15:0] bitcast_ln127_6_fu_630_p1;
wire   [15:0] bitcast_ln127_7_fu_634_p1;
wire   [15:0] bitcast_ln127_8_fu_638_p1;
wire   [15:0] bitcast_ln127_9_fu_642_p1;
wire   [15:0] bitcast_ln127_10_fu_646_p1;
wire   [15:0] bitcast_ln127_11_fu_650_p1;
wire   [15:0] bitcast_ln127_12_fu_654_p1;
wire   [15:0] bitcast_ln127_13_fu_658_p1;
wire   [15:0] bitcast_ln127_14_fu_662_p1;
wire   [15:0] bitcast_ln127_15_fu_666_p1;
wire   [15:0] bitcast_ln127_16_fu_670_p1;
wire   [15:0] bitcast_ln127_17_fu_674_p1;
wire   [15:0] bitcast_ln127_18_fu_678_p1;
wire   [15:0] bitcast_ln127_19_fu_682_p1;
wire   [15:0] bitcast_ln127_20_fu_686_p1;
wire   [15:0] bitcast_ln127_21_fu_690_p1;
wire   [15:0] bitcast_ln127_22_fu_694_p1;
wire   [15:0] bitcast_ln127_23_fu_698_p1;
wire   [15:0] bitcast_ln127_24_fu_702_p1;
wire   [15:0] bitcast_ln127_25_fu_706_p1;
wire   [15:0] bitcast_ln127_26_fu_710_p1;
wire   [15:0] bitcast_ln127_27_fu_714_p1;
wire   [15:0] bitcast_ln127_28_fu_718_p1;
wire   [15:0] bitcast_ln127_29_fu_722_p1;
wire   [15:0] bitcast_ln127_30_fu_726_p1;
wire   [15:0] bitcast_ln127_31_fu_730_p1;
reg   [21:0] iter_fu_174;
wire   [21:0] add_ln124_fu_279_p2;
wire    ap_loop_init;
reg   [21:0] ap_sig_allocacmp_iter_load;
reg    pass_32_i_read_local;
wire   [255:0] or_ln133_s_fu_926_p17;
reg    ap_block_pp0_stage0_01001;
reg    pass_16_i_write_local;
reg   [15:0] grp_fu_197_p0;
reg   [15:0] grp_fu_197_p1;
reg   [15:0] grp_fu_201_p0;
reg   [15:0] grp_fu_201_p1;
reg   [15:0] grp_fu_205_p0;
reg   [15:0] grp_fu_205_p1;
reg   [15:0] grp_fu_209_p0;
reg   [15:0] grp_fu_209_p1;
reg   [15:0] grp_fu_213_p0;
reg   [15:0] grp_fu_213_p1;
reg   [15:0] grp_fu_217_p0;
reg   [15:0] grp_fu_217_p1;
reg   [15:0] grp_fu_221_p0;
reg   [15:0] grp_fu_221_p1;
reg   [15:0] grp_fu_225_p0;
reg   [15:0] grp_fu_225_p1;
reg   [15:0] grp_fu_229_p0;
reg   [15:0] grp_fu_229_p1;
reg   [15:0] grp_fu_233_p0;
reg   [15:0] grp_fu_233_p1;
reg   [15:0] grp_fu_237_p0;
reg   [15:0] grp_fu_237_p1;
reg   [15:0] grp_fu_241_p0;
reg   [15:0] grp_fu_241_p1;
reg   [15:0] grp_fu_245_p0;
reg   [15:0] grp_fu_245_p1;
reg   [15:0] grp_fu_249_p0;
reg   [15:0] grp_fu_249_p1;
reg   [15:0] grp_fu_253_p0;
reg   [15:0] grp_fu_253_p1;
reg   [15:0] grp_fu_257_p0;
reg   [15:0] grp_fu_257_p1;
wire   [22:0] iter_cast_fu_269_p1;
wire   [15:0] trunc_ln127_fu_292_p1;
wire   [15:0] trunc_ln127_s_fu_296_p4;
wire   [15:0] trunc_ln127_1_fu_306_p4;
wire   [15:0] trunc_ln127_2_fu_316_p4;
wire   [15:0] trunc_ln127_3_fu_326_p4;
wire   [15:0] trunc_ln127_4_fu_336_p4;
wire   [15:0] trunc_ln127_5_fu_346_p4;
wire   [15:0] trunc_ln127_6_fu_356_p4;
wire   [15:0] trunc_ln127_7_fu_366_p4;
wire   [15:0] trunc_ln127_8_fu_376_p4;
wire   [15:0] trunc_ln127_9_fu_386_p4;
wire   [15:0] trunc_ln127_10_fu_396_p4;
wire   [15:0] trunc_ln127_11_fu_406_p4;
wire   [15:0] trunc_ln127_12_fu_416_p4;
wire   [15:0] trunc_ln127_13_fu_426_p4;
wire   [15:0] trunc_ln127_14_fu_436_p4;
wire   [15:0] trunc_ln127_15_fu_446_p4;
wire   [15:0] trunc_ln127_16_fu_456_p4;
wire   [15:0] trunc_ln127_17_fu_466_p4;
wire   [15:0] trunc_ln127_18_fu_476_p4;
wire   [15:0] trunc_ln127_19_fu_486_p4;
wire   [15:0] trunc_ln127_20_fu_496_p4;
wire   [15:0] trunc_ln127_21_fu_506_p4;
wire   [15:0] trunc_ln127_22_fu_516_p4;
wire   [15:0] trunc_ln127_23_fu_526_p4;
wire   [15:0] trunc_ln127_24_fu_536_p4;
wire   [15:0] trunc_ln127_25_fu_546_p4;
wire   [15:0] trunc_ln127_26_fu_556_p4;
wire   [15:0] trunc_ln127_27_fu_566_p4;
wire   [15:0] trunc_ln127_28_fu_576_p4;
wire   [15:0] trunc_ln127_29_fu_586_p4;
wire   [15:0] trunc_ln127_30_fu_596_p4;
reg   [15:0] grp_fu_197_p2;
reg   [15:0] grp_fu_201_p2;
reg   [15:0] grp_fu_205_p2;
reg   [15:0] grp_fu_209_p2;
reg   [15:0] grp_fu_213_p2;
reg   [15:0] grp_fu_217_p2;
reg   [15:0] grp_fu_221_p2;
reg   [15:0] grp_fu_225_p2;
reg   [15:0] grp_fu_229_p2;
reg   [15:0] grp_fu_233_p2;
reg   [15:0] grp_fu_237_p2;
reg   [15:0] grp_fu_241_p2;
reg   [15:0] grp_fu_245_p2;
reg   [15:0] grp_fu_249_p2;
reg   [15:0] grp_fu_253_p2;
reg   [15:0] grp_fu_257_p2;
wire   [15:0] bitcast_ln133_15_fu_922_p1;
wire   [15:0] bitcast_ln133_14_fu_918_p1;
wire   [15:0] bitcast_ln133_13_fu_914_p1;
wire   [15:0] bitcast_ln133_12_fu_910_p1;
wire   [15:0] bitcast_ln133_11_fu_906_p1;
wire   [15:0] bitcast_ln133_10_fu_902_p1;
wire   [15:0] bitcast_ln133_9_fu_898_p1;
wire   [15:0] bitcast_ln133_8_fu_894_p1;
wire   [15:0] bitcast_ln133_7_fu_890_p1;
wire   [15:0] bitcast_ln133_6_fu_886_p1;
wire   [15:0] bitcast_ln133_5_fu_882_p1;
wire   [15:0] bitcast_ln133_4_fu_878_p1;
wire   [15:0] bitcast_ln133_3_fu_874_p1;
wire   [15:0] bitcast_ln133_2_fu_870_p1;
wire   [15:0] bitcast_ln133_1_fu_866_p1;
wire   [15:0] bitcast_ln133_fu_862_p1;
reg    grp_fu_197_ce;
wire   [15:0] pre_grp_fu_197_p2;
reg   [15:0] pre_grp_fu_197_p2_reg;
reg    grp_fu_201_ce;
wire   [15:0] pre_grp_fu_201_p2;
reg   [15:0] pre_grp_fu_201_p2_reg;
reg    grp_fu_205_ce;
wire   [15:0] pre_grp_fu_205_p2;
reg   [15:0] pre_grp_fu_205_p2_reg;
reg    grp_fu_209_ce;
wire   [15:0] pre_grp_fu_209_p2;
reg   [15:0] pre_grp_fu_209_p2_reg;
reg    grp_fu_213_ce;
wire   [15:0] pre_grp_fu_213_p2;
reg   [15:0] pre_grp_fu_213_p2_reg;
reg    grp_fu_217_ce;
wire   [15:0] pre_grp_fu_217_p2;
reg   [15:0] pre_grp_fu_217_p2_reg;
reg    grp_fu_221_ce;
wire   [15:0] pre_grp_fu_221_p2;
reg   [15:0] pre_grp_fu_221_p2_reg;
reg    grp_fu_225_ce;
wire   [15:0] pre_grp_fu_225_p2;
reg   [15:0] pre_grp_fu_225_p2_reg;
reg    grp_fu_229_ce;
wire   [15:0] pre_grp_fu_229_p2;
reg   [15:0] pre_grp_fu_229_p2_reg;
reg    grp_fu_233_ce;
wire   [15:0] pre_grp_fu_233_p2;
reg   [15:0] pre_grp_fu_233_p2_reg;
reg    grp_fu_237_ce;
wire   [15:0] pre_grp_fu_237_p2;
reg   [15:0] pre_grp_fu_237_p2_reg;
reg    grp_fu_241_ce;
wire   [15:0] pre_grp_fu_241_p2;
reg   [15:0] pre_grp_fu_241_p2_reg;
reg    grp_fu_245_ce;
wire   [15:0] pre_grp_fu_245_p2;
reg   [15:0] pre_grp_fu_245_p2_reg;
reg    grp_fu_249_ce;
wire   [15:0] pre_grp_fu_249_p2;
reg   [15:0] pre_grp_fu_249_p2_reg;
reg    grp_fu_253_ce;
wire   [15:0] pre_grp_fu_253_p2;
reg   [15:0] pre_grp_fu_253_p2_reg;
reg    grp_fu_257_ce;
wire   [15:0] pre_grp_fu_257_p2;
reg   [15:0] pre_grp_fu_257_p2_reg;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 iter_fu_174 = 22'd0;
#0 ap_done_reg = 1'b0;
end

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U2450(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_197_p0),
    .din1(grp_fu_197_p1),
    .ce(grp_fu_197_ce),
    .dout(pre_grp_fu_197_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U2451(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_201_p0),
    .din1(grp_fu_201_p1),
    .ce(grp_fu_201_ce),
    .dout(pre_grp_fu_201_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U2452(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_205_p0),
    .din1(grp_fu_205_p1),
    .ce(grp_fu_205_ce),
    .dout(pre_grp_fu_205_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U2453(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_209_p0),
    .din1(grp_fu_209_p1),
    .ce(grp_fu_209_ce),
    .dout(pre_grp_fu_209_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U2454(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_213_p0),
    .din1(grp_fu_213_p1),
    .ce(grp_fu_213_ce),
    .dout(pre_grp_fu_213_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U2455(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_217_p0),
    .din1(grp_fu_217_p1),
    .ce(grp_fu_217_ce),
    .dout(pre_grp_fu_217_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U2456(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_221_p0),
    .din1(grp_fu_221_p1),
    .ce(grp_fu_221_ce),
    .dout(pre_grp_fu_221_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U2457(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_225_p0),
    .din1(grp_fu_225_p1),
    .ce(grp_fu_225_ce),
    .dout(pre_grp_fu_225_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U2458(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_229_p0),
    .din1(grp_fu_229_p1),
    .ce(grp_fu_229_ce),
    .dout(pre_grp_fu_229_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U2459(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_233_p0),
    .din1(grp_fu_233_p1),
    .ce(grp_fu_233_ce),
    .dout(pre_grp_fu_233_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U2460(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_237_p0),
    .din1(grp_fu_237_p1),
    .ce(grp_fu_237_ce),
    .dout(pre_grp_fu_237_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U2461(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_241_p0),
    .din1(grp_fu_241_p1),
    .ce(grp_fu_241_ce),
    .dout(pre_grp_fu_241_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U2462(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_245_p0),
    .din1(grp_fu_245_p1),
    .ce(grp_fu_245_ce),
    .dout(pre_grp_fu_245_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U2463(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_249_p0),
    .din1(grp_fu_249_p1),
    .ce(grp_fu_249_ce),
    .dout(pre_grp_fu_249_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U2464(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_253_p0),
    .din1(grp_fu_253_p1),
    .ce(grp_fu_253_ce),
    .dout(pre_grp_fu_253_p2)
);

Gemv_Test_hadd_16ns_16ns_16_3_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
hadd_16ns_16ns_16_3_no_dsp_1_U2465(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_257_p0),
    .din1(grp_fu_257_p1),
    .ce(grp_fu_257_ce),
    .dout(pre_grp_fu_257_p2)
);

Gemv_Test_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_197_ce <= 1'b1;
    end else begin
        grp_fu_197_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_201_ce <= 1'b1;
    end else begin
        grp_fu_201_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_205_ce <= 1'b1;
    end else begin
        grp_fu_205_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_209_ce <= 1'b1;
    end else begin
        grp_fu_209_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_213_ce <= 1'b1;
    end else begin
        grp_fu_213_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_217_ce <= 1'b1;
    end else begin
        grp_fu_217_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_221_ce <= 1'b1;
    end else begin
        grp_fu_221_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_225_ce <= 1'b1;
    end else begin
        grp_fu_225_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_229_ce <= 1'b1;
    end else begin
        grp_fu_229_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_233_ce <= 1'b1;
    end else begin
        grp_fu_233_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_237_ce <= 1'b1;
    end else begin
        grp_fu_237_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_241_ce <= 1'b1;
    end else begin
        grp_fu_241_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_245_ce <= 1'b1;
    end else begin
        grp_fu_245_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_249_ce <= 1'b1;
    end else begin
        grp_fu_249_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_253_ce <= 1'b1;
    end else begin
        grp_fu_253_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        grp_fu_257_ce <= 1'b1;
    end else begin
        grp_fu_257_ce <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln124_fu_273_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            iter_fu_174 <= add_ln124_fu_279_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            iter_fu_174 <= 22'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_197_p0 <= bitcast_ln127_fu_606_p1;
        grp_fu_197_p1 <= bitcast_ln127_1_fu_610_p1;
        grp_fu_201_p0 <= bitcast_ln127_2_fu_614_p1;
        grp_fu_201_p1 <= bitcast_ln127_3_fu_618_p1;
        grp_fu_205_p0 <= bitcast_ln127_4_fu_622_p1;
        grp_fu_205_p1 <= bitcast_ln127_5_fu_626_p1;
        grp_fu_209_p0 <= bitcast_ln127_6_fu_630_p1;
        grp_fu_209_p1 <= bitcast_ln127_7_fu_634_p1;
        grp_fu_213_p0 <= bitcast_ln127_8_fu_638_p1;
        grp_fu_213_p1 <= bitcast_ln127_9_fu_642_p1;
        grp_fu_217_p0 <= bitcast_ln127_10_fu_646_p1;
        grp_fu_217_p1 <= bitcast_ln127_11_fu_650_p1;
        grp_fu_221_p0 <= bitcast_ln127_12_fu_654_p1;
        grp_fu_221_p1 <= bitcast_ln127_13_fu_658_p1;
        grp_fu_225_p0 <= bitcast_ln127_14_fu_662_p1;
        grp_fu_225_p1 <= bitcast_ln127_15_fu_666_p1;
        grp_fu_229_p0 <= bitcast_ln127_16_fu_670_p1;
        grp_fu_229_p1 <= bitcast_ln127_17_fu_674_p1;
        grp_fu_233_p0 <= bitcast_ln127_18_fu_678_p1;
        grp_fu_233_p1 <= bitcast_ln127_19_fu_682_p1;
        grp_fu_237_p0 <= bitcast_ln127_20_fu_686_p1;
        grp_fu_237_p1 <= bitcast_ln127_21_fu_690_p1;
        grp_fu_241_p0 <= bitcast_ln127_22_fu_694_p1;
        grp_fu_241_p1 <= bitcast_ln127_23_fu_698_p1;
        grp_fu_245_p0 <= bitcast_ln127_24_fu_702_p1;
        grp_fu_245_p1 <= bitcast_ln127_25_fu_706_p1;
        grp_fu_249_p0 <= bitcast_ln127_26_fu_710_p1;
        grp_fu_249_p1 <= bitcast_ln127_27_fu_714_p1;
        grp_fu_253_p0 <= bitcast_ln127_28_fu_718_p1;
        grp_fu_253_p1 <= bitcast_ln127_29_fu_722_p1;
        grp_fu_257_p0 <= bitcast_ln127_30_fu_726_p1;
        grp_fu_257_p1 <= bitcast_ln127_31_fu_730_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_197_ce == 1'b1)) begin
        pre_grp_fu_197_p2_reg <= pre_grp_fu_197_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_201_ce == 1'b1)) begin
        pre_grp_fu_201_p2_reg <= pre_grp_fu_201_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_205_ce == 1'b1)) begin
        pre_grp_fu_205_p2_reg <= pre_grp_fu_205_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_209_ce == 1'b1)) begin
        pre_grp_fu_209_p2_reg <= pre_grp_fu_209_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_213_ce == 1'b1)) begin
        pre_grp_fu_213_p2_reg <= pre_grp_fu_213_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_217_ce == 1'b1)) begin
        pre_grp_fu_217_p2_reg <= pre_grp_fu_217_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_221_ce == 1'b1)) begin
        pre_grp_fu_221_p2_reg <= pre_grp_fu_221_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_225_ce == 1'b1)) begin
        pre_grp_fu_225_p2_reg <= pre_grp_fu_225_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_229_ce == 1'b1)) begin
        pre_grp_fu_229_p2_reg <= pre_grp_fu_229_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_233_ce == 1'b1)) begin
        pre_grp_fu_233_p2_reg <= pre_grp_fu_233_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_237_ce == 1'b1)) begin
        pre_grp_fu_237_p2_reg <= pre_grp_fu_237_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_241_ce == 1'b1)) begin
        pre_grp_fu_241_p2_reg <= pre_grp_fu_241_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_245_ce == 1'b1)) begin
        pre_grp_fu_245_p2_reg <= pre_grp_fu_245_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_249_ce == 1'b1)) begin
        pre_grp_fu_249_p2_reg <= pre_grp_fu_249_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_253_ce == 1'b1)) begin
        pre_grp_fu_253_p2_reg <= pre_grp_fu_253_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((grp_fu_257_ce == 1'b1)) begin
        pre_grp_fu_257_p2_reg <= pre_grp_fu_257_p2;
    end
end

always @ (*) begin
    if (((icmp_ln124_fu_273_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter3_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_iter_load = 22'd0;
    end else begin
        ap_sig_allocacmp_iter_load = iter_fu_174;
    end
end

always @ (*) begin
    if ((grp_fu_197_ce == 1'b1)) begin
        grp_fu_197_p2 = pre_grp_fu_197_p2;
    end else begin
        grp_fu_197_p2 = pre_grp_fu_197_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_201_ce == 1'b1)) begin
        grp_fu_201_p2 = pre_grp_fu_201_p2;
    end else begin
        grp_fu_201_p2 = pre_grp_fu_201_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_205_ce == 1'b1)) begin
        grp_fu_205_p2 = pre_grp_fu_205_p2;
    end else begin
        grp_fu_205_p2 = pre_grp_fu_205_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_209_ce == 1'b1)) begin
        grp_fu_209_p2 = pre_grp_fu_209_p2;
    end else begin
        grp_fu_209_p2 = pre_grp_fu_209_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_213_ce == 1'b1)) begin
        grp_fu_213_p2 = pre_grp_fu_213_p2;
    end else begin
        grp_fu_213_p2 = pre_grp_fu_213_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_217_ce == 1'b1)) begin
        grp_fu_217_p2 = pre_grp_fu_217_p2;
    end else begin
        grp_fu_217_p2 = pre_grp_fu_217_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_221_ce == 1'b1)) begin
        grp_fu_221_p2 = pre_grp_fu_221_p2;
    end else begin
        grp_fu_221_p2 = pre_grp_fu_221_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_225_ce == 1'b1)) begin
        grp_fu_225_p2 = pre_grp_fu_225_p2;
    end else begin
        grp_fu_225_p2 = pre_grp_fu_225_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_229_ce == 1'b1)) begin
        grp_fu_229_p2 = pre_grp_fu_229_p2;
    end else begin
        grp_fu_229_p2 = pre_grp_fu_229_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_233_ce == 1'b1)) begin
        grp_fu_233_p2 = pre_grp_fu_233_p2;
    end else begin
        grp_fu_233_p2 = pre_grp_fu_233_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_237_ce == 1'b1)) begin
        grp_fu_237_p2 = pre_grp_fu_237_p2;
    end else begin
        grp_fu_237_p2 = pre_grp_fu_237_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_241_ce == 1'b1)) begin
        grp_fu_241_p2 = pre_grp_fu_241_p2;
    end else begin
        grp_fu_241_p2 = pre_grp_fu_241_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_245_ce == 1'b1)) begin
        grp_fu_245_p2 = pre_grp_fu_245_p2;
    end else begin
        grp_fu_245_p2 = pre_grp_fu_245_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_249_ce == 1'b1)) begin
        grp_fu_249_p2 = pre_grp_fu_249_p2;
    end else begin
        grp_fu_249_p2 = pre_grp_fu_249_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_253_ce == 1'b1)) begin
        grp_fu_253_p2 = pre_grp_fu_253_p2;
    end else begin
        grp_fu_253_p2 = pre_grp_fu_253_p2_reg;
    end
end

always @ (*) begin
    if ((grp_fu_257_ce == 1'b1)) begin
        grp_fu_257_p2 = pre_grp_fu_257_p2;
    end else begin
        grp_fu_257_p2 = pre_grp_fu_257_p2_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        pass_16_i_blk_n = pass_16_i_full_n;
    end else begin
        pass_16_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        pass_16_i_write_local = 1'b1;
    end else begin
        pass_16_i_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pass_32_i_blk_n = pass_32_i_empty_n;
    end else begin
        pass_32_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pass_32_i_read_local = 1'b1;
    end else begin
        pass_32_i_read_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln124_fu_279_p2 = (ap_sig_allocacmp_iter_load + 22'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (pass_32_i_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = (pass_16_i_full_n == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign bitcast_ln127_10_fu_646_p1 = trunc_ln127_9_fu_386_p4;

assign bitcast_ln127_11_fu_650_p1 = trunc_ln127_10_fu_396_p4;

assign bitcast_ln127_12_fu_654_p1 = trunc_ln127_11_fu_406_p4;

assign bitcast_ln127_13_fu_658_p1 = trunc_ln127_12_fu_416_p4;

assign bitcast_ln127_14_fu_662_p1 = trunc_ln127_13_fu_426_p4;

assign bitcast_ln127_15_fu_666_p1 = trunc_ln127_14_fu_436_p4;

assign bitcast_ln127_16_fu_670_p1 = trunc_ln127_15_fu_446_p4;

assign bitcast_ln127_17_fu_674_p1 = trunc_ln127_16_fu_456_p4;

assign bitcast_ln127_18_fu_678_p1 = trunc_ln127_17_fu_466_p4;

assign bitcast_ln127_19_fu_682_p1 = trunc_ln127_18_fu_476_p4;

assign bitcast_ln127_1_fu_610_p1 = trunc_ln127_s_fu_296_p4;

assign bitcast_ln127_20_fu_686_p1 = trunc_ln127_19_fu_486_p4;

assign bitcast_ln127_21_fu_690_p1 = trunc_ln127_20_fu_496_p4;

assign bitcast_ln127_22_fu_694_p1 = trunc_ln127_21_fu_506_p4;

assign bitcast_ln127_23_fu_698_p1 = trunc_ln127_22_fu_516_p4;

assign bitcast_ln127_24_fu_702_p1 = trunc_ln127_23_fu_526_p4;

assign bitcast_ln127_25_fu_706_p1 = trunc_ln127_24_fu_536_p4;

assign bitcast_ln127_26_fu_710_p1 = trunc_ln127_25_fu_546_p4;

assign bitcast_ln127_27_fu_714_p1 = trunc_ln127_26_fu_556_p4;

assign bitcast_ln127_28_fu_718_p1 = trunc_ln127_27_fu_566_p4;

assign bitcast_ln127_29_fu_722_p1 = trunc_ln127_28_fu_576_p4;

assign bitcast_ln127_2_fu_614_p1 = trunc_ln127_1_fu_306_p4;

assign bitcast_ln127_30_fu_726_p1 = trunc_ln127_29_fu_586_p4;

assign bitcast_ln127_31_fu_730_p1 = trunc_ln127_30_fu_596_p4;

assign bitcast_ln127_3_fu_618_p1 = trunc_ln127_2_fu_316_p4;

assign bitcast_ln127_4_fu_622_p1 = trunc_ln127_3_fu_326_p4;

assign bitcast_ln127_5_fu_626_p1 = trunc_ln127_4_fu_336_p4;

assign bitcast_ln127_6_fu_630_p1 = trunc_ln127_5_fu_346_p4;

assign bitcast_ln127_7_fu_634_p1 = trunc_ln127_6_fu_356_p4;

assign bitcast_ln127_8_fu_638_p1 = trunc_ln127_7_fu_366_p4;

assign bitcast_ln127_9_fu_642_p1 = trunc_ln127_8_fu_376_p4;

assign bitcast_ln127_fu_606_p1 = trunc_ln127_fu_292_p1;

assign bitcast_ln133_10_fu_902_p1 = grp_fu_237_p2;

assign bitcast_ln133_11_fu_906_p1 = grp_fu_241_p2;

assign bitcast_ln133_12_fu_910_p1 = grp_fu_245_p2;

assign bitcast_ln133_13_fu_914_p1 = grp_fu_249_p2;

assign bitcast_ln133_14_fu_918_p1 = grp_fu_253_p2;

assign bitcast_ln133_15_fu_922_p1 = grp_fu_257_p2;

assign bitcast_ln133_1_fu_866_p1 = grp_fu_201_p2;

assign bitcast_ln133_2_fu_870_p1 = grp_fu_205_p2;

assign bitcast_ln133_3_fu_874_p1 = grp_fu_209_p2;

assign bitcast_ln133_4_fu_878_p1 = grp_fu_213_p2;

assign bitcast_ln133_5_fu_882_p1 = grp_fu_217_p2;

assign bitcast_ln133_6_fu_886_p1 = grp_fu_221_p2;

assign bitcast_ln133_7_fu_890_p1 = grp_fu_225_p2;

assign bitcast_ln133_8_fu_894_p1 = grp_fu_229_p2;

assign bitcast_ln133_9_fu_898_p1 = grp_fu_233_p2;

assign bitcast_ln133_fu_862_p1 = grp_fu_197_p2;

assign icmp_ln124_fu_273_p2 = (($signed(iter_cast_fu_269_p1) < $signed(select_ln59)) ? 1'b1 : 1'b0);

assign iter_cast_fu_269_p1 = ap_sig_allocacmp_iter_load;

assign or_ln133_s_fu_926_p17 = {{{{{{{{{{{{{{{{bitcast_ln133_15_fu_922_p1}, {bitcast_ln133_14_fu_918_p1}}, {bitcast_ln133_13_fu_914_p1}}, {bitcast_ln133_12_fu_910_p1}}, {bitcast_ln133_11_fu_906_p1}}, {bitcast_ln133_10_fu_902_p1}}, {bitcast_ln133_9_fu_898_p1}}, {bitcast_ln133_8_fu_894_p1}}, {bitcast_ln133_7_fu_890_p1}}, {bitcast_ln133_6_fu_886_p1}}, {bitcast_ln133_5_fu_882_p1}}, {bitcast_ln133_4_fu_878_p1}}, {bitcast_ln133_3_fu_874_p1}}, {bitcast_ln133_2_fu_870_p1}}, {bitcast_ln133_1_fu_866_p1}}, {bitcast_ln133_fu_862_p1}};

assign pass_16_i_din = or_ln133_s_fu_926_p17;

assign pass_16_i_write = pass_16_i_write_local;

assign pass_32_i_read = pass_32_i_read_local;

assign trunc_ln127_10_fu_396_p4 = {{pass_32_i_dout[191:176]}};

assign trunc_ln127_11_fu_406_p4 = {{pass_32_i_dout[207:192]}};

assign trunc_ln127_12_fu_416_p4 = {{pass_32_i_dout[223:208]}};

assign trunc_ln127_13_fu_426_p4 = {{pass_32_i_dout[239:224]}};

assign trunc_ln127_14_fu_436_p4 = {{pass_32_i_dout[255:240]}};

assign trunc_ln127_15_fu_446_p4 = {{pass_32_i_dout[271:256]}};

assign trunc_ln127_16_fu_456_p4 = {{pass_32_i_dout[287:272]}};

assign trunc_ln127_17_fu_466_p4 = {{pass_32_i_dout[303:288]}};

assign trunc_ln127_18_fu_476_p4 = {{pass_32_i_dout[319:304]}};

assign trunc_ln127_19_fu_486_p4 = {{pass_32_i_dout[335:320]}};

assign trunc_ln127_1_fu_306_p4 = {{pass_32_i_dout[47:32]}};

assign trunc_ln127_20_fu_496_p4 = {{pass_32_i_dout[351:336]}};

assign trunc_ln127_21_fu_506_p4 = {{pass_32_i_dout[367:352]}};

assign trunc_ln127_22_fu_516_p4 = {{pass_32_i_dout[383:368]}};

assign trunc_ln127_23_fu_526_p4 = {{pass_32_i_dout[399:384]}};

assign trunc_ln127_24_fu_536_p4 = {{pass_32_i_dout[415:400]}};

assign trunc_ln127_25_fu_546_p4 = {{pass_32_i_dout[431:416]}};

assign trunc_ln127_26_fu_556_p4 = {{pass_32_i_dout[447:432]}};

assign trunc_ln127_27_fu_566_p4 = {{pass_32_i_dout[463:448]}};

assign trunc_ln127_28_fu_576_p4 = {{pass_32_i_dout[479:464]}};

assign trunc_ln127_29_fu_586_p4 = {{pass_32_i_dout[495:480]}};

assign trunc_ln127_2_fu_316_p4 = {{pass_32_i_dout[63:48]}};

assign trunc_ln127_30_fu_596_p4 = {{pass_32_i_dout[511:496]}};

assign trunc_ln127_3_fu_326_p4 = {{pass_32_i_dout[79:64]}};

assign trunc_ln127_4_fu_336_p4 = {{pass_32_i_dout[95:80]}};

assign trunc_ln127_5_fu_346_p4 = {{pass_32_i_dout[111:96]}};

assign trunc_ln127_6_fu_356_p4 = {{pass_32_i_dout[127:112]}};

assign trunc_ln127_7_fu_366_p4 = {{pass_32_i_dout[143:128]}};

assign trunc_ln127_8_fu_376_p4 = {{pass_32_i_dout[159:144]}};

assign trunc_ln127_9_fu_386_p4 = {{pass_32_i_dout[175:160]}};

assign trunc_ln127_fu_292_p1 = pass_32_i_dout[15:0];

assign trunc_ln127_s_fu_296_p4 = {{pass_32_i_dout[31:16]}};

endmodule //Gemv_Test_Mul_Adder_Tree_128_Loop_adder_32_16_proc_Pipeline_adder_32_16
