Verilator Statistics Report

Information:
  Verilator 4.204 2021-06-12 rev v4.204
  Arguments: --cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=0 -Wno-STMTDLY -Wno-WIDTH -I/home/yuyake/oscpu/projects/backup/build --x-assign unique -O3 -CFLAGS -std=c++11 -static -Wall -I/home/yuyake/oscpu/libraries/difftest/src/test/csrc -I/home/yuyake/oscpu/libraries/difftest/src/test/csrc/common -I/home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1 -LDFLAGS -lpthread -lSDL2 -ldl -lz --trace --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 -o /home/yuyake/oscpu/projects/backup/build/emu -Mdir /home/yuyake/oscpu/projects/backup/build/emu-compile /home/yuyake/oscpu/projects/backup/build/SimTop.v ./src/test/vsrc/common/SimJTAG.v ./src/test/vsrc/common/ram.v ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/difftest.v ./src/test/vsrc/common/EICG_wrapper.v ./src/test/vsrc/common/ref.v /home/yuyake/oscpu/libraries/difftest/src/test/csrc/verilator/emu.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/verilator/main.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/verilator/snapshot.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/keyboard.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/ram.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/common.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/sdcard.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/uart.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/axi4.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/flash.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/vga.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/SimJTAG.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/device.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/compress.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/remote_bitbang.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/goldenmem.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/difftest.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/ref.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/interface.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/vcs/main.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/keyboard.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/ram.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/common.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/sdcard.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/uart.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/axi4.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/flash.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/vga.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/SimJTAG.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/device.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/compress.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/remote_bitbang.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/goldenmem.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/difftest.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/ref.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/interface.cpp

Global Statistics:

  Assertions, assert immediate statements                   0
  Assertions, assert non-immediate statements               0
  Assertions, cover statements                              0
  Assertions, full/parallel case                            0
  Optimizations, Cases complex                              0
  Optimizations, Cases parallelized                         0
  Optimizations, Clocker decomposed vectors                 0
  Optimizations, Clocker seen vectors                       0
  Optimizations, Combined CFuncs                            0
  Optimizations, Const bit op reduction                   588
  Optimizations, Const bit op reduction                     0
  Optimizations, Delayed shared-sets                       31
  Optimizations, Gate assign merged                         0
  Optimizations, Gate inputs replaced                    1401
  Optimizations, Gate sigs deduped                          0
  Optimizations, Gate sigs deleted                        571
  Optimizations, Inline unsupported                         0
  Optimizations, Inlined instances                         19
  Optimizations, Lifetime assign deletions                  1
  Optimizations, Lifetime constant prop                     0
  Optimizations, Lifetime postassign deletions             70
  Optimizations, MergeCond longest merge                    2
  Optimizations, MergeCond merged items                     2
  Optimizations, MergeCond merges                           1
  Optimizations, Prelim static constants extracted          0
  Optimizations, Prelim static constants reused             0
  Optimizations, Reloop iterations                          0
  Optimizations, Reloops                                    0
  Optimizations, Split always                              22
  Optimizations, Split always                               0
  Optimizations, Substituted temps                        117
  Optimizations, Tables created                             0
  Optimizations, Unrolled Iterations                        0
  Optimizations, Unrolled Loops                             0
  Optimizations, Vars localized                             4
  Optimizations, expand limited                             0
  Optimizations, expand wide words                        168
  Optimizations, expand wides                              56
  Optimizations, isolate_assignments blocks                 0
  SplitVar, Split packed variables                          0
  SplitVar, Split unpacked arrays                           0
  Tracing, Ignored signals                                  0
  Tracing, Traced signals                                 735
  Tracing, Unique changing signals                          0
  Tracing, Unique trace codes                             760
  Tracing, Unique traced signals                          445
  Tristate, Tristate resolved nets                          0
  Unknowns, variables created                               0
  Warnings, Suppressed ASSIGNDLY                            6
  Warnings, Suppressed DECLFILENAME                         3
  Warnings, Suppressed EOFNEWLINE                           8
  Warnings, Suppressed UNDRIVEN                            11
  Warnings, Suppressed UNUSED                              24
  Warnings, Suppressed WIDTH                               13

Performance Statistics:

  Stage, Elapsed time (sec), 001_cells               0.000000
  Stage, Elapsed time (sec), 002_linkparse           0.001455
  Stage, Elapsed time (sec), 003_linkdot             0.002404
  Stage, Elapsed time (sec), 004_linkresolve         0.000366
  Stage, Elapsed time (sec), 005_linklvalue          0.000174
  Stage, Elapsed time (sec), 006_link                0.000145
  Stage, Elapsed time (sec), 007_linkInc             0.000181
  Stage, Elapsed time (sec), 008_param               0.001023
  Stage, Elapsed time (sec), 009_paramlink           0.001112
  Stage, Elapsed time (sec), 010_deadModules         0.000303
  Stage, Elapsed time (sec), 011_width               0.001554
  Stage, Elapsed time (sec), 012_widthcommit         0.000711
  Stage, Elapsed time (sec), 013_const               0.000202
  Stage, Elapsed time (sec), 014_assertpre           0.001331
  Stage, Elapsed time (sec), 015_assert              0.000177
  Stage, Elapsed time (sec), 016_wraptop             0.000404
  Stage, Elapsed time (sec), 017_const               0.000613
  Stage, Elapsed time (sec), 018_split_var           0.000562
  Stage, Elapsed time (sec), 019_split_var           0.000051
  Stage, Elapsed time (sec), 020_dearray             0.000126
  Stage, Elapsed time (sec), 021_linkdot             0.001387
  Stage, Elapsed time (sec), 022_begin               0.000177
  Stage, Elapsed time (sec), 023_tristate            0.000558
  Stage, Elapsed time (sec), 024_unknown             0.000349
  Stage, Elapsed time (sec), 025_inline              0.004960
  Stage, Elapsed time (sec), 026_linkdot             0.001057
  Stage, Elapsed time (sec), 027_const               0.000266
  Stage, Elapsed time (sec), 028_deadDtypes          0.000216
  Stage, Elapsed time (sec), 029_inst                0.000047
  Stage, Elapsed time (sec), 030_const               0.000207
  Stage, Elapsed time (sec), 031_scope               0.002020
  Stage, Elapsed time (sec), 032_linkdot             0.000624
  Stage, Elapsed time (sec), 033_class               0.000065
  Stage, Elapsed time (sec), 034_const               0.000198
  Stage, Elapsed time (sec), 035_deadDtypesScoped    0.000415
  Stage, Elapsed time (sec), 036_case                0.000185
  Stage, Elapsed time (sec), 037_task                0.000700
  Stage, Elapsed time (sec), 038_name                0.000323
  Stage, Elapsed time (sec), 039_unroll              0.000141
  Stage, Elapsed time (sec), 040_slice               0.000189
  Stage, Elapsed time (sec), 041_const               0.000257
  Stage, Elapsed time (sec), 042_life                0.000151
  Stage, Elapsed time (sec), 043_table               0.000136
  Stage, Elapsed time (sec), 044_const               0.000256
  Stage, Elapsed time (sec), 045_deadDtypesScoped    0.000324
  Stage, Elapsed time (sec), 046_active              0.000470
  Stage, Elapsed time (sec), 047_split               0.000529
  Stage, Elapsed time (sec), 048_splitas             0.000270
  Stage, Elapsed time (sec), 049_tracedecl           0.001584
  Stage, Elapsed time (sec), 050_gate                0.004819
  Stage, Elapsed time (sec), 051_const               0.000527
  Stage, Elapsed time (sec), 052_deadAllScoped       0.000446
  Stage, Elapsed time (sec), 053_reorder             0.000265
  Stage, Elapsed time (sec), 054_delayed             0.000490
  Stage, Elapsed time (sec), 055_activetop           0.000733
  Stage, Elapsed time (sec), 056_order               0.004417
  Stage, Elapsed time (sec), 057_genclk              0.000764
  Stage, Elapsed time (sec), 058_clock               0.000489
  Stage, Elapsed time (sec), 059_const               0.000926
  Stage, Elapsed time (sec), 060_life                0.000675
  Stage, Elapsed time (sec), 061_life_post           0.000689
  Stage, Elapsed time (sec), 062_const               0.000542
  Stage, Elapsed time (sec), 063_deadAllScoped       0.000476
  Stage, Elapsed time (sec), 064_changed             0.000103
  Stage, Elapsed time (sec), 065_trace               0.003028
  Stage, Elapsed time (sec), 066_descope             0.001766
  Stage, Elapsed time (sec), 067_localize            0.000737
  Stage, Elapsed time (sec), 068_combine             0.000744
  Stage, Elapsed time (sec), 069_const               0.000540
  Stage, Elapsed time (sec), 070_deadAll             0.000442
  Stage, Elapsed time (sec), 071_clean               0.001184
  Stage, Elapsed time (sec), 072_premit              0.000681
  Stage, Elapsed time (sec), 073_expand              0.001882
  Stage, Elapsed time (sec), 074_const_cpp           0.003444
  Stage, Elapsed time (sec), 075_subst               0.000872
  Stage, Elapsed time (sec), 076_const_cpp           0.001278
  Stage, Elapsed time (sec), 077_deadAll             0.000784
  Stage, Elapsed time (sec), 078_merge_cond          0.000173
  Stage, Elapsed time (sec), 079_reloop              0.000160
  Stage, Elapsed time (sec), 080_depth               0.000715
  Stage, Elapsed time (sec), 081_cast                0.001576
  Stage, Elapsed time (sec), 082_cuse                0.000773
  Stage, Memory (MB), 001_cells                     20.746094
  Stage, Memory (MB), 002_linkparse                 20.746094
  Stage, Memory (MB), 003_linkdot                   21.746094
  Stage, Memory (MB), 004_linkresolve               21.746094
  Stage, Memory (MB), 005_linklvalue                21.746094
  Stage, Memory (MB), 006_link                      21.746094
  Stage, Memory (MB), 007_linkInc                   21.746094
  Stage, Memory (MB), 008_param                     22.382812
  Stage, Memory (MB), 009_paramlink                 22.382812
  Stage, Memory (MB), 010_deadModules               22.382812
  Stage, Memory (MB), 011_width                     22.382812
  Stage, Memory (MB), 012_widthcommit               22.382812
  Stage, Memory (MB), 013_const                     22.382812
  Stage, Memory (MB), 014_assertpre                 22.382812
  Stage, Memory (MB), 015_assert                    22.382812
  Stage, Memory (MB), 016_wraptop                   22.382812
  Stage, Memory (MB), 017_const                     22.382812
  Stage, Memory (MB), 018_split_var                 22.382812
  Stage, Memory (MB), 019_split_var                 22.382812
  Stage, Memory (MB), 020_dearray                   22.382812
  Stage, Memory (MB), 021_linkdot                   22.382812
  Stage, Memory (MB), 022_begin                     22.382812
  Stage, Memory (MB), 023_tristate                  22.382812
  Stage, Memory (MB), 024_unknown                   22.382812
  Stage, Memory (MB), 025_inline                    25.382812
  Stage, Memory (MB), 026_linkdot                   25.382812
  Stage, Memory (MB), 027_const                     25.382812
  Stage, Memory (MB), 028_deadDtypes                25.382812
  Stage, Memory (MB), 029_inst                      25.382812
  Stage, Memory (MB), 030_const                     25.382812
  Stage, Memory (MB), 031_scope                     25.382812
  Stage, Memory (MB), 032_linkdot                   25.382812
  Stage, Memory (MB), 033_class                     25.382812
  Stage, Memory (MB), 034_const                     25.382812
  Stage, Memory (MB), 035_deadDtypesScoped          25.382812
  Stage, Memory (MB), 036_case                      25.382812
  Stage, Memory (MB), 037_task                      25.382812
  Stage, Memory (MB), 038_name                      25.382812
  Stage, Memory (MB), 039_unroll                    25.382812
  Stage, Memory (MB), 040_slice                     25.382812
  Stage, Memory (MB), 041_const                     25.382812
  Stage, Memory (MB), 042_life                      25.382812
  Stage, Memory (MB), 043_table                     25.382812
  Stage, Memory (MB), 044_const                     25.382812
  Stage, Memory (MB), 045_deadDtypesScoped          25.382812
  Stage, Memory (MB), 046_active                    25.382812
  Stage, Memory (MB), 047_split                     25.382812
  Stage, Memory (MB), 048_splitas                   25.382812
  Stage, Memory (MB), 049_tracedecl                 25.382812
  Stage, Memory (MB), 050_gate                      26.382812
  Stage, Memory (MB), 051_const                     26.382812
  Stage, Memory (MB), 052_deadAllScoped             26.382812
  Stage, Memory (MB), 053_reorder                   26.382812
  Stage, Memory (MB), 054_delayed                   26.382812
  Stage, Memory (MB), 055_activetop                 26.382812
  Stage, Memory (MB), 056_order                     26.382812
  Stage, Memory (MB), 057_genclk                    26.382812
  Stage, Memory (MB), 058_clock                     26.382812
  Stage, Memory (MB), 059_const                     26.382812
  Stage, Memory (MB), 060_life                      26.382812
  Stage, Memory (MB), 061_life_post                 26.382812
  Stage, Memory (MB), 062_const                     26.382812
  Stage, Memory (MB), 063_deadAllScoped             26.382812
  Stage, Memory (MB), 064_changed                   26.382812
  Stage, Memory (MB), 065_trace                     27.382812
  Stage, Memory (MB), 066_descope                   27.382812
  Stage, Memory (MB), 067_localize                  27.382812
  Stage, Memory (MB), 068_combine                   27.382812
  Stage, Memory (MB), 069_const                     27.382812
  Stage, Memory (MB), 070_deadAll                   27.382812
  Stage, Memory (MB), 071_clean                     27.382812
  Stage, Memory (MB), 072_premit                    27.382812
  Stage, Memory (MB), 073_expand                    28.382812
  Stage, Memory (MB), 074_const_cpp                 28.382812
  Stage, Memory (MB), 075_subst                     28.382812
  Stage, Memory (MB), 076_const_cpp                 28.382812
  Stage, Memory (MB), 077_deadAll                   28.382812
  Stage, Memory (MB), 078_merge_cond                28.382812
  Stage, Memory (MB), 079_reloop                    28.382812
  Stage, Memory (MB), 080_depth                     28.382812
  Stage, Memory (MB), 081_cast                      28.382812
  Stage, Memory (MB), 082_cuse                      28.382812

Stage Statistics:
  Stat                                                           Link       PreOrder   Scoped     Final      Final_Fast
  --------                                                       -------    -------    -------    -------    -------  

  Branch prediction,                                                  50         79         81         81         78
  Branch prediction, VL_UNLIKELY                                                             3          7

  Instruction count, TOTAL                                          9221     112556     126343     125423       8216
  Instruction count, fast critical                                     0      17040      36046      35529       8162

  Node count, ACTIVE                                                             75
  Node count, ADD                                                      9         15         13         13          7
  Node count, ALWAYS                                                  35         82
  Node count, ALWAYSPOST                                                          1
  Node count, AND                                                    273        673        743       2103        691
  Node count, ARG                                                    227
  Node count, ARRAYSEL                                                          359        406        406        198
  Node count, ASSIGN                                                   4         50         60        171         85
  Node count, ASSIGNDLY                                              130         85         85         87         72
  Node count, ASSIGNPOST                                                         70
  Node count, ASSIGNPRE                                                          72          2          2          2
  Node count, ASSIGNW                                                407        384        381        324        162
  Node count, ATTROF                                                 383
  Node count, BASICDTYPE                                            1150         57         58         78
  Node count, BEGIN                                                   88
  Node count, CCALL                                                              11         17         17         10
  Node count, CCAST                                                                                  2737        944
  Node count, CELL                                                    18          1          1          1
  Node count, CFILE                                                                                    12
  Node count, CFUNC                                                              36         51         54         10
  Node count, CHANGEDET                                                                      1          1
  Node count, CMATH                                                              10         10         10          2
  Node count, CONCAT                                                 224        438        449
  Node count, COND                                                    26         62         62         68         31
  Node count, CONST                                                 1904       4664       5118       4222       1525
  Node count, CRESET                                                                                  205
  Node count, CRETURN                                                                        1          1
  Node count, CSTMT                                                             455        462        468        230
  Node count, CUSE                                                                                      3
  Node count, EQ                                                     104        691        807        677        192
  Node count, EXTEND                                                             43         44
  Node count, FUNC                                                     4
  Node count, FUNCREF                                                  6
  Node count, IF                                                      50         79         84         88         78
  Node count, LOGAND                                                  47
  Node count, LOGNOT                                                   6
  Node count, LOGOR                                                   10
  Node count, MODULE                                                  30          1          1          1
  Node count, NEGATE                                                                                  350        118
  Node count, NEQ                                                      2          6          6        107         34
  Node count, NETLIST                                                  1          1          1          1
  Node count, NOT                                                     33         91         99        105         41
  Node count, OR                                                     266        635        694       1117        436
  Node count, PACKAGE                                                  1          1          1          1
  Node count, PARSEREF                                               194
  Node count, PIN                                                    276
  Node count, PORT                                                   141
  Node count, RAND                                                     1
  Node count, RANGE                                                  495          3          4          4
  Node count, REDOR                                                   16         73         80
  Node count, REPLICATE                                              185        320        334
  Node count, SCOPE                                                               2          2          2
  Node count, SEL                                                              1507       1672
  Node count, SELBIT                                                 334
  Node count, SELEXTRACT                                              50
  Node count, SENITEM                                                 34          4
  Node count, SENTREE                                                 34          4
  Node count, SHIFTL                                                   2          6          5        512        234
  Node count, SHIFTR                                                   5          9          9        768        235
  Node count, SUB                                                      5          5          5          5          3
  Node count, TASK                                                    13
  Node count, TASKREF                                                 13
  Node count, TEXT                                                              465        472        478        232
  Node count, TOPSCOPE                                                            1          1          1
  Node count, TRACEDECL                                                         735        735        735
  Node count, TRACEINC                                                                     871        871
  Node count, TYPETABLE                                                1          1          1          1
  Node count, UNPACKARRAYDTYPE                                         3          3          4          4
  Node count, VAR                                                   1102        722        654        672        121
  Node count, VARREF                                                2607       3963       4034       4250       1425
  Node count, VARSCOPE                                                          502        434
  Node count, WORDSEL                                                                                  90         27
  Node count, XOR                                                      1          2          2          2          1

  Node pairs, ACTIVE_ALWAYS                                                       1
  Node pairs, ACTIVE_ALWAYSPOST                                                   1
  Node pairs, ACTIVE_ASSIGNPRE                                                   70
  Node pairs, ACTIVE_ASSIGNW                                                      2
  Node pairs, ADD_ADD                                                  1          2          2
  Node pairs, ADD_AND                                                             4          4
  Node pairs, ADD_COND                                                 2          9          7          5          2
  Node pairs, ADD_CONST                                                4          4          4          4          3
  Node pairs, ADD_VARREF                                              11         11          9         17          9
  Node pairs, ALWAYSPOST_IF                                                       1
  Node pairs, ALWAYS_ASSIGNDLY                                                   12
  Node pairs, ALWAYS_BEGIN                                            35
  Node pairs, ALWAYS_CCALL                                                        9
  Node pairs, ALWAYS_IF                                                          61
  Node pairs, ALWAYS_SENTREE                                          34
  Node pairs, AND_ADD                                                  2
  Node pairs, AND_AND                                                 16         79         95        133         43
  Node pairs, AND_CCAST                                                                               544        170
  Node pairs, AND_CMATH                                                                                 6
  Node pairs, AND_CONCAT                                                         51         54
  Node pairs, AND_COND                                                 6         14         16         24          8
  Node pairs, AND_CONST                                               18         61         61       1539        510
  Node pairs, AND_EQ                                                   2        393        434        158         31
  Node pairs, AND_EXTEND                                                         12         11
  Node pairs, AND_NEGATE                                                                              260         89
  Node pairs, AND_NEQ                                                             6          6         44         14
  Node pairs, AND_NOT                                                 18         54         59         85         34
  Node pairs, AND_OR                                                  13         55         57         97         37
  Node pairs, AND_REDOR                                                1         30         38
  Node pairs, AND_REPLICATE                                          133        233        232
  Node pairs, AND_SEL                                                           119        138
  Node pairs, AND_SELBIT                                               3
  Node pairs, AND_SELEXTRACT                                           5
  Node pairs, AND_SHIFTL                                                                              406        185
  Node pairs, AND_SHIFTR                                                                              413         81
  Node pairs, AND_VARREF                                             329        239        285        493        178
  Node pairs, AND_WORDSEL                                                                               4          2
  Node pairs, ARG_LOGAND                                               1
  Node pairs, ARG_PARSEREF                                           116
  Node pairs, ARG_REPLICATE                                            4
  Node pairs, ARG_SHIFTR                                               1
  Node pairs, ARG_VARREF                                             105
  Node pairs, ARRAYSEL_CONST                                                    354        401        401        195
  Node pairs, ARRAYSEL_VARREF                                                   364        411        411        201
  Node pairs, ASSIGNDLY_ADD                                            3
  Node pairs, ASSIGNDLY_AND                                            9         18         18         19         19
  Node pairs, ASSIGNDLY_CONCAT                                                    2          2
  Node pairs, ASSIGNDLY_COND                                                      7          7          5          5
  Node pairs, ASSIGNDLY_CONST                                         48         11         11         13          1
  Node pairs, ASSIGNDLY_EQ                                             1          1          1          1          1
  Node pairs, ASSIGNDLY_EXTEND                                                    1          1
  Node pairs, ASSIGNDLY_FUNCREF                                        2
  Node pairs, ASSIGNDLY_OR                                             1          6          6          9          9
  Node pairs, ASSIGNDLY_PARSEREF                                      10
  Node pairs, ASSIGNDLY_REPLICATE                                      2
  Node pairs, ASSIGNDLY_SEL                                                       1          1
  Node pairs, ASSIGNDLY_SELBIT                                        33
  Node pairs, ASSIGNDLY_SUB                                            1
  Node pairs, ASSIGNDLY_VARREF                                       150        123        123        127        109
  Node pairs, ASSIGNPOST_VARREF                                                 140
  Node pairs, ASSIGNPRE_CONST                                                     2          2          2          2
  Node pairs, ASSIGNPRE_VARREF                                                  142          2          2          2
  Node pairs, ASSIGNW_ADD                                              2          2          2
  Node pairs, ASSIGNW_AND                                            112        146        146         57         29
  Node pairs, ASSIGNW_ARRAYSEL                                                  256        256        256        128
  Node pairs, ASSIGNW_CCAST                                                                            98         49
  Node pairs, ASSIGNW_CONCAT                                                     34         34
  Node pairs, ASSIGNW_COND                                            10         12         12         14          7
  Node pairs, ASSIGNW_CONST                                            9          2          1
  Node pairs, ASSIGNW_EQ                                              62
  Node pairs, ASSIGNW_EXTEND                                                      2          2
  Node pairs, ASSIGNW_FUNCREF                                          3
  Node pairs, ASSIGNW_LOGAND                                          13
  Node pairs, ASSIGNW_LOGOR                                            3
  Node pairs, ASSIGNW_NOT                                              5
  Node pairs, ASSIGNW_OR                                              53         46         45         19          9
  Node pairs, ASSIGNW_PARSEREF                                        13
  Node pairs, ASSIGNW_RAND                                             1
  Node pairs, ASSIGNW_REDOR                                            2
  Node pairs, ASSIGNW_REPLICATE                                       16
  Node pairs, ASSIGNW_SEL                                                        58         56
  Node pairs, ASSIGNW_SELBIT                                          92
  Node pairs, ASSIGNW_SELEXTRACT                                      14
  Node pairs, ASSIGNW_SHIFTL                                           2          2          2          2          1
  Node pairs, ASSIGNW_SHIFTR                                           2          4          4          4          2
  Node pairs, ASSIGNW_VARREF                                         399        202        200        196         98
  Node pairs, ASSIGNW_XOR                                              1          2          2          2          1
  Node pairs, ASSIGN_ADD                                                                                4          2
  Node pairs, ASSIGN_AND                                                                               36          8
  Node pairs, ASSIGN_ARRAYSEL                                                    33         41         41         35
  Node pairs, ASSIGN_CCAST                                                                              8          2
  Node pairs, ASSIGN_CMATH                                                        6          6          4          2
  Node pairs, ASSIGN_COND                                                                               4          1
  Node pairs, ASSIGN_CONST                                             1         34         42         50         37
  Node pairs, ASSIGN_FUNCREF                                           1
  Node pairs, ASSIGN_LOGNOT                                            1
  Node pairs, ASSIGN_LOGOR                                             1
  Node pairs, ASSIGN_OR                                                                                53         26
  Node pairs, ASSIGN_PARSEREF                                          4
  Node pairs, ASSIGN_SEL                                                          4          4
  Node pairs, ASSIGN_VARREF                                                      23         27         84         40
  Node pairs, ASSIGN_WORDSEL                                                                           58         17
  Node pairs, ATTROF_VARREF                                          383
  Node pairs, BASICDTYPE_RANGE                                       492
  Node pairs, BEGIN_ASSIGN                                             3
  Node pairs, BEGIN_ASSIGNDLY                                         44
  Node pairs, BEGIN_IF                                                28
  Node pairs, BEGIN_TASKREF                                           13
  Node pairs, CCALL_CONST                                                         7          7          7          6
  Node pairs, CCALL_SHIFTR                                                        1          1          1          1
  Node pairs, CCALL_VARREF                                                        2          2          2          1
  Node pairs, CCAST_AND                                                                               241         81
  Node pairs, CCAST_ARRAYSEL                                                                            3          1
  Node pairs, CCAST_CCAST                                                                             409        143
  Node pairs, CCAST_COND                                                                                3          1
  Node pairs, CCAST_EQ                                                                                179         78
  Node pairs, CCAST_NEGATE                                                                             34          8
  Node pairs, CCAST_NEQ                                                                                49         15
  Node pairs, CCAST_OR                                                                                 26          8
  Node pairs, CCAST_SHIFTR                                                                            338        147
  Node pairs, CCAST_VARREF                                                                           1451        460
  Node pairs, CCAST_WORDSEL                                                                             4          2
  Node pairs, CELL_PIN                                                18
  Node pairs, CFUNC_ASSIGN                                                                   2          3          1
  Node pairs, CFUNC_ASSIGNPRE                                                                1          1          1
  Node pairs, CFUNC_ASSIGNW                                                                  2          1          1
  Node pairs, CFUNC_CCALL                                                         1          4          4
  Node pairs, CFUNC_CHANGEDET                                                                1          1
  Node pairs, CFUNC_CRETURN                                                                  1          1
  Node pairs, CFUNC_CSTMT                                                        17         21         23          8
  Node pairs, CFUNC_IF                                                                       2          3          1
  Node pairs, CFUNC_TRACEDECL                                                     1          1          1
  Node pairs, CFUNC_TRACEINC                                                                 1          1
  Node pairs, CFUNC_VAR                                                          34         34         38          9
  Node pairs, CMATH_TEXT                                                         10         10         10          2
  Node pairs, CONCAT_AND                                               5         25         29
  Node pairs, CONCAT_CONCAT                                          177        331        337
  Node pairs, CONCAT_COND                                              2          4          3
  Node pairs, CONCAT_CONST                                            50         34         37
  Node pairs, CONCAT_EQ                                                           4          4
  Node pairs, CONCAT_EXTEND                                                       6          6
  Node pairs, CONCAT_NOT                                                          6          6
  Node pairs, CONCAT_OR                                                2          4          4
  Node pairs, CONCAT_REDOR                                                        2          2
  Node pairs, CONCAT_REPLICATE                                        23         45         53
  Node pairs, CONCAT_SEL                                                        363        363
  Node pairs, CONCAT_SELBIT                                          132
  Node pairs, CONCAT_SELEXTRACT                                       17
  Node pairs, CONCAT_SHIFTR                                            2
  Node pairs, CONCAT_VARREF                                           38         52         54
  Node pairs, COND_ADD                                                 1          7          7          7          5
  Node pairs, COND_AND                                                           17         17         27         13
  Node pairs, COND_ARRAYSEL                                                       4          4          4          2
  Node pairs, COND_CCAST                                                                               58         25
  Node pairs, COND_CONCAT                                                         2          2
  Node pairs, COND_COND                                                5         11         11         11          6
  Node pairs, COND_CONST                                               8         21         23         21         12
  Node pairs, COND_EQ                                                  2
  Node pairs, COND_EXTEND                                                        10         11
  Node pairs, COND_LOGAND                                              2
  Node pairs, COND_LOGOR                                               1
  Node pairs, COND_NEGATE                                                                               7          2
  Node pairs, COND_NOT                                                 2          3          4         12          3
  Node pairs, COND_OR                                                             4          4          4          2
  Node pairs, COND_PARSEREF                                            3
  Node pairs, COND_REPLICATE                                           5          7          7
  Node pairs, COND_SEL                                                           18         15
  Node pairs, COND_SELBIT                                              5
  Node pairs, COND_SELEXTRACT                                          4
  Node pairs, COND_SUB                                                 1
  Node pairs, COND_VARREF                                             39         82         81         41         20
  Node pairs, COND_WORDSEL                                                                             12          3
  Node pairs, CRESET_VARREF                                                                           205
  Node pairs, CRETURN_CCALL                                                                  1          1
  Node pairs, CSTMT_TEXT                                                        455        462        468        230
  Node pairs, EQ_AND                                                                                  587        175
  Node pairs, EQ_CCAST                                                                                125         26
  Node pairs, EQ_CONST                                                92        663        771        641        182
  Node pairs, EQ_PARSEREF                                              3
  Node pairs, EQ_SEL                                                            627        717
  Node pairs, EQ_SELBIT                                                2
  Node pairs, EQ_SELEXTRACT                                            9
  Node pairs, EQ_VARREF                                              102         92        126          1          1
  Node pairs, EXTEND_AND                                                          2          2
  Node pairs, EXTEND_OR                                                           8          7
  Node pairs, EXTEND_REPLICATE                                                    9         12
  Node pairs, EXTEND_SEL                                                         17         17
  Node pairs, EXTEND_VARREF                                                       7          6
  Node pairs, FUNCREF_ARG                                              6
  Node pairs, FUNC_VAR                                                 8
  Node pairs, IF_AND                                                             18         20         34         10
  Node pairs, IF_ARRAYSEL                                                                    6          6
  Node pairs, IF_ASSIGN                                                           3          3          3          2
  Node pairs, IF_ASSIGNDLY                                             1         73         73         75         61
  Node pairs, IF_BEGIN                                                53
  Node pairs, IF_CCALL                                                            1          2          2          2
  Node pairs, IF_CONST                                                                       2
  Node pairs, IF_CSTMT                                                                                  4
  Node pairs, IF_EQ                                                   22
  Node pairs, IF_IF                                                   18         16         16         16         13
  Node pairs, IF_LOGAND                                               10
  Node pairs, IF_LOGNOT                                                2
  Node pairs, IF_LOGOR                                                 4
  Node pairs, IF_NEQ                                                                                    6          3
  Node pairs, IF_NOT                                                              6          6
  Node pairs, IF_OR                                                    2          2          2          2          1
  Node pairs, IF_PARSEREF                                             14
  Node pairs, IF_REDOR                                                            6          6
  Node pairs, IF_TRACEINC                                                                    4          3
  Node pairs, IF_VARREF                                               46        126        126        128         64
  Node pairs, LOGAND_EQ                                               14
  Node pairs, LOGAND_LOGAND                                           16
  Node pairs, LOGAND_LOGOR                                             1
  Node pairs, LOGAND_NEQ                                               2
  Node pairs, LOGAND_PARSEREF                                          8
  Node pairs, LOGAND_REDOR                                            12
  Node pairs, LOGAND_SELBIT                                            8
  Node pairs, LOGAND_VARREF                                           33
  Node pairs, LOGNOT_PARSEREF                                          3
  Node pairs, LOGNOT_VARREF                                            3
  Node pairs, LOGOR_LOGAND                                             5
  Node pairs, LOGOR_LOGNOT                                             3
  Node pairs, LOGOR_PARSEREF                                           6
  Node pairs, LOGOR_VARREF                                             6
  Node pairs, MODULE_PORT                                             10
  Node pairs, MODULE_VAR                                              20          1          1          1
  Node pairs, NEGATE_CCAST                                                                            350        118
  Node pairs, NEQ_AND                                                                                  27         11
  Node pairs, NEQ_CCAST                                                                                74         21
  Node pairs, NEQ_CONST                                                2          6          6        107         34
  Node pairs, NEQ_SEL                                                             4          4
  Node pairs, NEQ_VARREF                                               2          2          2          6          2
  Node pairs, NETLIST_CFILE                                                                             1
  Node pairs, NETLIST_MODULE                                           1          1          1          1
  Node pairs, NETLIST_TYPETABLE                                        1          1          1          1
  Node pairs, NOT_CCAST                                                                                76         33
  Node pairs, NOT_CONST                                                1
  Node pairs, NOT_OR                                                              1          1          1          1
  Node pairs, NOT_REDOR                                                1          5          6
  Node pairs, NOT_SEL                                                            12         14
  Node pairs, NOT_SELBIT                                               2
  Node pairs, NOT_SHIFTR                                                                                8          2
  Node pairs, NOT_VARREF                                              29         73         78          8          2
  Node pairs, NOT_WORDSEL                                                                              12          3
  Node pairs, OR_AND                                                 128        280        286        710        291
  Node pairs, OR_CCAST                                                                                393        132
  Node pairs, OR_CONST                                                                                  9          2
  Node pairs, OR_EQ                                                             156        170        170         60
  Node pairs, OR_NEGATE                                                                                 6          3
  Node pairs, OR_NEQ                                                                                    6          2
  Node pairs, OR_NOT                                                              4          4          4          2
  Node pairs, OR_OR                                                  194        469        515        827        331
  Node pairs, OR_PARSEREF                                              2
  Node pairs, OR_REDOR                                                            7          6
  Node pairs, OR_REPLICATE                                                        6          6
  Node pairs, OR_SEL                                                             69         75
  Node pairs, OR_SHIFTL                                                                               101         47
  Node pairs, OR_VARREF                                              208        279        326          8          2
  Node pairs, PACKAGE_FUNC                                             1
  Node pairs, PACKAGE_SCOPE                                                       1          1          1
  Node pairs, PIN_CONST                                               54
  Node pairs, PIN_EQ                                                   1
  Node pairs, PIN_SELBIT                                              32
  Node pairs, PIN_SELEXTRACT                                           1
  Node pairs, PIN_VARREF                                             188
  Node pairs, RANGE_CONST                                            990          6          8          8
  Node pairs, REDOR_AND                                                1          2          2
  Node pairs, REDOR_VARREF                                            15         71         78
  Node pairs, REPLICATE_AND                                            2         24         24
  Node pairs, REPLICATE_CONCAT                                        47
  Node pairs, REPLICATE_CONST                                        186        320        334
  Node pairs, REPLICATE_EQ                                                       67         71
  Node pairs, REPLICATE_NOT                                            8         16         16
  Node pairs, REPLICATE_OR                                             1          6          5
  Node pairs, REPLICATE_REDOR                                                    19         20
  Node pairs, REPLICATE_SEL                                                     154        162
  Node pairs, REPLICATE_SELBIT                                        24
  Node pairs, REPLICATE_VARREF                                       102         34         36
  Node pairs, SCOPE_CFUNC                                                         2          2
  Node pairs, SCOPE_VARSCOPE                                                      2          2
  Node pairs, SELBIT_ATTROF                                          333
  Node pairs, SELBIT_CONST                                           331
  Node pairs, SELBIT_PARSEREF                                          1
  Node pairs, SELBIT_VARREF                                          336
  Node pairs, SELEXTRACT_ATTROF                                       50
  Node pairs, SELEXTRACT_CONST                                       100
  Node pairs, SELEXTRACT_SELBIT                                        1
  Node pairs, SELEXTRACT_VARREF                                       49
  Node pairs, SEL_ARRAYSEL                                                        2          3
  Node pairs, SEL_CMATH                                                           4          4
  Node pairs, SEL_COND                                                            2          2
  Node pairs, SEL_CONST                                                        3014       3344
  Node pairs, SEL_EXTEND                                                          6          8
  Node pairs, SEL_REPLICATE                                                      20         24
  Node pairs, SEL_VARREF                                                       1473       1631
  Node pairs, SENITEM_PARSEREF                                        10
  Node pairs, SENITEM_VARREF                                          24          1
  Node pairs, SENTREE_SENITEM                                         34          4
  Node pairs, SHIFTL_AND                                                                               25          9
  Node pairs, SHIFTL_CCAST                                                                            374        174
  Node pairs, SHIFTL_CONCAT                                                       4          3
  Node pairs, SHIFTL_CONST                                                                            507        232
  Node pairs, SHIFTL_EQ                                                                                42         21
  Node pairs, SHIFTL_NEGATE                                                                            43         16
  Node pairs, SHIFTL_NOT                                                                                4          2
  Node pairs, SHIFTL_OR                                                                                22         11
  Node pairs, SHIFTL_REPLICATE                                         1
  Node pairs, SHIFTL_VARREF                                            3          8          7          7          3
  Node pairs, SHIFTR_AND                                                                                2          1
  Node pairs, SHIFTR_CCAST                                                                            214         47
  Node pairs, SHIFTR_CONCAT                                                       2          2
  Node pairs, SHIFTR_COND                                              1          2          2          2          1
  Node pairs, SHIFTR_CONST                                             3          5          5        764        233
  Node pairs, SHIFTR_REPLICATE                                         1
  Node pairs, SHIFTR_SUB                                               3          5          5          5          3
  Node pairs, SHIFTR_VARREF                                            2          4          4        549        185
  Node pairs, SUB_CONST                                                6          5          5          5          3
  Node pairs, SUB_PARSEREF                                             1
  Node pairs, SUB_VARREF                                               3          5          5          5          3
  Node pairs, TASKREF_ARG                                             13
  Node pairs, TASK_VAR                                                13
  Node pairs, TOPSCOPE_SCOPE                                                      1          1          1
  Node pairs, TOPSCOPE_SENTREE                                                    1
  Node pairs, TRACEDECL_ADD                                                       4
  Node pairs, TRACEDECL_AND                                                      58
  Node pairs, TRACEDECL_ARRAYSEL                                                 32
  Node pairs, TRACEDECL_CONCAT                                                   11
  Node pairs, TRACEDECL_COND                                                      1
  Node pairs, TRACEDECL_CONST                                                    69
  Node pairs, TRACEDECL_EQ                                                       69
  Node pairs, TRACEDECL_EXTEND                                                    5
  Node pairs, TRACEDECL_NOT                                                       2
  Node pairs, TRACEDECL_OR                                                       34
  Node pairs, TRACEDECL_REDOR                                                     4
  Node pairs, TRACEDECL_SEL                                                      61
  Node pairs, TRACEDECL_SHIFTL                                                    3
  Node pairs, TRACEDECL_VARREF                                                  382
  Node pairs, TRACEINC_ADD                                                                   2          2
  Node pairs, TRACEINC_AND                                                                 100        204
  Node pairs, TRACEINC_ARRAYSEL                                                             64         64
  Node pairs, TRACEINC_ASSIGN                                                                           8
  Node pairs, TRACEINC_CCAST                                                                           10
  Node pairs, TRACEINC_CONCAT                                                               14
  Node pairs, TRACEINC_COND                                                                  2
  Node pairs, TRACEINC_CONST                                                                 8          8
  Node pairs, TRACEINC_EQ                                                                  126        126
  Node pairs, TRACEINC_EXTEND                                                                4
  Node pairs, TRACEINC_NEQ                                                                              2
  Node pairs, TRACEINC_NOT                                                                   4
  Node pairs, TRACEINC_OR                                                                   48         56
  Node pairs, TRACEINC_REDOR                                                                 2
  Node pairs, TRACEINC_SEL                                                                 106
  Node pairs, TRACEINC_SHIFTL                                                                2          2
  Node pairs, TRACEINC_VARREF                                                              389        397
  Node pairs, TYPETABLE_BASICDTYPE                                     1          1          1          1
  Node pairs, UNPACKARRAYDTYPE_BASICDTYPE                              3
  Node pairs, UNPACKARRAYDTYPE_RANGE                                   3          3          4          4
  Node pairs, VAR_BASICDTYPE                                        1099
  Node pairs, VAR_CONST                                                1
  Node pairs, VAR_UNPACKARRAYDTYPE                                     3
  Node pairs, WORDSEL_CONST                                                                            90         27
  Node pairs, WORDSEL_VARREF                                                                           90         27
  Node pairs, XOR_VARREF                                               2          4          4          4          2

  Var space, non-arrays, bytes                                         0       3005       2718       2934        837
  Var space, scoped, bytes                                                     2006       1719

  Vars, clock attribute                                                0          1          1          1          0
  Vars, unpacked arrayed                                               0          3          4          4          0
  Vars, width     1 SimTop.Ex_stage.Exe_stage_alu.op_addsub                       1          1          1
  Vars, width     1 SimTop.Ex_stage.Exe_stage_alu.op_shift                        1          1          1
  Vars, width     1 SimTop.Ex_stage.Exe_stage_alu.temp_sub                        1          1          1
  Vars, width     1 SimTop.Id_stage.inst_add                                      1          1          1
  Vars, width     1 SimTop.Id_stage.inst_addi                                     1          1          1
  Vars, width     1 SimTop.Id_stage.inst_addiw                                    1          1          1
  Vars, width     1 SimTop.Id_stage.inst_addw                                     1          1          1
  Vars, width     1 SimTop.Id_stage.inst_and                                      1          1          1
  Vars, width     1 SimTop.Id_stage.inst_andi                                     1          1          1
  Vars, width     1 SimTop.Id_stage.inst_beq                                      1          1          1
  Vars, width     1 SimTop.Id_stage.inst_bge                                      1          1          1
  Vars, width     1 SimTop.Id_stage.inst_bgeu                                     1          1          1
  Vars, width     1 SimTop.Id_stage.inst_blt                                      1          1          1
  Vars, width     1 SimTop.Id_stage.inst_bltu                                     1          1          1
  Vars, width     1 SimTop.Id_stage.inst_bne                                      1          1          1
  Vars, width     1 SimTop.Id_stage.inst_csrrc                                    1          1          1
  Vars, width     1 SimTop.Id_stage.inst_csrrci                                   1          1          1
  Vars, width     1 SimTop.Id_stage.inst_csrrs                                    1          1          1
  Vars, width     1 SimTop.Id_stage.inst_csrrsi                                   1          1          1
  Vars, width     1 SimTop.Id_stage.inst_csrrw                                    1          1          1
  Vars, width     1 SimTop.Id_stage.inst_csrrwi                                   1          1          1
  Vars, width     1 SimTop.Id_stage.inst_i_csr_imm                                1          1          1
  Vars, width     1 SimTop.Id_stage.inst_i_csr_reg                                1          1          1
  Vars, width     1 SimTop.Id_stage.inst_i_excp                                   1          1          1
  Vars, width     1 SimTop.Id_stage.inst_lb                                       1          1          1
  Vars, width     1 SimTop.Id_stage.inst_lbu                                      1          1          1
  Vars, width     1 SimTop.Id_stage.inst_ld                                       1          1          1
  Vars, width     1 SimTop.Id_stage.inst_lh                                       1          1          1
  Vars, width     1 SimTop.Id_stage.inst_lhu                                      1          1          1
  Vars, width     1 SimTop.Id_stage.inst_lw                                       1          1          1
  Vars, width     1 SimTop.Id_stage.inst_lwu                                      1          1          1
  Vars, width     1 SimTop.Id_stage.inst_or                                       1          1          1
  Vars, width     1 SimTop.Id_stage.inst_ori                                      1          1          1
  Vars, width     1 SimTop.Id_stage.inst_sb                                       1          1          1
  Vars, width     1 SimTop.Id_stage.inst_sd                                       1          1          1
  Vars, width     1 SimTop.Id_stage.inst_sh                                       1          1          1
  Vars, width     1 SimTop.Id_stage.inst_sll                                      1          1          1
  Vars, width     1 SimTop.Id_stage.inst_slli                                     1          1          1
  Vars, width     1 SimTop.Id_stage.inst_slliw                                    1          1          1
  Vars, width     1 SimTop.Id_stage.inst_sllw                                     1          1          1
  Vars, width     1 SimTop.Id_stage.inst_slt                                      1          1          1
  Vars, width     1 SimTop.Id_stage.inst_slti                                     1          1          1
  Vars, width     1 SimTop.Id_stage.inst_sltiu                                    1          1          1
  Vars, width     1 SimTop.Id_stage.inst_sltu                                     1          1          1
  Vars, width     1 SimTop.Id_stage.inst_sra                                      1          1          1
  Vars, width     1 SimTop.Id_stage.inst_srai                                     1          1          1
  Vars, width     1 SimTop.Id_stage.inst_sraiw                                    1          1          1
  Vars, width     1 SimTop.Id_stage.inst_sraw                                     1          1          1
  Vars, width     1 SimTop.Id_stage.inst_srl                                      1          1          1
  Vars, width     1 SimTop.Id_stage.inst_srli                                     1          1          1
  Vars, width     1 SimTop.Id_stage.inst_srliw                                    1          1          1
  Vars, width     1 SimTop.Id_stage.inst_srlw                                     1          1          1
  Vars, width     1 SimTop.Id_stage.inst_sub                                      1          1          1
  Vars, width     1 SimTop.Id_stage.inst_subw                                     1          1          1
  Vars, width     1 SimTop.Id_stage.inst_sw                                       1          1          1
  Vars, width     1 SimTop.Id_stage.inst_vld                                      1          1          1
  Vars, width     1 SimTop.Id_stage.inst_xor                                      1          1          1
  Vars, width     1 SimTop.Id_stage.inst_xori                                     1          1          1
  Vars, width     1 SimTop.bj_ena                                                 1          1          1
  Vars, width     1 SimTop.cmt_wen                                                1          1          1
  Vars, width     1 SimTop.csr_rd_ena                                             1          1          1
  Vars, width     1 SimTop.csr_wr_ena                                             1          1          1
  Vars, width     1 SimTop.ex_csr_wr_ena_r                                        1          1          1
  Vars, width     1 SimTop.ex_is_word_opt                                         1          1          1
  Vars, width     1 SimTop.ex_ram_rd_ena                                          1          1          1
  Vars, width     1 SimTop.ex_ram_rd_ena_r                                        1          1          1
  Vars, width     1 SimTop.ex_ram_wr_ena_r                                        1          1          1
  Vars, width     1 SimTop.ex_reg_wr_ena_r                                        1          1          1
  Vars, width     1 SimTop.ex_use_rs1                                             1          1          1
  Vars, width     1 SimTop.ex_use_rs2                                             1          1          1
  Vars, width     1 SimTop.ex_valid                                               1          1          1
  Vars, width     1 SimTop.excp_exit                                              1          1          1
  Vars, width     1 SimTop.id_allowin                                             1          1          1
  Vars, width     1 SimTop.id_reg_wr_ena                                          1          1          1
  Vars, width     1 SimTop.id_to_ex_valid                                         1          1          1
  Vars, width     1 SimTop.id_valid                                               1          1          1
  Vars, width     1 SimTop.mem_csr_wr_ena                                         1          1          1
  Vars, width     1 SimTop.mem_ram_rd_ena                                         1          1          1
  Vars, width     1 SimTop.mem_ram_wr_ena                                         1          1          1
  Vars, width     1 SimTop.mem_reg_wr_ena                                         1          1          1
  Vars, width     1 SimTop.mem_valid                                              1          1          1
  Vars, width     1 SimTop.rs1_r_ena                                              1          1          1
  Vars, width     1 SimTop.rs2_r_ena                                              1          1          1
  Vars, width     1 SimTop.skip                                                   1          1          1
  Vars, width     1 SimTop.stall                                                  1          1          1
  Vars, width     1 SimTop.vaild                                                  1          1          1
  Vars, width     1 SimTop.wb_csr_wr_ena                                          1          1          1
  Vars, width     1 SimTop.wb_reg_wr_ena                                          1          1          1
  Vars, width     1 SimTop.wb_valid                                               1          1          1
  Vars, width     1 __Vclklast__TOP__clock                                                   1          1
  Vars, width     1 __Vdly__SimTop.cmt_wen                                        1
  Vars, width     1 __Vdly__SimTop.ex_csr_wr_ena_r                                1
  Vars, width     1 __Vdly__SimTop.ex_is_word_opt                                 1
  Vars, width     1 __Vdly__SimTop.ex_ram_rd_ena_r                                1
  Vars, width     1 __Vdly__SimTop.ex_ram_wr_ena_r                                1
  Vars, width     1 __Vdly__SimTop.ex_reg_wr_ena_r                                1
  Vars, width     1 __Vdly__SimTop.ex_use_rs1                                     1
  Vars, width     1 __Vdly__SimTop.ex_use_rs2                                     1
  Vars, width     1 __Vdly__SimTop.ex_valid                                       1
  Vars, width     1 __Vdly__SimTop.id_valid                                       1
  Vars, width     1 __Vdly__SimTop.mem_csr_wr_ena                                 1
  Vars, width     1 __Vdly__SimTop.mem_ram_rd_ena                                 1
  Vars, width     1 __Vdly__SimTop.mem_ram_wr_ena                                 1
  Vars, width     1 __Vdly__SimTop.mem_reg_wr_ena                                 1
  Vars, width     1 __Vdly__SimTop.mem_valid                                      1
  Vars, width     1 __Vdly__SimTop.skip                                           1
  Vars, width     1 __Vdly__SimTop.vaild                                          1
  Vars, width     1 __Vdly__SimTop.wb_csr_wr_ena                                  1
  Vars, width     1 __Vdly__SimTop.wb_reg_wr_ena                                  1
  Vars, width     1 __Vdly__SimTop.wb_valid                                       1
  Vars, width     1 __Vdlyvset__SimTop.Regfile.regs__v0                           1          1          1          1
  Vars, width     1 __Vdlyvset__SimTop.Regfile.regs__v32                          1          1          1          1
  Vars, width     1 __Vm_traceActivity                                                       1          1
  Vars, width     1 atomicResp                                                    2          2          2
  Vars, width     1 clock                                                         1          1          1
  Vars, width     1 en                                                            2          2          2          2
  Vars, width     1 io_perfInfo_clean                                             1          1          1
  Vars, width     1 io_perfInfo_dump                                              1          1          1
  Vars, width     1 io_uart_in_valid                                              1          1          1
  Vars, width     1 io_uart_out_valid                                             1          1          1
  Vars, width     1 isRVC                                                         2          2          2          1
  Vars, width     1 jtag_TCK                                                      2          2          2
  Vars, width     1 jtag_TDI                                                      2          2          2
  Vars, width     1 jtag_TDO                                                      2          2          2
  Vars, width     1 jtag_TMS                                                      2          2          2
  Vars, width     1 jtag_TRSTn                                                    2          2          2
  Vars, width     1 ptwResp                                                       2          2          2
  Vars, width     1 reset                                                         1          1          1
  Vars, width     1 sbufferResp                                                   2          2          2
  Vars, width     1 scFailed                                                      2          2          2          1
  Vars, width     1 skip                                                          2          2          2          1
  Vars, width     1 valid                                                         8          8          8          2
  Vars, width     1 wen                                                           4          4          4          2
  Vars, width     3 SimTop.ex_reg_wr_ctrl                                         1          1          1
  Vars, width     3 SimTop.mem_reg_wr_ctrl                                        1          1          1
  Vars, width     3 SimTop.wb_reg_wr_ctrl                                         1          1          1
  Vars, width     3 __Vdly__SimTop.ex_reg_wr_ctrl                                 1
  Vars, width     3 __Vdly__SimTop.mem_reg_wr_ctrl                                1
  Vars, width     3 __Vdly__SimTop.wb_reg_wr_ctrl                                 1
  Vars, width     4 SimTop.ex_save_info                                           1          1          1
  Vars, width     4 SimTop.mem_save_info                                          1          1          1
  Vars, width     4 __Vdly__SimTop.ex_save_info                                   1
  Vars, width     4 __Vdly__SimTop.mem_save_info                                  1
  Vars, width     5 SimTop.ex_reg_wr_addr                                         1          1          1
  Vars, width     5 SimTop.ex_rs1_addr                                            1          1          1
  Vars, width     5 SimTop.ex_rs2_addr                                            1          1          1
  Vars, width     5 SimTop.id_reg_wr_addr                                         1          1          1
  Vars, width     5 SimTop.mem_reg_wr_addr                                        1          1          1
  Vars, width     5 SimTop.rs1_r_addr                                             1          1          1
  Vars, width     5 SimTop.rs2_r_addr                                             1          1          1
  Vars, width     5 SimTop.wb_reg_wr_addr                                         1          1          1
  Vars, width     5 __Vdly__SimTop.ex_reg_wr_addr                                 1
  Vars, width     5 __Vdly__SimTop.ex_rs1_addr                                    1
  Vars, width     5 __Vdly__SimTop.ex_rs2_addr                                    1
  Vars, width     5 __Vdly__SimTop.mem_reg_wr_addr                                1
  Vars, width     5 __Vdly__SimTop.wb_reg_wr_addr                                 1
  Vars, width     5 __Vdlyvdim0__SimTop.Regfile.regs__v32                         1          1          1          1
  Vars, width     6 SimTop.Ex_stage.Exe_stage_alu.shifter_in2                     1          1          1
  Vars, width     7 SimTop.ex_load_info                                           1          1          1
  Vars, width     7 SimTop.id_load_info                                           1          1          1
  Vars, width     7 SimTop.mem_load_info                                          1          1          1
  Vars, width     7 __Vdly__SimTop.ex_load_info                                   1
  Vars, width     7 __Vdly__SimTop.mem_load_info                                  1
  Vars, width     8 SimTop.Ex_stage.bj_data                                       1          1          1
  Vars, width     8 SimTop.byte_enable                                            1          1          1
  Vars, width     8 SimTop.cmt_wdest                                              1          1          1
  Vars, width     8 SimTop.ex_bj_info                                             1          1          1
  Vars, width     8 SimTop.id_bj_info                                             1          1          1
  Vars, width     8 __Vdly__SimTop.cmt_wdest                                      1
  Vars, width     8 __Vdly__SimTop.ex_bj_info                                     1
  Vars, width     8 atomicFuop                                                    2          2          2
  Vars, width     8 atomicMask                                                    2          2          2
  Vars, width     8 cmd                                                           2          2          2
  Vars, width     8 code                                                          2          2          2          1
  Vars, width     8 coreid                                                       22         22         22          5
  Vars, width     8 fuType                                                        2          2          2
  Vars, width     8 index                                                         6          6          6          1
  Vars, width     8 io_uart_in_ch                                                 1          1          1
  Vars, width     8 io_uart_out_ch                                                1          1          1
  Vars, width     8 level                                                         2          2          2
  Vars, width     8 mask                                                          2          2          2
  Vars, width     8 opType                                                        2          2          2
  Vars, width     8 priviledgeMode                                                2          2          2          1
  Vars, width     8 pte_helper__Vfuncrtn                                          1          1          1
  Vars, width     8 sbufferData_0                                                 2          2          2
  Vars, width     8 sbufferData_1                                                 2          2          2
  Vars, width     8 sbufferData_10                                                2          2          2
  Vars, width     8 sbufferData_11                                                2          2          2
  Vars, width     8 sbufferData_12                                                2          2          2
  Vars, width     8 sbufferData_13                                                2          2          2
  Vars, width     8 sbufferData_14                                                2          2          2
  Vars, width     8 sbufferData_15                                                2          2          2
  Vars, width     8 sbufferData_16                                                2          2          2
  Vars, width     8 sbufferData_17                                                2          2          2
  Vars, width     8 sbufferData_18                                                2          2          2
  Vars, width     8 sbufferData_19                                                2          2          2
  Vars, width     8 sbufferData_2                                                 2          2          2
  Vars, width     8 sbufferData_20                                                2          2          2
  Vars, width     8 sbufferData_21                                                2          2          2
  Vars, width     8 sbufferData_22                                                2          2          2
  Vars, width     8 sbufferData_23                                                2          2          2
  Vars, width     8 sbufferData_24                                                2          2          2
  Vars, width     8 sbufferData_25                                                2          2          2
  Vars, width     8 sbufferData_26                                                2          2          2
  Vars, width     8 sbufferData_27                                                2          2          2
  Vars, width     8 sbufferData_28                                                2          2          2
  Vars, width     8 sbufferData_29                                                2          2          2
  Vars, width     8 sbufferData_3                                                 2          2          2
  Vars, width     8 sbufferData_30                                                2          2          2
  Vars, width     8 sbufferData_31                                                2          2          2
  Vars, width     8 sbufferData_32                                                2          2          2
  Vars, width     8 sbufferData_33                                                2          2          2
  Vars, width     8 sbufferData_34                                                2          2          2
  Vars, width     8 sbufferData_35                                                2          2          2
  Vars, width     8 sbufferData_36                                                2          2          2
  Vars, width     8 sbufferData_37                                                2          2          2
  Vars, width     8 sbufferData_38                                                2          2          2
  Vars, width     8 sbufferData_39                                                2          2          2
  Vars, width     8 sbufferData_4                                                 2          2          2
  Vars, width     8 sbufferData_40                                                2          2          2
  Vars, width     8 sbufferData_41                                                2          2          2
  Vars, width     8 sbufferData_42                                                2          2          2
  Vars, width     8 sbufferData_43                                                2          2          2
  Vars, width     8 sbufferData_44                                                2          2          2
  Vars, width     8 sbufferData_45                                                2          2          2
  Vars, width     8 sbufferData_46                                                2          2          2
  Vars, width     8 sbufferData_47                                                2          2          2
  Vars, width     8 sbufferData_48                                                2          2          2
  Vars, width     8 sbufferData_49                                                2          2          2
  Vars, width     8 sbufferData_5                                                 2          2          2
  Vars, width     8 sbufferData_50                                                2          2          2
  Vars, width     8 sbufferData_51                                                2          2          2
  Vars, width     8 sbufferData_52                                                2          2          2
  Vars, width     8 sbufferData_53                                                2          2          2
  Vars, width     8 sbufferData_54                                                2          2          2
  Vars, width     8 sbufferData_55                                                2          2          2
  Vars, width     8 sbufferData_56                                                2          2          2
  Vars, width     8 sbufferData_57                                                2          2          2
  Vars, width     8 sbufferData_58                                                2          2          2
  Vars, width     8 sbufferData_59                                                2          2          2
  Vars, width     8 sbufferData_6                                                 2          2          2
  Vars, width     8 sbufferData_60                                                2          2          2
  Vars, width     8 sbufferData_61                                                2          2          2
  Vars, width     8 sbufferData_62                                                2          2          2
  Vars, width     8 sbufferData_63                                                2          2          2
  Vars, width     8 sbufferData_7                                                 2          2          2
  Vars, width     8 sbufferData_8                                                 2          2          2
  Vars, width     8 sbufferData_9                                                 2          2          2
  Vars, width     8 storeMask                                                     2          2          2
  Vars, width     8 wdest                                                         2          2          2          1
  Vars, width    12 SimTop.Id_stage.immS                                          1          1          1
  Vars, width    12 SimTop.csr_wr_addr                                            1          1          1
  Vars, width    12 SimTop.ex_alu_info                                            1          1          1
  Vars, width    12 SimTop.ex_csr_wr_addr                                         1          1          1
  Vars, width    12 SimTop.id_alu_info                                            1          1          1
  Vars, width    12 SimTop.mem_csr_wr_addr                                        1          1          1
  Vars, width    12 SimTop.wb_csr_wr_addr                                         1          1          1
  Vars, width    12 __Vdly__SimTop.ex_alu_info                                    1
  Vars, width    12 __Vdly__SimTop.ex_csr_wr_addr                                 1
  Vars, width    12 __Vdly__SimTop.wb_csr_wr_addr                                 1
  Vars, width    13 SimTop.Id_stage.immB                                          1          1          1
  Vars, width    16 SimTop.Excp_handler.excp_info                                 1          1          1
  Vars, width    16 SimTop.id_excp                                                1          1          1
  Vars, width    16 SimTop.if_excp                                                1          1          1
  Vars, width    16 SimTop.mem_excp                                               1          1          1
  Vars, width    21 SimTop.Id_stage.immJ                                          1          1          1
  Vars, width    32 SimTop.cmt_inst                                               1          1          1
  Vars, width    32 SimTop.ex_inst                                                1          1          1
  Vars, width    32 SimTop.id_inst                                                1          1          1
  Vars, width    32 SimTop.mem_inst                                               1          1          1
  Vars, width    32 SimTop.wb_inst                                                1          1          1
  Vars, width    32 __Vdly__SimTop.cmt_inst                                       1
  Vars, width    32 __Vdly__SimTop.ex_inst                                        1
  Vars, width    32 __Vdly__SimTop.mem_inst                                       1
  Vars, width    32 __Vdly__SimTop.wb_inst                                        1
  Vars, width    32 cause                                                         2          2          2
  Vars, width    32 instr                                                         2          2          2          1
  Vars, width    32 intrNo                                                        2          2          2
  Vars, width    32 jtag_tick__Vfuncrtn                                           1          1          1
  Vars, width    64 SimTop.CSRfile.csr_mcause                                     1          1          1
  Vars, width    64 SimTop.CSRfile.csr_mcycle                                     1          1          1
  Vars, width    64 SimTop.CSRfile.csr_mepc                                       1          1          1
  Vars, width    64 SimTop.CSRfile.csr_mie                                        1          1          1
  Vars, width    64 SimTop.CSRfile.csr_mip                                        1          1          1
  Vars, width    64 SimTop.CSRfile.csr_mscratch                                   1          1          1
  Vars, width    64 SimTop.CSRfile.csr_mstatus                                    1          1          1
  Vars, width    64 SimTop.CSRfile.csr_mtval                                      1          1          1
  Vars, width    64 SimTop.CSRfile.csr_mtvec                                      1          1          1
  Vars, width    64 SimTop.Ex_stage.Exe_stage_alu.eff_mask                        1          1          1
  Vars, width    64 SimTop.Ex_stage.Exe_stage_alu.shifter_in1                     1          1          1
  Vars, width    64 SimTop.Ex_stage.Exe_stage_alu.shifter_res                     1          1          1
  Vars, width    64 SimTop.Ex_stage.Exe_stage_alu.slt_res                         1          1          1
  Vars, width    64 SimTop.Ex_stage.Exe_stage_alu.srl_res                         1          1          1
  Vars, width    64 SimTop.Ex_stage.Exe_stage_alu.temp_output                     1          1          1
  Vars, width    64 SimTop.Ex_stage.Exe_stage_alu.xor_res                         1          1          1
  Vars, width    64 SimTop.Ex_stage.op1                                           1          1          1
  Vars, width    64 SimTop.Ex_stage.op2                                           1          1          1
  Vars, width    64 SimTop.Excp_handler.mstatus_excp_enter                        1          1          1
  Vars, width    64 SimTop.Excp_handler.mstatus_excp_exit                         1          1          1
  Vars, width    64 SimTop.Mem_stage.mem_part                                     1          1          1
  Vars, width    64 SimTop.RAM_1W2R.inst_2                                        1          1          1
  Vars, width    64 SimTop.Regfile.regs                                           1          1          1
  Vars, width    64 SimTop.__Vcellout__Regfile__regs_o                            1          1          1
  Vars, width    64 SimTop.cmt_pc                                                 1          1          1
  Vars, width    64 SimTop.cmt_wdata                                              1          1          1
  Vars, width    64 SimTop.cycleCnt                                               1          1          1
  Vars, width    64 SimTop.ex_csr_data                                            1          1          1
  Vars, width    64 SimTop.ex_jmp_imm                                             1          1          1
  Vars, width    64 SimTop.ex_now_op1                                             1          1          1
  Vars, width    64 SimTop.ex_now_op2                                             1          1          1
  Vars, width    64 SimTop.ex_pc                                                  1          1          1
  Vars, width    64 SimTop.ex_rs1_data                                            1          1          1
  Vars, width    64 SimTop.ex_rs2_data                                            1          1          1
  Vars, width    64 SimTop.id_csr_data                                            1          1          1
  Vars, width    64 SimTop.id_op1                                                 1          1          1
  Vars, width    64 SimTop.id_op2                                                 1          1          1
  Vars, width    64 SimTop.id_pc                                                  1          1          1
  Vars, width    64 SimTop.if_pc                                                  1          1          1
  Vars, width    64 SimTop.instrCnt                                               1          1          1
  Vars, width    64 SimTop.mem_csr_data                                           1          1          1
  Vars, width    64 SimTop.mem_ex_data                                            1          1          1
  Vars, width    64 SimTop.mem_pc                                                 1          1          1
  Vars, width    64 SimTop.mem_ram_data                                           1          1          1
  Vars, width    64 SimTop.mem_ram_wr_src                                         1          1          1
  Vars, width    64 SimTop.mtval_rd_data                                          1          1          1
  Vars, width    64 SimTop.r_data1                                                1          1          1
  Vars, width    64 SimTop.r_data2                                                1          1          1
  Vars, width    64 SimTop.ram_rd_data                                            1          1          1
  Vars, width    64 SimTop.rd_data                                                1          1          1
  Vars, width    64 SimTop.regs                                                   1          1          1
  Vars, width    64 SimTop.rs1_forward                                            1          1          1
  Vars, width    64 SimTop.rs2_forward                                            1          1          1
  Vars, width    64 SimTop.true_op1                                               1          1          1
  Vars, width    64 SimTop.true_op2                                               1          1          1
  Vars, width    64 SimTop.wb_csr_data                                            1          1          1
  Vars, width    64 SimTop.wb_ex_data                                             1          1          1
  Vars, width    64 SimTop.wb_pc                                                  1          1          1
  Vars, width    64 SimTop.wb_ram_data                                            1          1          1
  Vars, width    64 SimTop.wb_reg_wr_data                                         1          1          1
  Vars, width    64 __Vdly__SimTop.CSRfile.csr_mcause                             1
  Vars, width    64 __Vdly__SimTop.CSRfile.csr_mcycle                             1
  Vars, width    64 __Vdly__SimTop.CSRfile.csr_mepc                               1
  Vars, width    64 __Vdly__SimTop.CSRfile.csr_mie                                1
  Vars, width    64 __Vdly__SimTop.CSRfile.csr_mip                                1
  Vars, width    64 __Vdly__SimTop.CSRfile.csr_mscratch                           1
  Vars, width    64 __Vdly__SimTop.CSRfile.csr_mstatus                            1
  Vars, width    64 __Vdly__SimTop.CSRfile.csr_mtval                              1
  Vars, width    64 __Vdly__SimTop.CSRfile.csr_mtvec                              1
  Vars, width    64 __Vdly__SimTop.cmt_pc                                         1
  Vars, width    64 __Vdly__SimTop.cmt_wdata                                      1
  Vars, width    64 __Vdly__SimTop.cycleCnt                                       1
  Vars, width    64 __Vdly__SimTop.ex_csr_data                                    1
  Vars, width    64 __Vdly__SimTop.ex_jmp_imm                                     1
  Vars, width    64 __Vdly__SimTop.ex_now_op1                                     1
  Vars, width    64 __Vdly__SimTop.ex_now_op2                                     1
  Vars, width    64 __Vdly__SimTop.ex_pc                                          1
  Vars, width    64 __Vdly__SimTop.ex_rs1_data                                    1
  Vars, width    64 __Vdly__SimTop.ex_rs2_data                                    1
  Vars, width    64 __Vdly__SimTop.id_pc                                          1
  Vars, width    64 __Vdly__SimTop.instrCnt                                       1
  Vars, width    64 __Vdly__SimTop.mem_csr_data                                   1
  Vars, width    64 __Vdly__SimTop.mem_ex_data                                    1
  Vars, width    64 __Vdly__SimTop.mem_pc                                         1
  Vars, width    64 __Vdly__SimTop.mem_ram_wr_src                                 1
  Vars, width    64 __Vdly__SimTop.wb_csr_data                                    1
  Vars, width    64 __Vdly__SimTop.wb_ex_data                                     1
  Vars, width    64 __Vdly__SimTop.wb_pc                                          1
  Vars, width    64 __Vdly__SimTop.wb_ram_data                                    1
  Vars, width    64 __Vdlyvval__SimTop.Regfile.regs__v32                          1          1          1          1
  Vars, width    64 __Vfunc_ram_read_helper__0__Vfuncout                          1          1          1
  Vars, width    64 __Vfunc_ram_read_helper__1__Vfuncout                          1          1          1
  Vars, width    64 addr                                                          2          2          2
  Vars, width    64 amo_helper__Vfuncrtn                                          1          1          1
  Vars, width    64 atomicAddr                                                    2          2          2
  Vars, width    64 atomicData                                                    2          2          2
  Vars, width    64 atomicOut                                                     2          2          2
  Vars, width    64 cycleCnt                                                      2          2          2          1
  Vars, width    64 exceptionPC                                                   2          2          2
  Vars, width    64 fpr_0                                                         2          2          2          1
  Vars, width    64 fpr_1                                                         2          2          2          1
  Vars, width    64 fpr_10                                                        2          2          2          1
  Vars, width    64 fpr_11                                                        2          2          2          1
  Vars, width    64 fpr_12                                                        2          2          2          1
  Vars, width    64 fpr_13                                                        2          2          2          1
  Vars, width    64 fpr_14                                                        2          2          2          1
  Vars, width    64 fpr_15                                                        2          2          2          1
  Vars, width    64 fpr_16                                                        2          2          2          1
  Vars, width    64 fpr_17                                                        2          2          2          1
  Vars, width    64 fpr_18                                                        2          2          2          1
  Vars, width    64 fpr_19                                                        2          2          2          1
  Vars, width    64 fpr_2                                                         2          2          2          1
  Vars, width    64 fpr_20                                                        2          2          2          1
  Vars, width    64 fpr_21                                                        2          2          2          1
  Vars, width    64 fpr_22                                                        2          2          2          1
  Vars, width    64 fpr_23                                                        2          2          2          1
  Vars, width    64 fpr_24                                                        2          2          2          1
  Vars, width    64 fpr_25                                                        2          2          2          1
  Vars, width    64 fpr_26                                                        2          2          2          1
  Vars, width    64 fpr_27                                                        2          2          2          1
  Vars, width    64 fpr_28                                                        2          2          2          1
  Vars, width    64 fpr_29                                                        2          2          2          1
  Vars, width    64 fpr_3                                                         2          2          2          1
  Vars, width    64 fpr_30                                                        2          2          2          1
  Vars, width    64 fpr_31                                                        2          2          2          1
  Vars, width    64 fpr_4                                                         2          2          2          1
  Vars, width    64 fpr_5                                                         2          2          2          1
  Vars, width    64 fpr_6                                                         2          2          2          1
  Vars, width    64 fpr_7                                                         2          2          2          1
  Vars, width    64 fpr_8                                                         2          2          2          1
  Vars, width    64 fpr_9                                                         2          2          2          1
  Vars, width    64 gpr_0                                                         2          2          2          1
  Vars, width    64 gpr_1                                                         2          2          2          1
  Vars, width    64 gpr_10                                                        2          2          2          1
  Vars, width    64 gpr_11                                                        2          2          2          1
  Vars, width    64 gpr_12                                                        2          2          2          1
  Vars, width    64 gpr_13                                                        2          2          2          1
  Vars, width    64 gpr_14                                                        2          2          2          1
  Vars, width    64 gpr_15                                                        2          2          2          1
  Vars, width    64 gpr_16                                                        2          2          2          1
  Vars, width    64 gpr_17                                                        2          2          2          1
  Vars, width    64 gpr_18                                                        2          2          2          1
  Vars, width    64 gpr_19                                                        2          2          2          1
  Vars, width    64 gpr_2                                                         2          2          2          1
  Vars, width    64 gpr_20                                                        2          2          2          1
  Vars, width    64 gpr_21                                                        2          2          2          1
  Vars, width    64 gpr_22                                                        2          2          2          1
  Vars, width    64 gpr_23                                                        2          2          2          1
  Vars, width    64 gpr_24                                                        2          2          2          1
  Vars, width    64 gpr_25                                                        2          2          2          1
  Vars, width    64 gpr_26                                                        2          2          2          1
  Vars, width    64 gpr_27                                                        2          2          2          1
  Vars, width    64 gpr_28                                                        2          2          2          1
  Vars, width    64 gpr_29                                                        2          2          2          1
  Vars, width    64 gpr_3                                                         2          2          2          1
  Vars, width    64 gpr_30                                                        2          2          2          1
  Vars, width    64 gpr_31                                                        2          2          2          1
  Vars, width    64 gpr_4                                                         2          2          2          1
  Vars, width    64 gpr_5                                                         2          2          2          1
  Vars, width    64 gpr_6                                                         2          2          2          1
  Vars, width    64 gpr_7                                                         2          2          2          1
  Vars, width    64 gpr_8                                                         2          2          2          1
  Vars, width    64 gpr_9                                                         2          2          2          1
  Vars, width    64 instrCnt                                                      2          2          2          1
  Vars, width    64 io_logCtrl_log_begin                                          1          1          1
  Vars, width    64 io_logCtrl_log_end                                            1          1          1
  Vars, width    64 io_logCtrl_log_level                                          1          1          1
  Vars, width    64 line                                                          2          2          2
  Vars, width    64 mcause                                                        2          2          2          1
  Vars, width    64 medeleg                                                       2          2          2          1
  Vars, width    64 mepc                                                          2          2          2          1
  Vars, width    64 mideleg                                                       2          2          2          1
  Vars, width    64 mie                                                           2          2          2          1
  Vars, width    64 mip                                                           2          2          2          1
  Vars, width    64 mscratch                                                      2          2          2          1
  Vars, width    64 mstatus                                                       2          2          2          1
  Vars, width    64 mtval                                                         2          2          2          1
  Vars, width    64 mtvec                                                         2          2          2          1
  Vars, width    64 paddr                                                         2          2          2
  Vars, width    64 pc                                                            4          4          4          2
  Vars, width    64 pte                                                           2          2          2
  Vars, width    64 ptwAddr                                                       2          2          2
  Vars, width    64 ptwData_0                                                     2          2          2
  Vars, width    64 ptwData_1                                                     2          2          2
  Vars, width    64 ptwData_2                                                     2          2          2
  Vars, width    64 ptwData_3                                                     2          2          2
  Vars, width    64 rIdx                                                          2          2          2          2
  Vars, width    64 ram_read_helper__Vfuncrtn                                     1          1          1          2
  Vars, width    64 satp                                                          4          4          4          1
  Vars, width    64 sbufferAddr                                                   2          2          2
  Vars, width    64 sbufferMask                                                   2          2          2
  Vars, width    64 scause                                                        2          2          2          1
  Vars, width    64 sepc                                                          2          2          2          1
  Vars, width    64 sscratch                                                      2          2          2          1
  Vars, width    64 sstatus                                                       2          2          2          1
  Vars, width    64 storeAddr                                                     2          2          2
  Vars, width    64 storeData                                                     2          2          2
  Vars, width    64 stval                                                         2          2          2          1
  Vars, width    64 stvec                                                         2          2          2          1
  Vars, width    64 vpn                                                           2          2          2
  Vars, width    64 wIdx                                                          2          2          2          1
  Vars, width    64 wdata                                                         6          6          6          2
  Vars, width    64 wmask                                                         2          2          2          1
  Vars, width    65 SimTop.Ex_stage.Exe_stage_alu.add_res                         1          1          1
  Vars, width    65 SimTop.Ex_stage.Exe_stage_alu.adder_op2                       1          1          1
  Vars, width    96 __Vtemp10                                                                           1
  Vars, width    96 __Vtemp13                                                                           1
  Vars, width    96 __Vtemp14                                                                           1
  Vars, width    96 __Vtemp23                                                                           1          1
  Vars, width    96 __Vtemp27                                                                           1          1
  Vars, width    96 __Vtemp28                                                                           1          1
  Vars, width    96 __Vtemp31                                                                           1          1
  Vars, width    96 __Vtemp32                                                                           1          1
  Vars, width    96 __Vtemp34                                                                           1
  Vars, width    96 __Vtemp37                                                                           1
  Vars, width    96 __Vtemp43                                                                           1
  Vars, width    96 __Vtemp46                                                                           1
  Vars, width    96 __Vtemp47                                                                           1
  Vars, width    96 __Vtemp5                                                                            1
  Vars, width    96 __Vtemp50                                                                           1
  Vars, width    96 __Vtemp56                                                                           1
  Vars, width    96 __Vtemp59                                                                           1
  Vars, width    96 __Vtemp9                                                                            1
