<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="C:/Users/Steve Brown/Utah/Fall 2015/ECE 6710/Team Project/GIT/ASIC/mem_ctrl_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="mem_ctrl_tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="22" />
   <wvobject fp_name="/mem_ctrl_tb/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/rst" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/ps" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ps[4:0]</obj_property>
      <obj_property name="ObjectShortName">ps[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/SRAM_CE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SRAM_CE</obj_property>
      <obj_property name="ObjectShortName">SRAM_CE</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/SRAM_OE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SRAM_OE</obj_property>
      <obj_property name="ObjectShortName">SRAM_OE</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/SRAM_WE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">SRAM_WE</obj_property>
      <obj_property name="ObjectShortName">SRAM_WE</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/din_cpu" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">din_cpu[15:0]</obj_property>
      <obj_property name="ObjectShortName">din_cpu[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/addrin_cpu" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addrin_cpu[15:0]</obj_property>
      <obj_property name="ObjectShortName">addrin_cpu[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/dmem_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dmem_out[15:0]</obj_property>
      <obj_property name="ObjectShortName">dmem_out[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/CE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">CE</obj_property>
      <obj_property name="ObjectShortName">CE</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/OE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">OE</obj_property>
      <obj_property name="ObjectShortName">OE</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/WE" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">WE</obj_property>
      <obj_property name="ObjectShortName">WE</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/dsram" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dsram[15:0]</obj_property>
      <obj_property name="ObjectShortName">dsram[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/addr_sram" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addr_sram[15:0]</obj_property>
      <obj_property name="ObjectShortName">addr_sram[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/din_sram" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">din_sram[15:0]</obj_property>
      <obj_property name="ObjectShortName">din_sram[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/timer_re" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">timer_re</obj_property>
      <obj_property name="ObjectShortName">timer_re</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/din_timer" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">din_timer[15:0]</obj_property>
      <obj_property name="ObjectShortName">din_timer[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/ctrlr_re" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ctrlr_re</obj_property>
      <obj_property name="ObjectShortName">ctrlr_re</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/addr_ctrlr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addr_ctrlr[1:0]</obj_property>
      <obj_property name="ObjectShortName">addr_ctrlr[1:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/din_ctrlrs" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">din_ctrlrs[15:0]</obj_property>
      <obj_property name="ObjectShortName">din_ctrlrs[15:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/audio_we" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">audio_we</obj_property>
      <obj_property name="ObjectShortName">audio_we</obj_property>
   </wvobject>
   <wvobject fp_name="/mem_ctrl_tb/addr_audio" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addr_audio[1:0]</obj_property>
      <obj_property name="ObjectShortName">addr_audio[1:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
</wave_config>
