

================================================================
== Vivado HLS Report for 'pool_layer1'
================================================================
* Date:           Mon May 14 14:53:30 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        nnet_unroll
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.08|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7393|  7452|  7393|  7452|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |                        |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1                |  7392|  7428|       528|          -|          -|    14|    no    |
        | + pool_layer1_label11  |   525|   525|        36|         35|          1|    14|    yes   |
        |- pool_layer1_label9    |    20|    20|        10|          -|          -|     2|    no    |
        | + pool_layer1_label8   |     8|     8|         4|          -|          -|     2|    no    |
        +------------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|   2404|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    705|
|Register         |        -|      -|    1345|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1345|   3109|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |tmp_2_fu_958_p2                      |     *    |      0|  0|  41|           5|           8|
    |tmp_30_0_1_fu_974_p2                 |     *    |      0|  0|  41|           5|           8|
    |tmp_30_8_fu_2055_p2                  |     *    |      0|  0|  41|           5|           8|
    |contor_3_fu_952_p2                   |     +    |      0|  0|  18|          11|           7|
    |i_2_fu_2133_p2                       |     +    |      0|  0|  15|           5|           2|
    |indvars_iv_next_fu_1988_p2           |     +    |      0|  0|  19|          12|           4|
    |j_2_fu_1982_p2                       |     +    |      0|  0|  15|           5|           2|
    |k_2_8_fu_2039_p2                     |     +    |      0|  0|  10|           2|           1|
    |l_2_8_fu_2071_p2                     |     +    |      0|  0|  10|           2|           1|
    |tmp1_fu_2095_p2                      |     +    |      0|  0|  15|           8|           4|
    |tmp_11_fu_1138_p2                    |     +    |      0|  0|  20|          13|          13|
    |tmp_27_1_fu_1898_p2                  |     +    |      0|  0|  19|          12|           1|
    |tmp_27_3_fu_1937_p2                  |     +    |      0|  0|  19|          12|           1|
    |tmp_27_4_fu_1943_p2                  |     +    |      0|  0|  19|          12|           2|
    |tmp_27_5_fu_2000_p2                  |     +    |      0|  0|  19|          12|           2|
    |tmp_27_7_fu_1970_p2                  |     +    |      0|  0|  19|          12|           1|
    |tmp_29_8_fu_2045_p2                  |     +    |      0|  0|  15|           5|           5|
    |tmp_3111_8_fu_2081_p2                |     +    |      0|  0|  15|           5|           5|
    |tmp_34_0_0_1_fu_1364_p2              |     +    |      0|  0|  20|          13|          13|
    |tmp_34_0_1_1_fu_1378_p2              |     +    |      0|  0|  20|          13|          13|
    |tmp_34_0_1_fu_1374_p2                |     +    |      0|  0|  20|          13|          13|
    |tmp_34_1_0_1_fu_1402_p2              |     +    |      0|  0|  21|          14|          14|
    |tmp_34_1_1_1_fu_1712_p2              |     +    |      0|  0|  21|          14|          14|
    |tmp_34_1_1_fu_1553_p2                |     +    |      0|  0|  21|          14|          14|
    |tmp_34_1_fu_1158_p2                  |     +    |      0|  0|  21|          14|          14|
    |tmp_34_2_0_1_fu_1412_p2              |     +    |      0|  0|  21|          14|          14|
    |tmp_34_2_1_1_fu_1733_p2              |     +    |      0|  0|  21|          14|          14|
    |tmp_34_2_1_fu_1586_p2                |     +    |      0|  0|  21|          14|          14|
    |tmp_34_2_fu_1188_p2                  |     +    |      0|  0|  21|          14|          14|
    |tmp_34_3_0_1_fu_1422_p2              |     +    |      0|  0|  21|          14|          14|
    |tmp_34_3_1_1_fu_1742_p2              |     +    |      0|  0|  21|          14|          14|
    |tmp_34_3_1_fu_1595_p2                |     +    |      0|  0|  21|          14|          14|
    |tmp_34_3_fu_1217_p2                  |     +    |      0|  0|  21|          14|          14|
    |tmp_34_4_0_1_fu_1431_p2              |     +    |      0|  0|  21|          14|          14|
    |tmp_34_4_1_1_fu_1751_p2              |     +    |      0|  0|  21|          14|          14|
    |tmp_34_4_1_fu_1604_p2                |     +    |      0|  0|  21|          14|          14|
    |tmp_34_4_fu_1246_p2                  |     +    |      0|  0|  21|          14|          14|
    |tmp_34_5_0_1_fu_1440_p2              |     +    |      0|  0|  21|          14|          14|
    |tmp_34_5_1_1_fu_1755_p2              |     +    |      0|  0|  21|          14|          14|
    |tmp_34_5_1_fu_1613_p2                |     +    |      0|  0|  21|          14|          14|
    |tmp_34_5_fu_1275_p2                  |     +    |      0|  0|  21|          14|          14|
    |tmp_34_6_0_1_fu_1449_p2              |     +    |      0|  0|  21|          14|          14|
    |tmp_34_6_1_1_fu_1759_p2              |     +    |      0|  0|  21|          14|          14|
    |tmp_34_6_1_fu_1622_p2                |     +    |      0|  0|  21|          14|          14|
    |tmp_34_6_fu_1304_p2                  |     +    |      0|  0|  21|          14|          14|
    |tmp_34_7_0_1_fu_1462_p2              |     +    |      0|  0|  21|          14|          14|
    |tmp_34_7_1_1_fu_1763_p2              |     +    |      0|  0|  21|          14|          14|
    |tmp_34_7_1_fu_1631_p2                |     +    |      0|  0|  21|          14|          14|
    |tmp_34_7_fu_1333_p2                  |     +    |      0|  0|  21|          14|          14|
    |tmp_34_8_fu_2105_p2                  |     +    |      0|  0|  20|          13|          13|
    |tmp_4_fu_1994_p2                     |     +    |      0|  0|  18|          11|           4|
    |ap_predicate_tran38to39_state37      |    and   |      0|  0|   8|           1|           1|
    |exitcond3_8_fu_1976_p2               |   icmp   |      0|  0|  13|          12|          12|
    |exitcond4_8_fu_2033_p2               |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_8_fu_2065_p2                |   icmp   |      0|  0|   9|           2|           3|
    |grp_fu_841_p2                        |   icmp   |      0|  0|  18|          24|          24|
    |grp_fu_884_p2                        |   icmp   |      0|  0|  18|          24|          24|
    |grp_fu_890_p2                        |   icmp   |      0|  0|  18|          24|          24|
    |grp_fu_896_p2                        |   icmp   |      0|  0|  18|          24|          24|
    |grp_fu_902_p2                        |   icmp   |      0|  0|  18|          24|          24|
    |grp_fu_908_p2                        |   icmp   |      0|  0|  18|          24|          24|
    |grp_fu_914_p2                        |   icmp   |      0|  0|  18|          24|          24|
    |grp_fu_920_p2                        |   icmp   |      0|  0|  18|          24|          24|
    |grp_fu_926_p2                        |   icmp   |      0|  0|  18|          24|          24|
    |tmp_36_2_0_1_fu_1485_p2              |   icmp   |      0|  0|  18|          24|          24|
    |tmp_36_3_0_1_fu_1497_p2              |   icmp   |      0|  0|  18|          24|          24|
    |tmp_36_4_0_1_fu_1517_p2              |   icmp   |      0|  0|  18|          24|          24|
    |tmp_36_5_0_1_fu_1529_p2              |   icmp   |      0|  0|  18|          24|          24|
    |tmp_36_6_0_1_fu_1562_p2              |   icmp   |      0|  0|  18|          24|          24|
    |tmp_36_7_0_1_fu_1574_p2              |   icmp   |      0|  0|  18|          24|          24|
    |tmp_36_8_fu_2114_p2                  |   icmp   |      0|  0|  18|          24|          24|
    |tmp_3_fu_1120_p2                     |   icmp   |      0|  0|  11|           5|           4|
    |tmp_s_fu_932_p2                      |   icmp   |      0|  0|  11|           5|           4|
    |tmp_1_fu_942_p2                      |    or    |      0|  0|  18|          11|           4|
    |tmp_25_1_fu_1147_p2                  |    or    |      0|  0|  20|          13|           1|
    |tmp_25_2_fu_1178_p2                  |    or    |      0|  0|  20|          13|           2|
    |tmp_25_3_fu_1207_p2                  |    or    |      0|  0|  20|          13|           2|
    |tmp_25_4_fu_1236_p2                  |    or    |      0|  0|  20|          13|           3|
    |tmp_25_5_fu_1265_p2                  |    or    |      0|  0|  20|          13|           3|
    |tmp_25_6_fu_1294_p2                  |    or    |      0|  0|  20|          13|           3|
    |tmp_25_7_fu_1323_p2                  |    or    |      0|  0|  20|          13|           3|
    |tmp_25_8_fu_2014_p2                  |    or    |      0|  0|  20|          13|           4|
    |tmp_27_2_fu_1904_p2                  |    or    |      0|  0|  18|          11|           2|
    |tmp_27_6_fu_1928_p2                  |    or    |      0|  0|  18|          11|           3|
    |tmp_27_s_fu_1871_p2                  |    or    |      0|  0|  18|          11|           1|
    |tmp_29_0_s_fu_964_p2                 |    or    |      0|  0|  12|           5|           1|
    |tmp_3111_0_0_s_fu_1346_p2            |    or    |      0|  0|  12|           5|           1|
    |tmp_33_1_0_s_fu_980_p2               |    or    |      0|  0|  20|          13|           1|
    |tmp_33_1_1_s_fu_990_p2               |    or    |      0|  0|  20|          13|           1|
    |tmp_33_2_0_s_fu_1000_p2              |    or    |      0|  0|  20|          13|           2|
    |tmp_33_2_1_s_fu_1010_p2              |    or    |      0|  0|  20|          13|           2|
    |tmp_33_3_0_s_fu_1020_p2              |    or    |      0|  0|  20|          13|           2|
    |tmp_33_3_1_s_fu_1030_p2              |    or    |      0|  0|  20|          13|           2|
    |tmp_33_4_0_s_fu_1040_p2              |    or    |      0|  0|  20|          13|           3|
    |tmp_33_4_1_s_fu_1050_p2              |    or    |      0|  0|  20|          13|           3|
    |tmp_33_5_0_s_fu_1060_p2              |    or    |      0|  0|  20|          13|           3|
    |tmp_33_5_1_s_fu_1070_p2              |    or    |      0|  0|  20|          13|           3|
    |tmp_33_6_0_s_fu_1080_p2              |    or    |      0|  0|  20|          13|           3|
    |tmp_33_6_1_s_fu_1090_p2              |    or    |      0|  0|  20|          13|           3|
    |tmp_33_7_0_s_fu_1100_p2              |    or    |      0|  0|  20|          13|           3|
    |tmp_33_7_1_s_fu_1110_p2              |    or    |      0|  0|  20|          13|           3|
    |image_V_load_max_V_1_126_fu_1648_p3  |  select  |      0|  0|  13|           1|          13|
    |image_V_load_max_V_1_128_fu_1791_p3  |  select  |      0|  0|  13|           1|          13|
    |image_V_load_max_V_1_131_fu_1471_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_133_fu_1654_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_135_fu_1797_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_138_fu_1491_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_140_fu_1668_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_142_fu_1811_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_145_fu_1503_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_147_fu_1674_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_149_fu_1817_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_152_fu_1523_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_154_fu_1688_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_156_fu_1831_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_159_fu_1535_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_161_fu_1694_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_163_fu_1837_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_166_fu_1568_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_168_fu_1721_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_170_fu_1859_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_173_fu_1580_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_175_fu_1727_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_177_fu_1865_p3  |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_1_fu_1171_p3    |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_2_fu_1200_p3    |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_3_fu_1229_p3    |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_4_fu_1258_p3    |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_5_fu_1287_p3    |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_6_fu_1316_p3    |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_7_fu_1386_p3    |  select  |      0|  0|  14|           1|          14|
    |image_V_load_max_V_1_8_fu_2120_p3    |  select  |      0|  0|  24|           1|          24|
    |image_V_load_max_V_1_fu_1396_p3      |  select  |      0|  0|  13|           1|          13|
    |ap_enable_pp0                        |    xor   |      0|  0|   8|           1|           2|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|2404|        1382|        1458|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+-----+-----------+-----+-----------+
    |            Name            | LUT | Input Size| Bits| Total Bits|
    +----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                   |  201|         46|    1|         46|
    |ap_enable_reg_pp0_iter1     |    9|          2|    1|          2|
    |ap_phi_mux_j_phi_fu_811_p4  |    9|          2|    5|         10|
    |contor_1_reg_796            |    9|          2|   11|         22|
    |contor_reg_762              |    9|          2|   11|         22|
    |i_reg_774                   |    9|          2|    5|         10|
    |image_V_address0            |  165|         37|   13|        481|
    |image_V_address1            |  165|         37|   13|        481|
    |indvars_iv_reg_786          |    9|          2|   12|         24|
    |j_reg_807                   |    9|          2|    5|         10|
    |k_8_reg_819                 |    9|          2|    2|          4|
    |l_8_reg_830                 |    9|          2|    2|          4|
    |max_V_0_8_fu_94             |    9|          2|   24|         48|
    |output_V_address0           |   33|          6|   11|         66|
    |output_V_address1           |   27|          5|   11|         55|
    |output_V_d0                 |   15|          3|   24|         72|
    |reg_851                     |    9|          2|   24|         48|
    +----------------------------+-----+-----------+-----+-----------+
    |Total                       |  705|        156|  175|       1405|
    +----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |  45|   0|   45|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_reg_exit_tran_pp0               |   1|   0|    2|          1|
    |contor_1_reg_796                   |  11|   0|   11|          0|
    |contor_3_reg_2148                  |  11|   0|   11|          0|
    |contor_reg_762                     |  11|   0|   11|          0|
    |exitcond3_8_reg_3059               |   1|   0|    1|          0|
    |i_reg_774                          |   5|   0|    5|          0|
    |image_V_load_max_V_1_126_reg_2756  |  10|   0|   13|          3|
    |image_V_load_max_V_1_128_reg_2923  |  10|   0|   13|          3|
    |image_V_load_max_V_1_131_reg_2599  |  11|   0|   14|          3|
    |image_V_load_max_V_1_133_reg_2762  |  11|   0|   14|          3|
    |image_V_load_max_V_1_135_reg_2928  |  11|   0|   14|          3|
    |image_V_load_max_V_1_138_reg_2615  |  11|   0|   14|          3|
    |image_V_load_max_V_1_140_reg_2778  |  11|   0|   14|          3|
    |image_V_load_max_V_1_142_reg_2943  |  11|   0|   14|          3|
    |image_V_load_max_V_1_145_reg_2621  |  11|   0|   14|          3|
    |image_V_load_max_V_1_147_reg_2784  |  11|   0|   14|          3|
    |image_V_load_max_V_1_149_reg_2948  |  11|   0|   14|          3|
    |image_V_load_max_V_1_152_reg_2637  |  11|   0|   14|          3|
    |image_V_load_max_V_1_154_reg_2800  |  11|   0|   14|          3|
    |image_V_load_max_V_1_156_reg_2963  |  11|   0|   14|          3|
    |image_V_load_max_V_1_159_reg_2643  |  11|   0|   14|          3|
    |image_V_load_max_V_1_161_reg_2806  |  11|   0|   14|          3|
    |image_V_load_max_V_1_163_reg_2968  |  11|   0|   14|          3|
    |image_V_load_max_V_1_166_reg_2674  |  11|   0|   14|          3|
    |image_V_load_max_V_1_168_reg_2837  |  11|   0|   14|          3|
    |image_V_load_max_V_1_170_reg_2993  |  11|   0|   14|          3|
    |image_V_load_max_V_1_173_reg_2680  |  11|   0|   14|          3|
    |image_V_load_max_V_1_175_reg_2843  |  11|   0|   14|          3|
    |image_V_load_max_V_1_177_reg_2998  |  11|   0|   14|          3|
    |image_V_load_max_V_1_1_reg_2308    |  11|   0|   14|          3|
    |image_V_load_max_V_1_2_reg_2334    |  11|   0|   14|          3|
    |image_V_load_max_V_1_3_reg_2360    |  11|   0|   14|          3|
    |image_V_load_max_V_1_4_reg_2386    |  11|   0|   14|          3|
    |image_V_load_max_V_1_5_reg_2412    |  11|   0|   14|          3|
    |image_V_load_max_V_1_6_reg_2438    |  11|   0|   14|          3|
    |image_V_load_max_V_1_7_reg_2496    |  11|   0|   14|          3|
    |image_V_load_max_V_1_reg_2518      |  10|   0|   13|          3|
    |indvars_iv_next_reg_3068           |  12|   0|   12|          0|
    |indvars_iv_reg_786                 |  12|   0|   12|          0|
    |j_2_reg_3063                       |   5|   0|    5|          0|
    |j_reg_807                          |   5|   0|    5|          0|
    |k_2_8_reg_3093                     |   2|   0|    2|          0|
    |k_8_reg_819                        |   2|   0|    2|          0|
    |l_2_8_reg_3106                     |   2|   0|    2|          0|
    |l_8_reg_830                        |   2|   0|    2|          0|
    |max_V_0_8_fu_94                    |  24|   0|   24|          0|
    |reg_851                            |  24|   0|   24|          0|
    |reg_856                            |  24|   0|   24|          0|
    |reg_860                            |  24|   0|   24|          0|
    |reg_864                            |  24|   0|   24|          0|
    |reg_868                            |  24|   0|   24|          0|
    |reg_872                            |  24|   0|   24|          0|
    |reg_876                            |  24|   0|   24|          0|
    |reg_880                            |  24|   0|   24|          0|
    |tmp_11_reg_2258                    |  10|   0|   13|          3|
    |tmp_25_1_reg_2288                  |  10|   0|   13|          3|
    |tmp_25_2_reg_2314                  |  10|   0|   13|          3|
    |tmp_25_3_reg_2340                  |  10|   0|   13|          3|
    |tmp_25_4_reg_2366                  |  10|   0|   13|          3|
    |tmp_25_5_reg_2392                  |  10|   0|   13|          3|
    |tmp_25_6_reg_2418                  |  10|   0|   13|          3|
    |tmp_25_7_reg_2444                  |  10|   0|   13|          3|
    |tmp_27_2_cast_reg_3039             |   9|   0|   12|          3|
    |tmp_27_2_reg_3018                  |   9|   0|   11|          2|
    |tmp_27_6_reg_3033                  |   8|   0|   11|          3|
    |tmp_27_7_reg_3054                  |   9|   0|   12|          3|
    |tmp_27_s_reg_3003                  |  10|   0|   11|          1|
    |tmp_2_reg_2153                     |  10|   0|   13|          3|
    |tmp_30_0_1_reg_2159                |  10|   0|   13|          3|
    |tmp_30_8_reg_3098                  |  10|   0|   13|          3|
    |tmp_32_0_0_1_cast1_reg_2502        |   4|   0|   14|         10|
    |tmp_32_0_0_1_reg_2469              |   4|   0|    8|          4|
    |tmp_32_0_cast1_reg_2271            |   5|   0|   14|          9|
    |tmp_33_1_0_cast_reg_2165           |  10|   0|   14|          4|
    |tmp_33_1_1_cast_reg_2171           |  10|   0|   14|          4|
    |tmp_33_2_0_cast_reg_2177           |  10|   0|   14|          4|
    |tmp_33_2_1_cast_reg_2183           |  10|   0|   14|          4|
    |tmp_33_3_0_cast_reg_2189           |  10|   0|   14|          4|
    |tmp_33_3_1_cast_reg_2195           |  10|   0|   14|          4|
    |tmp_33_4_0_cast_reg_2201           |  10|   0|   14|          4|
    |tmp_33_4_1_cast_reg_2207           |  10|   0|   14|          4|
    |tmp_33_5_0_cast_reg_2213           |  10|   0|   14|          4|
    |tmp_33_5_1_cast_reg_2219           |  10|   0|   14|          4|
    |tmp_33_6_0_cast_reg_2225           |  10|   0|   14|          4|
    |tmp_33_6_1_cast_reg_2231           |  10|   0|   14|          4|
    |tmp_33_7_0_cast_reg_2237           |  10|   0|   14|          4|
    |tmp_33_7_1_cast_reg_2243           |  10|   0|   14|          4|
    |tmp_34_0_0_1_reg_2474              |  10|   0|   13|          3|
    |tmp_34_0_1_1_reg_2490              |  10|   0|   13|          3|
    |tmp_34_0_1_reg_2484                |  10|   0|   13|          3|
    |tmp_34_1_0_1_reg_2524              |  11|   0|   14|          3|
    |tmp_34_1_1_1_reg_2827              |  11|   0|   14|          3|
    |tmp_34_1_1_reg_2664                |  11|   0|   14|          3|
    |tmp_34_1_reg_2298                  |  11|   0|   14|          3|
    |tmp_34_2_0_1_reg_2534              |  11|   0|   14|          3|
    |tmp_34_2_1_1_reg_2849              |  11|   0|   14|          3|
    |tmp_34_2_1_reg_2686                |  11|   0|   14|          3|
    |tmp_34_2_reg_2324                  |  11|   0|   14|          3|
    |tmp_34_3_0_1_reg_2544              |  11|   0|   14|          3|
    |tmp_34_3_1_1_reg_2859              |  11|   0|   14|          3|
    |tmp_34_3_1_reg_2696                |  11|   0|   14|          3|
    |tmp_34_3_reg_2350                  |  11|   0|   14|          3|
    |tmp_34_4_0_1_reg_2554              |  11|   0|   14|          3|
    |tmp_34_4_1_1_reg_2869              |  11|   0|   14|          3|
    |tmp_34_4_1_reg_2706                |  11|   0|   14|          3|
    |tmp_34_4_reg_2376                  |  11|   0|   14|          3|
    |tmp_34_5_0_1_reg_2564              |  11|   0|   14|          3|
    |tmp_34_5_1_1_reg_2875              |  11|   0|   14|          3|
    |tmp_34_5_1_reg_2716                |  11|   0|   14|          3|
    |tmp_34_5_reg_2402                  |  11|   0|   14|          3|
    |tmp_34_6_0_1_reg_2574              |  11|   0|   14|          3|
    |tmp_34_6_1_1_reg_2881              |  11|   0|   14|          3|
    |tmp_34_6_1_reg_2726                |  11|   0|   14|          3|
    |tmp_34_6_reg_2428                  |  11|   0|   14|          3|
    |tmp_34_7_0_1_reg_2589              |  11|   0|   14|          3|
    |tmp_34_7_1_1_reg_2887              |  11|   0|   14|          3|
    |tmp_34_7_1_reg_2736                |  11|   0|   14|          3|
    |tmp_34_7_reg_2454                  |  11|   0|   14|          3|
    |tmp_34_8_reg_3111                  |  10|   0|   13|          3|
    |tmp_3_reg_2249                     |   1|   0|    1|          0|
    |tmp_5_cast_reg_2253                |   5|   0|   13|          8|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1345|   0| 1667|        322|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  pool_layer1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  pool_layer1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  pool_layer1 | return value |
|ap_done            | out |    1| ap_ctrl_hs |  pool_layer1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  pool_layer1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  pool_layer1 | return value |
|output_V_address0  | out |   11|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |   24|  ap_memory |   output_V   |     array    |
|output_V_address1  | out |   11|  ap_memory |   output_V   |     array    |
|output_V_ce1       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we1       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d1        | out |   24|  ap_memory |   output_V   |     array    |
|image_V_address0   | out |   13|  ap_memory |    image_V   |     array    |
|image_V_ce0        | out |    1|  ap_memory |    image_V   |     array    |
|image_V_q0         |  in |   24|  ap_memory |    image_V   |     array    |
|image_V_address1   | out |   13|  ap_memory |    image_V   |     array    |
|image_V_ce1        | out |    1|  ap_memory |    image_V   |     array    |
|image_V_q1         |  in |   24|  ap_memory |    image_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

