project:
  title: "MBIST/MBISR"
  author: "Your Name"
  description: "Memory Built-In Self Test / Memory Built-In Self Repair"

digital:
  source: "verilog"
  top_module: "tt_um_aksp_mbist_mbisr"
  language: "systemverilog"

clock:
  pin: ui0
  frequency: 10000000

pinout:
  ui:
    - [ui0, "Clock", "IN"]
    - [ui1, "Reset", "IN"]
    - [ui2, "Test Enable", "IN"]
    - [ui3, "BIST Start", "IN"]
    - [ui4, "Input 4", "IN"]
    - [ui5, "Input 5", "IN"]
    - [ui6, "Input 6", "IN"]
    - [ui7, "Input 7", "IN"]
  
  uo:
    - [uo0, "BIST Done", "OUT"]
    - [uo1, "Pass/Fail", "OUT"]
    - [uo2, "Error", "OUT"]
    - [uo3, "Repair Complete", "OUT"]
    - [uo4, "Status 0", "OUT"]
    - [uo5, "Status 1", "OUT"]
    - [uo6, "Status 2", "OUT"]
    - [uo7, "Status 3", "OUT"]
  
  uio:
    - [uio0, "Bidirectional 0", "BIDIR"]
    - [uio1, "Bidirectional 1", "BIDIR"]
    - [uio2, "Bidirectional 2", "BIDIR"]
    - [uio3, "Bidirectional 3", "BIDIR"]
    - [uio4, "Bidirectional 4", "BIDIR"]
    - [uio5, "Bidirectional 5", "BIDIR"]
    - [uio6, "Bidirectional 6", "BIDIR"]
    - [uio7, "Bidirectional 7", "BIDIR"]
