Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Oct 10 21:38:39 2022
| Host         : DESKTOP-SOJGS7H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.732     -770.493                    344                 7327        0.079        0.000                      0                 7327        1.100        0.000                       0                  3099  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0          -1.807      -11.499                      7                   14        0.154        0.000                      0                   14        4.232        0.000                       0                   268  
  clkout2          33.996        0.000                      0                  298        0.079        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          39.476        0.000                      0                 4776        0.115        0.000                      0                 4776       49.600        0.000                       0                  2665  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -1.640     -235.900                    311                  585        0.260        0.000                      0                  585  
clkout3       clkout0            -4.732     -698.857                    188                  192        1.123        0.000                      0                  192  
clkout0       clkout2             6.123        0.000                      0                   12        0.165        0.000                      0                   12  
clkout3       clkout2             8.468        0.000                      0                  135        4.719        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 91.915        0.000                      0                 1621        0.480        0.000                      0                 1621  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            7  Failing Endpoints,  Worst Slack       -1.807ns,  Total Violation      -11.499ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.807ns  (required time - arrival time)
  Source:                 vga/code_exe_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.405ns  (logic 0.941ns (14.692%)  route 5.464ns (85.308%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 3.279 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.873     3.279    vga/CLK_OUT1
    SLICE_X2Y46          FDRE                                         r  vga/code_exe_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.263     3.542 r  vga/code_exe_reg[5]/Q
                         net (fo=23, routed)          2.040     5.582    vga/c2i3/Q[5]
    SLICE_X38Y28         LUT5 (Prop_lut5_I3_O)        0.043     5.625 r  vga/c2i3/i_/ascii_code[6]_i_218/O
                         net (fo=113, routed)         0.490     6.115    vga/c2i3/code_exe_reg[2]_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I0_O)        0.043     6.158 r  vga/c2i3/i_/ascii_code[3]_i_284/O
                         net (fo=3, routed)           0.708     6.866    vga/c2i3/i_/ascii_code[3]_i_284_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I2_O)        0.043     6.909 r  vga/c2i3/i_/ascii_code[3]_i_301/O
                         net (fo=1, routed)           0.316     7.225    vga/U12/ascii_code_reg[3]_i_66_1
    SLICE_X47Y24         LUT6 (Prop_lut6_I0_O)        0.043     7.268 r  vga/U12/ascii_code[3]_i_157/O
                         net (fo=1, routed)           0.000     7.268    vga/U12/ascii_code[3]_i_157_n_0
    SLICE_X47Y24         MUXF7 (Prop_muxf7_I0_O)      0.107     7.375 r  vga/U12/ascii_code_reg[3]_i_66/O
                         net (fo=1, routed)           0.432     7.807    vga/U12/ascii_code_reg[3]_i_66_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124     7.931 r  vga/U12/ascii_code[3]_i_26/O
                         net (fo=1, routed)           0.000     7.931    vga/U12/ascii_code[3]_i_26_n_0
    SLICE_X45Y28         MUXF7 (Prop_muxf7_I1_O)      0.108     8.039 r  vga/U12/ascii_code_reg[3]_i_12/O
                         net (fo=1, routed)           1.238     9.277    vga/U12/data2[3]
    SLICE_X26Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.401 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.239     9.641    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X26Y75         LUT6 (Prop_lut6_I3_O)        0.043     9.684 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     9.684    vga/U12_n_8
    SLICE_X26Y75         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.486     8.580    vga/CLK_OUT1
    SLICE_X26Y75         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.672     7.909    
                         clock uncertainty           -0.066     7.843    
    SLICE_X26Y75         FDRE (Setup_fdre_C_D)        0.034     7.877    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                 -1.807    

Slack (VIOLATED) :        -1.710ns  (required time - arrival time)
  Source:                 vga/code_exe_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.351ns  (logic 0.781ns (12.298%)  route 5.570ns (87.702%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 3.279 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.873     3.279    vga/CLK_OUT1
    SLICE_X3Y44          FDRE                                         r  vga/code_exe_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.209     3.488 f  vga/code_exe_reg[30]/Q
                         net (fo=78, routed)          2.156     5.644    vga/code_exe[30]
    SLICE_X43Y28         LUT4 (Prop_lut4_I0_O)        0.126     5.770 r  vga/ascii_code[6]_i_222/O
                         net (fo=7, routed)           0.542     6.312    vga/c2i3/i_/ascii_code[6]_i_106_0
    SLICE_X43Y27         LUT5 (Prop_lut5_I1_O)        0.043     6.355 r  vga/c2i3/i_/ascii_code[5]_i_89/O
                         net (fo=4, routed)           0.293     6.648    vga/c2i3_n_102
    SLICE_X47Y26         LUT6 (Prop_lut6_I4_O)        0.043     6.691 r  vga/ascii_code[5]_i_91/O
                         net (fo=1, routed)           0.371     7.062    vga/U12/ascii_code[5]_i_17_5
    SLICE_X47Y26         LUT6 (Prop_lut6_I0_O)        0.043     7.105 r  vga/U12/ascii_code[5]_i_39/O
                         net (fo=1, routed)           0.752     7.857    vga/U12/ascii_code[5]_i_39_n_0
    SLICE_X45Y43         LUT6 (Prop_lut6_I5_O)        0.043     7.900 r  vga/U12/ascii_code[5]_i_17/O
                         net (fo=1, routed)           0.000     7.900    vga/U12/ascii_code[5]_i_17_n_0
    SLICE_X45Y43         MUXF7 (Prop_muxf7_I0_O)      0.107     8.007 r  vga/U12/ascii_code_reg[5]_i_8/O
                         net (fo=1, routed)           0.890     8.897    vga/U12/data2[5]
    SLICE_X38Y67         LUT6 (Prop_lut6_I1_O)        0.124     9.021 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.566     9.586    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X20Y67         LUT6 (Prop_lut6_I3_O)        0.043     9.629 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     9.629    vga/U12_n_6
    SLICE_X20Y67         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.497     8.591    vga/CLK_OUT1
    SLICE_X20Y67         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.672     7.920    
                         clock uncertainty           -0.066     7.854    
    SLICE_X20Y67         FDRE (Setup_fdre_C_D)        0.066     7.920    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                 -1.710    

Slack (VIOLATED) :        -1.700ns  (required time - arrival time)
  Source:                 vga/code_exe_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.307ns  (logic 0.763ns (12.098%)  route 5.544ns (87.902%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 3.279 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.873     3.279    vga/CLK_OUT1
    SLICE_X2Y46          FDRE                                         r  vga/code_exe_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.263     3.542 r  vga/code_exe_reg[5]/Q
                         net (fo=23, routed)          2.040     5.582    vga/c2i3/Q[5]
    SLICE_X38Y28         LUT5 (Prop_lut5_I3_O)        0.043     5.625 f  vga/c2i3/i_/ascii_code[6]_i_218/O
                         net (fo=113, routed)         0.471     6.096    vga/c2i3/code_exe_reg[2]_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.043     6.139 r  vga/c2i3/i_/ascii_code[6]_i_205/O
                         net (fo=18, routed)          0.742     6.881    vga/U12/inst_exe[24]
    SLICE_X44Y22         LUT6 (Prop_lut6_I2_O)        0.043     6.924 r  vga/U12/ascii_code[2]_i_122/O
                         net (fo=1, routed)           0.404     7.328    vga/U12/ascii_code[2]_i_122_n_0
    SLICE_X43Y24         LUT5 (Prop_lut5_I4_O)        0.043     7.371 r  vga/U12/ascii_code[2]_i_56/O
                         net (fo=1, routed)           0.000     7.371    vga/U12/ascii_code[2]_i_56_n_0
    SLICE_X43Y24         MUXF7 (Prop_muxf7_I0_O)      0.120     7.491 r  vga/U12/ascii_code_reg[2]_i_24/O
                         net (fo=1, routed)           0.909     8.400    vga/U12/ascii_code_reg[2]_i_24_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.122     8.522 r  vga/U12/ascii_code[2]_i_11/O
                         net (fo=1, routed)           0.828     9.350    vga/U12/data2[2]
    SLICE_X33Y60         LUT6 (Prop_lut6_I4_O)        0.043     9.393 r  vga/U12/ascii_code[2]_i_3/O
                         net (fo=1, routed)           0.149     9.543    vga/U12/ascii_code[2]_i_3_n_0
    SLICE_X33Y60         LUT6 (Prop_lut6_I3_O)        0.043     9.586 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     9.586    vga/U12_n_9
    SLICE_X33Y60         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.496     8.590    vga/CLK_OUT1
    SLICE_X33Y60         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.672     7.919    
                         clock uncertainty           -0.066     7.853    
    SLICE_X33Y60         FDRE (Setup_fdre_C_D)        0.033     7.886    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.886    
                         arrival time                          -9.586    
  -------------------------------------------------------------------
                         slack                                 -1.700    

Slack (VIOLATED) :        -1.644ns  (required time - arrival time)
  Source:                 vga/code_exe_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.239ns  (logic 0.752ns (12.053%)  route 5.487ns (87.947%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.421ns = ( 8.579 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 3.279 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.873     3.279    vga/CLK_OUT1
    SLICE_X2Y46          FDRE                                         r  vga/code_exe_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.263     3.542 r  vga/code_exe_reg[5]/Q
                         net (fo=23, routed)          2.040     5.582    vga/c2i3/Q[5]
    SLICE_X38Y28         LUT5 (Prop_lut5_I3_O)        0.043     5.625 f  vga/c2i3/i_/ascii_code[6]_i_218/O
                         net (fo=113, routed)         0.471     6.096    vga/c2i3/code_exe_reg[2]_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.043     6.139 r  vga/c2i3/i_/ascii_code[6]_i_205/O
                         net (fo=18, routed)          0.725     6.864    vga/c2i3/inst_exe[24]
    SLICE_X45Y26         LUT5 (Prop_lut5_I1_O)        0.043     6.907 r  vga/c2i3/i_/ascii_code[4]_i_133/O
                         net (fo=1, routed)           0.339     7.246    vga/U12/inst_exe[2]
    SLICE_X48Y26         LUT6 (Prop_lut6_I3_O)        0.043     7.289 r  vga/U12/ascii_code[4]_i_58/O
                         net (fo=1, routed)           0.000     7.289    vga/U12/ascii_code[4]_i_58_n_0
    SLICE_X48Y26         MUXF7 (Prop_muxf7_I0_O)      0.107     7.396 r  vga/U12/ascii_code_reg[4]_i_23/O
                         net (fo=1, routed)           0.935     8.331    vga/U12/ascii_code_reg[4]_i_23_n_0
    SLICE_X47Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.455 r  vga/U12/ascii_code[4]_i_9/O
                         net (fo=1, routed)           0.818     9.273    vga/U12/data2[4]
    SLICE_X40Y69         LUT6 (Prop_lut6_I4_O)        0.043     9.316 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.159     9.475    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X40Y69         LUT6 (Prop_lut6_I3_O)        0.043     9.518 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000     9.518    vga/U12_n_7
    SLICE_X40Y69         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.485     8.579    vga/CLK_OUT1
    SLICE_X40Y69         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.672     7.908    
                         clock uncertainty           -0.066     7.842    
    SLICE_X40Y69         FDRE (Setup_fdre_C_D)        0.033     7.875    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.875    
                         arrival time                          -9.518    
  -------------------------------------------------------------------
                         slack                                 -1.644    

Slack (VIOLATED) :        -1.622ns  (required time - arrival time)
  Source:                 vga/code_exe_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.224ns  (logic 0.607ns (9.753%)  route 5.617ns (90.247%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 3.279 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.873     3.279    vga/CLK_OUT1
    SLICE_X2Y46          FDRE                                         r  vga/code_exe_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.263     3.542 r  vga/code_exe_reg[5]/Q
                         net (fo=23, routed)          2.040     5.582    vga/c2i3/Q[5]
    SLICE_X38Y28         LUT5 (Prop_lut5_I3_O)        0.043     5.625 f  vga/c2i3/i_/ascii_code[6]_i_218/O
                         net (fo=113, routed)         0.471     6.096    vga/c2i3/code_exe_reg[2]_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I0_O)        0.043     6.139 r  vga/c2i3/i_/ascii_code[6]_i_205/O
                         net (fo=18, routed)          0.379     6.518    vga/c2i3/inst_exe[24]
    SLICE_X41Y29         LUT5 (Prop_lut5_I0_O)        0.043     6.561 r  vga/c2i3/i_/ascii_code[1]_i_151/O
                         net (fo=1, routed)           0.550     7.111    vga/U12/ascii_code[1]_i_23_1
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.043     7.154 r  vga/U12/ascii_code[1]_i_60/O
                         net (fo=1, routed)           0.230     7.384    vga/U12/ascii_code[1]_i_60_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.043     7.427 r  vga/U12/ascii_code[1]_i_23/O
                         net (fo=1, routed)           1.010     8.437    vga/U12/ascii_code[1]_i_23_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I1_O)        0.043     8.480 r  vga/U12/ascii_code[1]_i_11/O
                         net (fo=1, routed)           0.671     9.151    vga/U12/data2[1]
    SLICE_X37Y65         LUT6 (Prop_lut6_I4_O)        0.043     9.194 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.265     9.460    vga/U12/ascii_code[1]_i_3_n_0
    SLICE_X36Y65         LUT6 (Prop_lut6_I3_O)        0.043     9.503 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     9.503    vga/U12_n_10
    SLICE_X36Y65         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.490     8.584    vga/CLK_OUT1
    SLICE_X36Y65         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.672     7.913    
                         clock uncertainty           -0.066     7.847    
    SLICE_X36Y65         FDRE (Setup_fdre_C_D)        0.034     7.881    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                 -1.622    

Slack (VIOLATED) :        -1.532ns  (required time - arrival time)
  Source:                 vga/code_exe_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.126ns  (logic 0.709ns (11.573%)  route 5.417ns (88.427%))
  Logic Levels:           7  (LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.721ns = ( 3.279 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.873     3.279    vga/CLK_OUT1
    SLICE_X2Y46          FDRE                                         r  vga/code_exe_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.263     3.542 r  vga/code_exe_reg[5]/Q
                         net (fo=23, routed)          2.040     5.582    vga/c2i3/Q[5]
    SLICE_X38Y28         LUT5 (Prop_lut5_I3_O)        0.043     5.625 r  vga/c2i3/i_/ascii_code[6]_i_218/O
                         net (fo=113, routed)         0.586     6.211    vga/c2i3_n_1
    SLICE_X36Y26         LUT6 (Prop_lut6_I3_O)        0.043     6.254 r  vga/ascii_code[6]_i_206/O
                         net (fo=15, routed)          0.864     7.118    vga/U12/ascii_code_reg[3]_i_66_0
    SLICE_X48Y24         LUT6 (Prop_lut6_I4_O)        0.043     7.161 r  vga/U12/ascii_code[6]_i_102/O
                         net (fo=1, routed)           0.000     7.161    vga/U12/ascii_code[6]_i_102_n_0
    SLICE_X48Y24         MUXF7 (Prop_muxf7_I0_O)      0.107     7.268 r  vga/U12/ascii_code_reg[6]_i_54/O
                         net (fo=1, routed)           0.999     8.267    vga/U12/ascii_code_reg[6]_i_54_n_0
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124     8.391 r  vga/U12/ascii_code[6]_i_27/O
                         net (fo=1, routed)           0.779     9.170    vga/U12/data2[6]
    SLICE_X33Y74         LUT6 (Prop_lut6_I4_O)        0.043     9.213 r  vga/U12/ascii_code[6]_i_8/O
                         net (fo=1, routed)           0.149     9.362    vga/U12/ascii_code[6]_i_8_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I3_O)        0.043     9.405 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     9.405    vga/U12_n_5
    SLICE_X33Y74         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.484     8.578    vga/CLK_OUT1
    SLICE_X33Y74         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.672     7.907    
                         clock uncertainty           -0.066     7.841    
    SLICE_X33Y74         FDRE (Setup_fdre_C_D)        0.033     7.874    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -9.405    
  -------------------------------------------------------------------
                         slack                                 -1.532    

Slack (VIOLATED) :        -1.486ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.087ns  (logic 0.718ns (11.795%)  route 5.369ns (88.205%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.722ns = ( 3.278 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.872     3.278    vga/CLK_OUT1
    SLICE_X0Y43          FDRE                                         r  vga/code_wb_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDRE (Prop_fdre_C_Q)         0.228     3.506 f  vga/code_wb_reg[30]/Q
                         net (fo=79, routed)          2.536     6.041    vga/c2i5/Q[30]
    SLICE_X49Y57         LUT4 (Prop_lut4_I0_O)        0.043     6.084 f  vga/c2i5/i_/ascii_code[6]_i_355/O
                         net (fo=16, routed)          0.554     6.639    vga/c2i5_n_8
    SLICE_X38Y57         LUT6 (Prop_lut6_I2_O)        0.043     6.682 f  vga/ascii_code[6]_i_198/O
                         net (fo=14, routed)          0.929     7.611    vga/U12/ascii_code_reg[3]_i_55_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I0_O)        0.043     7.654 f  vga/U12/ascii_code[0]_inv_i_123/O
                         net (fo=1, routed)           0.000     7.654    vga/U12/ascii_code[0]_inv_i_123_n_0
    SLICE_X49Y60         MUXF7 (Prop_muxf7_I1_O)      0.108     7.762 f  vga/U12/ascii_code_reg[0]_inv_i_56/O
                         net (fo=1, routed)           0.322     8.084    vga/U12/ascii_code_reg[0]_inv_i_56_n_0
    SLICE_X46Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.208 f  vga/U12/ascii_code[0]_inv_i_23/O
                         net (fo=1, routed)           0.349     8.557    vga/U12/ascii_code[0]_inv_i_23_n_0
    SLICE_X44Y63         LUT5 (Prop_lut5_I1_O)        0.043     8.600 f  vga/U12/ascii_code[0]_inv_i_9/O
                         net (fo=1, routed)           0.581     9.181    vga/U12/ascii_code[0]_inv_i_9_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I2_O)        0.043     9.224 f  vga/U12/ascii_code[0]_inv_i_3/O
                         net (fo=1, routed)           0.098     9.322    vga/U12/ascii_code[0]_inv_i_3_n_0
    SLICE_X33Y70         LUT6 (Prop_lut6_I3_O)        0.043     9.365 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     9.365    vga/U12_n_11
    SLICE_X33Y70         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.489     8.583    vga/CLK_OUT1
    SLICE_X33Y70         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.672     7.912    
                         clock uncertainty           -0.066     7.846    
    SLICE_X33Y70         FDRE (Setup_fdre_C_D)        0.034     7.880    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.880    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 -1.486    

Slack (MET) :             8.420ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.223ns (20.682%)  route 0.855ns (79.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.962ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.632    -1.962    vga/CLK_OUT1
    SLICE_X33Y60         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.223    -1.739 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.855    -0.884    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.523     8.617    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.018    
                         clock uncertainty           -0.066     7.952    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     7.536    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  8.420    

Slack (MET) :             8.465ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.223ns (21.407%)  route 0.819ns (78.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.624    -1.970    vga/CLK_OUT1
    SLICE_X36Y65         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.819    -0.928    vga/FONT_8X16/ADDR[8]
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.523     8.617    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.018    
                         clock uncertainty           -0.066     7.952    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.416     7.536    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  8.465    

Slack (MET) :             8.485ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.223ns (21.736%)  route 0.803ns (78.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.383ns = ( 8.617 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.975ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.619    -1.975    vga/CLK_OUT1
    SLICE_X40Y69         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.223    -1.752 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.803    -0.949    vga/FONT_8X16/ADDR[11]
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.523     8.617    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.018    
                         clock uncertainty           -0.066     7.952    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.416     7.536    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.536    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  8.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.100ns (24.825%)  route 0.303ns (75.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.677    -0.516    vga/CLK_OUT1
    SLICE_X26Y75         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.416 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.303    -0.113    vga/FONT_8X16/ADDR[10]
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.951    -0.508    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.450    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.267    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.100ns (23.300%)  route 0.329ns (76.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.674    -0.519    vga/CLK_OUT1
    SLICE_X33Y74         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y74         FDRE (Prop_fdre_C_Q)         0.100    -0.419 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.329    -0.089    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.951    -0.508    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.450    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.267    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.118ns (26.542%)  route 0.327ns (73.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.688    -0.505    vga/CLK_OUT1
    SLICE_X20Y67         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y67         FDRE (Prop_fdre_C_Q)         0.118    -0.387 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.327    -0.060    vga/FONT_8X16/ADDR[12]
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.951    -0.508    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.450    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.267    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.100ns (20.815%)  route 0.380ns (79.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.678    -0.515    vga/CLK_OUT1
    SLICE_X33Y70         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y70         FDRE (Prop_fdre_C_Q)         0.100    -0.415 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.380    -0.034    vga/FONT_8X16/ADDR[7]
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.951    -0.508    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.450    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.267    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.100ns (18.217%)  route 0.449ns (81.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.676    -0.517    vga/CLK_OUT1
    SLICE_X40Y69         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.100    -0.417 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.449     0.032    vga/FONT_8X16/ADDR[11]
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.951    -0.508    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.450    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.267    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.100ns (17.899%)  route 0.459ns (82.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X36Y65         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y65         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.459     0.046    vga/FONT_8X16/ADDR[8]
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.951    -0.508    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.450    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.267    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                           0.046    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.100ns (17.293%)  route 0.478ns (82.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.685    -0.508    vga/CLK_OUT1
    SLICE_X33Y60         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.100    -0.408 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.478     0.071    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.951    -0.508    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.450    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.267    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 vga/strdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.184ns (25.424%)  route 0.540ns (74.576%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.686    -0.507    vga/CLK_OUT1
    SLICE_X17Y79         FDRE                                         r  vga/strdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y79         FDRE (Prop_fdre_C_Q)         0.100    -0.407 r  vga/strdata_reg[19]/Q
                         net (fo=1, routed)           0.083    -0.324    vga/U12/strdata[17]
    SLICE_X16Y79         LUT6 (Prop_lut6_I1_O)        0.028    -0.296 r  vga/U12/ascii_code[3]_i_7/O
                         net (fo=1, routed)           0.193    -0.103    vga/U12/ascii_code[3]_i_7_n_0
    SLICE_X14Y75         LUT6 (Prop_lut6_I2_O)        0.028    -0.075 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.265     0.189    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X26Y75         LUT6 (Prop_lut6_I1_O)        0.028     0.217 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.217    vga/U12_n_8
    SLICE_X26Y75         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.914    -0.544    vga/CLK_OUT1
    SLICE_X26Y75         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.058    -0.487    
    SLICE_X26Y75         FDRE (Hold_fdre_C_D)         0.060    -0.427    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 vga/strdata_reg[38]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.292ns (31.523%)  route 0.634ns (68.477%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.682    -0.511    vga/CLK_OUT1
    SLICE_X16Y74         FDSE                                         r  vga/strdata_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y74         FDSE (Prop_fdse_C_Q)         0.118    -0.393 r  vga/strdata_reg[38]/Q
                         net (fo=1, routed)           0.126    -0.267    vga/U12/strdata[34]
    SLICE_X15Y74         LUT6 (Prop_lut6_I3_O)        0.028    -0.239 r  vga/U12/ascii_code[6]_i_45/O
                         net (fo=1, routed)           0.000    -0.239    vga/U12/ascii_code[6]_i_45_n_0
    SLICE_X15Y74         MUXF7 (Prop_muxf7_I0_O)      0.050    -0.189 r  vga/U12/ascii_code_reg[6]_i_21/O
                         net (fo=1, routed)           0.237     0.048    vga/U12/ascii_code_reg[6]_i_21_n_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I4_O)        0.068     0.116 r  vga/U12/ascii_code[6]_i_7/O
                         net (fo=1, routed)           0.272     0.388    vga/U12/ascii_code[6]_i_7_n_0
    SLICE_X33Y74         LUT6 (Prop_lut6_I1_O)        0.028     0.416 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.416    vga/U12_n_5
    SLICE_X33Y74         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.911    -0.547    vga/CLK_OUT1
    SLICE_X33Y74         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.058    -0.490    
    SLICE_X33Y74         FDRE (Hold_fdre_C_D)         0.060    -0.430    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 vga/strdata_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.267ns (27.240%)  route 0.713ns (72.760%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.683    -0.510    vga/CLK_OUT1
    SLICE_X15Y73         FDRE                                         r  vga/strdata_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y73         FDRE (Prop_fdre_C_Q)         0.100    -0.410 r  vga/strdata_reg[37]/Q
                         net (fo=1, routed)           0.184    -0.225    vga/U12/strdata[33]
    SLICE_X16Y73         LUT6 (Prop_lut6_I3_O)        0.028    -0.197 r  vga/U12/ascii_code[5]_i_15/O
                         net (fo=1, routed)           0.000    -0.197    vga/U12/ascii_code[5]_i_15_n_0
    SLICE_X16Y73         MUXF7 (Prop_muxf7_I0_O)      0.043    -0.154 r  vga/U12/ascii_code_reg[5]_i_7/O
                         net (fo=1, routed)           0.219     0.065    vga/U12/ascii_code_reg[5]_i_7_n_0
    SLICE_X16Y74         LUT5 (Prop_lut5_I3_O)        0.068     0.133 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.310     0.443    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X20Y67         LUT6 (Prop_lut6_I1_O)        0.028     0.471 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.471    vga/U12_n_6
    SLICE_X20Y67         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.926    -0.532    vga/CLK_OUT1
    SLICE_X20Y67         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.058    -0.475    
    SLICE_X20Y67         FDRE (Hold_fdre_C_D)         0.087    -0.388    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                           0.471    
  -------------------------------------------------------------------
                         slack                                  0.858    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y30     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X6Y39      vga/code_exe_reg[13]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X9Y46      vga/code_exe_reg[19]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X12Y30     vga/code_exe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X3Y44      vga/code_exe_reg[30]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X6Y39      vga/code_exe_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X5Y40      vga/code_exe_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X16Y38     vga/code_id_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y59      vga/data_buf_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y59      vga/data_buf_reg_0_3_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y59      vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y59      vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y59      vga/data_buf_reg_0_3_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y59      vga/data_buf_reg_0_3_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y59      vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y59      vga/data_buf_reg_0_3_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y59      vga/data_buf_reg_0_3_12_17/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y59      vga/data_buf_reg_0_3_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y63      vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y63      vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y63      vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y63      vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y63      vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y63      vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y63      vga/data_buf_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y63      vga/data_buf_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y63      vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X6Y63      vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       33.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.996ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.749ns  (logic 0.720ns (12.523%)  route 5.029ns (87.477%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.640    -1.954    vga/U12/CLK_OUT3
    SLICE_X15Y61         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.223    -1.731 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         1.078    -0.653    vga/U12/h_count_reg[4]_0[1]
    SLICE_X20Y73         LUT6 (Prop_lut6_I0_O)        0.043    -0.610 r  vga/U12/data_buf_reg_0_3_0_5_i_74/O
                         net (fo=4, routed)           0.254    -0.356    vga/U12/data_buf_reg_0_3_0_5_i_74_n_0
    SLICE_X20Y73         LUT4 (Prop_lut4_I0_O)        0.047    -0.309 f  vga/U12/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=34, routed)          1.149     0.840    vga/U12/data_buf_reg_0_3_0_5_i_40_n_0
    SLICE_X22Y77         LUT5 (Prop_lut5_I0_O)        0.138     0.978 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.465     1.443    vga/U12/R[3]_i_21_n_0
    SLICE_X23Y77         LUT6 (Prop_lut6_I5_O)        0.134     1.577 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.284     1.860    vga/U12/p_33_in
    SLICE_X22Y77         LUT6 (Prop_lut6_I5_O)        0.043     1.903 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.464     2.367    vga/U12/R[3]_i_3_n_0
    SLICE_X24Y77         LUT6 (Prop_lut6_I1_O)        0.043     2.410 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.639     3.049    vga/U12/dout1
    SLICE_X17Y74         LUT5 (Prop_lut5_I4_O)        0.049     3.098 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.697     3.795    vga/U12/G[3]_i_1_n_0
    SLICE_X17Y73         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X17Y73         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    37.988    
                         clock uncertainty           -0.081    37.906    
    SLICE_X17Y73         FDRE (Setup_fdre_C_D)       -0.115    37.791    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.791    
                         arrival time                          -3.795    
  -------------------------------------------------------------------
                         slack                                 33.996    

Slack (MET) :             34.128ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 0.720ns (12.737%)  route 4.933ns (87.263%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.640    -1.954    vga/U12/CLK_OUT3
    SLICE_X15Y61         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.223    -1.731 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         1.078    -0.653    vga/U12/h_count_reg[4]_0[1]
    SLICE_X20Y73         LUT6 (Prop_lut6_I0_O)        0.043    -0.610 r  vga/U12/data_buf_reg_0_3_0_5_i_74/O
                         net (fo=4, routed)           0.254    -0.356    vga/U12/data_buf_reg_0_3_0_5_i_74_n_0
    SLICE_X20Y73         LUT4 (Prop_lut4_I0_O)        0.047    -0.309 f  vga/U12/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=34, routed)          1.149     0.840    vga/U12/data_buf_reg_0_3_0_5_i_40_n_0
    SLICE_X22Y77         LUT5 (Prop_lut5_I0_O)        0.138     0.978 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.465     1.443    vga/U12/R[3]_i_21_n_0
    SLICE_X23Y77         LUT6 (Prop_lut6_I5_O)        0.134     1.577 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.284     1.860    vga/U12/p_33_in
    SLICE_X22Y77         LUT6 (Prop_lut6_I5_O)        0.043     1.903 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.464     2.367    vga/U12/R[3]_i_3_n_0
    SLICE_X24Y77         LUT6 (Prop_lut6_I1_O)        0.043     2.410 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.639     3.049    vga/U12/dout1
    SLICE_X17Y74         LUT5 (Prop_lut5_I4_O)        0.049     3.098 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.600     3.698    vga/U12/G[3]_i_1_n_0
    SLICE_X16Y73         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X16Y73         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.599    37.988    
                         clock uncertainty           -0.081    37.906    
    SLICE_X16Y73         FDRE (Setup_fdre_C_D)       -0.080    37.826    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.826    
                         arrival time                          -3.698    
  -------------------------------------------------------------------
                         slack                                 34.128    

Slack (MET) :             34.244ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 0.722ns (13.117%)  route 4.782ns (86.883%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.640    -1.954    vga/U12/CLK_OUT3
    SLICE_X15Y61         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.223    -1.731 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         1.078    -0.653    vga/U12/h_count_reg[4]_0[1]
    SLICE_X20Y73         LUT6 (Prop_lut6_I0_O)        0.043    -0.610 r  vga/U12/data_buf_reg_0_3_0_5_i_74/O
                         net (fo=4, routed)           0.254    -0.356    vga/U12/data_buf_reg_0_3_0_5_i_74_n_0
    SLICE_X20Y73         LUT4 (Prop_lut4_I0_O)        0.047    -0.309 f  vga/U12/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=34, routed)          1.149     0.840    vga/U12/data_buf_reg_0_3_0_5_i_40_n_0
    SLICE_X22Y77         LUT5 (Prop_lut5_I0_O)        0.138     0.978 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.465     1.443    vga/U12/R[3]_i_21_n_0
    SLICE_X23Y77         LUT6 (Prop_lut6_I5_O)        0.134     1.577 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.284     1.860    vga/U12/p_33_in
    SLICE_X22Y77         LUT6 (Prop_lut6_I5_O)        0.043     1.903 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.464     2.367    vga/U12/R[3]_i_3_n_0
    SLICE_X24Y77         LUT6 (Prop_lut6_I1_O)        0.043     2.410 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.758     3.169    vga/U12/dout1
    SLICE_X17Y73         LUT2 (Prop_lut2_I0_O)        0.051     3.220 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.331     3.550    vga/U12/R[3]_i_1_n_0
    SLICE_X17Y73         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X17Y73         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    37.988    
                         clock uncertainty           -0.081    37.906    
    SLICE_X17Y73         FDRE (Setup_fdre_C_D)       -0.112    37.794    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.794    
                         arrival time                          -3.550    
  -------------------------------------------------------------------
                         slack                                 34.244    

Slack (MET) :             34.291ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.594ns  (logic 0.714ns (12.763%)  route 4.880ns (87.237%))
  Logic Levels:           7  (LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.640    -1.954    vga/U12/CLK_OUT3
    SLICE_X15Y61         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.223    -1.731 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         1.078    -0.653    vga/U12/h_count_reg[4]_0[1]
    SLICE_X20Y73         LUT6 (Prop_lut6_I0_O)        0.043    -0.610 r  vga/U12/data_buf_reg_0_3_0_5_i_74/O
                         net (fo=4, routed)           0.254    -0.356    vga/U12/data_buf_reg_0_3_0_5_i_74_n_0
    SLICE_X20Y73         LUT4 (Prop_lut4_I0_O)        0.047    -0.309 f  vga/U12/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=34, routed)          1.149     0.840    vga/U12/data_buf_reg_0_3_0_5_i_40_n_0
    SLICE_X22Y77         LUT5 (Prop_lut5_I0_O)        0.138     0.978 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.465     1.443    vga/U12/R[3]_i_21_n_0
    SLICE_X23Y77         LUT6 (Prop_lut6_I5_O)        0.134     1.577 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.284     1.860    vga/U12/p_33_in
    SLICE_X22Y77         LUT6 (Prop_lut6_I5_O)        0.043     1.903 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.464     2.367    vga/U12/R[3]_i_3_n_0
    SLICE_X24Y77         LUT6 (Prop_lut6_I1_O)        0.043     2.410 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.639     3.049    vga/U12/dout1
    SLICE_X17Y74         LUT5 (Prop_lut5_I4_O)        0.043     3.092 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.548     3.640    vga/U12/B[2]_i_1_n_0
    SLICE_X18Y74         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X18Y74         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.599    37.987    
                         clock uncertainty           -0.081    37.905    
    SLICE_X18Y74         FDRE (Setup_fdre_C_D)        0.026    37.931    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.931    
                         arrival time                          -3.640    
  -------------------------------------------------------------------
                         slack                                 34.291    

Slack (MET) :             34.342ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 0.722ns (13.385%)  route 4.672ns (86.615%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.640    -1.954    vga/U12/CLK_OUT3
    SLICE_X15Y61         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.223    -1.731 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         1.078    -0.653    vga/U12/h_count_reg[4]_0[1]
    SLICE_X20Y73         LUT6 (Prop_lut6_I0_O)        0.043    -0.610 r  vga/U12/data_buf_reg_0_3_0_5_i_74/O
                         net (fo=4, routed)           0.254    -0.356    vga/U12/data_buf_reg_0_3_0_5_i_74_n_0
    SLICE_X20Y73         LUT4 (Prop_lut4_I0_O)        0.047    -0.309 f  vga/U12/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=34, routed)          1.149     0.840    vga/U12/data_buf_reg_0_3_0_5_i_40_n_0
    SLICE_X22Y77         LUT5 (Prop_lut5_I0_O)        0.138     0.978 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.465     1.443    vga/U12/R[3]_i_21_n_0
    SLICE_X23Y77         LUT6 (Prop_lut6_I5_O)        0.134     1.577 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.284     1.860    vga/U12/p_33_in
    SLICE_X22Y77         LUT6 (Prop_lut6_I5_O)        0.043     1.903 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.464     2.367    vga/U12/R[3]_i_3_n_0
    SLICE_X24Y77         LUT6 (Prop_lut6_I1_O)        0.043     2.410 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.758     3.169    vga/U12/dout1
    SLICE_X17Y73         LUT2 (Prop_lut2_I0_O)        0.051     3.220 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.220     3.440    vga/U12/R[3]_i_1_n_0
    SLICE_X17Y73         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X17Y73         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.599    37.988    
                         clock uncertainty           -0.081    37.906    
    SLICE_X17Y73         FDRE (Setup_fdre_C_D)       -0.124    37.782    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.782    
                         arrival time                          -3.440    
  -------------------------------------------------------------------
                         slack                                 34.342    

Slack (MET) :             35.814ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.448ns (11.032%)  route 3.613ns (88.968%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.626    -1.968    vga/U12/CLK_OUT3
    SLICE_X14Y73         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.846    -0.886    vga/U12/PRow[3]
    SLICE_X14Y72         LUT5 (Prop_lut5_I0_O)        0.126    -0.760 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=334, routed)         0.600    -0.160    vga/U12/v_count_reg[3]_0
    SLICE_X20Y74         LUT6 (Prop_lut6_I0_O)        0.043    -0.117 f  vga/U12/G[3]_i_3/O
                         net (fo=100, routed)         1.457     1.340    vga/U12/v_count_reg[8]_16
    SLICE_X17Y73         LUT4 (Prop_lut4_I3_O)        0.043     1.383 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.710     2.093    vga/U12/B[1]_i_1_n_0
    SLICE_X16Y73         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X16Y73         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.599    37.988    
                         clock uncertainty           -0.081    37.906    
    SLICE_X16Y73         FDRE (Setup_fdre_C_D)        0.000    37.906    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.906    
                         arrival time                          -2.093    
  -------------------------------------------------------------------
                         slack                                 35.814    

Slack (MET) :             35.914ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.448ns (11.340%)  route 3.503ns (88.660%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.626    -1.968    vga/U12/CLK_OUT3
    SLICE_X14Y73         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.846    -0.886    vga/U12/PRow[3]
    SLICE_X14Y72         LUT5 (Prop_lut5_I0_O)        0.126    -0.760 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=334, routed)         0.600    -0.160    vga/U12/v_count_reg[3]_0
    SLICE_X20Y74         LUT6 (Prop_lut6_I0_O)        0.043    -0.117 f  vga/U12/G[3]_i_3/O
                         net (fo=100, routed)         1.457     1.340    vga/U12/v_count_reg[8]_16
    SLICE_X17Y73         LUT4 (Prop_lut4_I3_O)        0.043     1.383 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.599     1.982    vga/U12/B[1]_i_1_n_0
    SLICE_X16Y73         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X16Y73         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.599    37.988    
                         clock uncertainty           -0.081    37.906    
    SLICE_X16Y73         FDRE (Setup_fdre_C_D)       -0.010    37.896    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.896    
                         arrival time                          -1.982    
  -------------------------------------------------------------------
                         slack                                 35.914    

Slack (MET) :             36.105ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.451ns (12.253%)  route 3.230ns (87.747%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 38.588 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.626    -1.968    vga/U12/CLK_OUT3
    SLICE_X14Y73         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.846    -0.886    vga/U12/PRow[3]
    SLICE_X14Y72         LUT5 (Prop_lut5_I0_O)        0.126    -0.760 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=334, routed)         0.600    -0.160    vga/U12/v_count_reg[3]_0
    SLICE_X20Y74         LUT6 (Prop_lut6_I0_O)        0.043    -0.117 r  vga/U12/G[3]_i_3/O
                         net (fo=100, routed)         1.213     1.096    vga/U12/v_count_reg[8]_16
    SLICE_X16Y73         LUT4 (Prop_lut4_I2_O)        0.046     1.142 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.571     1.713    vga/U12/G[1]_i_1_n_0
    SLICE_X16Y71         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.494    38.588    vga/U12/CLK_OUT3
    SLICE_X16Y71         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.599    37.990    
                         clock uncertainty           -0.081    37.908    
    SLICE_X16Y71         FDRE (Setup_fdre_C_D)       -0.091    37.817    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.817    
                         arrival time                          -1.713    
  -------------------------------------------------------------------
                         slack                                 36.105    

Slack (MET) :             36.207ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.451ns (12.632%)  route 3.119ns (87.368%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 38.588 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.626    -1.968    vga/U12/CLK_OUT3
    SLICE_X14Y73         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.846    -0.886    vga/U12/PRow[3]
    SLICE_X14Y72         LUT5 (Prop_lut5_I0_O)        0.126    -0.760 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=334, routed)         0.600    -0.160    vga/U12/v_count_reg[3]_0
    SLICE_X20Y74         LUT6 (Prop_lut6_I0_O)        0.043    -0.117 r  vga/U12/G[3]_i_3/O
                         net (fo=100, routed)         1.213     1.096    vga/U12/v_count_reg[8]_16
    SLICE_X16Y73         LUT4 (Prop_lut4_I2_O)        0.046     1.142 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.460     1.602    vga/U12/G[1]_i_1_n_0
    SLICE_X16Y71         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.494    38.588    vga/U12/CLK_OUT3
    SLICE_X16Y71         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.599    37.990    
                         clock uncertainty           -0.081    37.908    
    SLICE_X16Y71         FDRE (Setup_fdre_C_D)       -0.099    37.809    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.809    
                         arrival time                          -1.602    
  -------------------------------------------------------------------
                         slack                                 36.207    

Slack (MET) :             36.225ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.672ns  (logic 0.448ns (12.200%)  route 3.224ns (87.800%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.626    -1.968    vga/U12/CLK_OUT3
    SLICE_X14Y73         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.846    -0.886    vga/U12/PRow[3]
    SLICE_X14Y72         LUT5 (Prop_lut5_I0_O)        0.126    -0.760 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=334, routed)         0.600    -0.160    vga/U12/v_count_reg[3]_0
    SLICE_X20Y74         LUT6 (Prop_lut6_I0_O)        0.043    -0.117 f  vga/U12/G[3]_i_3/O
                         net (fo=100, routed)         1.213     1.096    vga/U12/v_count_reg[8]_16
    SLICE_X16Y73         LUT4 (Prop_lut4_I1_O)        0.043     1.139 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.565     1.704    vga/U12/B[3]_i_1_n_0
    SLICE_X16Y73         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X16Y73         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.599    37.988    
                         clock uncertainty           -0.081    37.906    
    SLICE_X16Y73         FDRE (Setup_fdre_C_D)        0.023    37.929    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.929    
                         arrival time                          -1.704    
  -------------------------------------------------------------------
                         slack                                 36.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.725    -0.468    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X7Y89          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDSE (Prop_fdse_C_Q)         0.100    -0.368 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.096    -0.272    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X6Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.453    
    SLICE_X6Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.351    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.054%)  route 0.142ns (60.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.725    -0.468    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y89          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDSE (Prop_fdse_C_Q)         0.091    -0.377 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.142    -0.235    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y89          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y89          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.058    -0.435    
    SLICE_X2Y89          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.317    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.091ns (49.406%)  route 0.093ns (50.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.726    -0.467    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y90          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDSE (Prop_fdse_C_Q)         0.091    -0.376 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.093    -0.282    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X6Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.453    
    SLICE_X6Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.061    -0.392    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.968%)  route 0.095ns (51.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.726    -0.467    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y91          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDSE (Prop_fdse_C_Q)         0.091    -0.376 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.095    -0.281    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X6Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X6Y90          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.453    
    SLICE_X6Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.397    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.913%)  route 0.079ns (38.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.727    -0.466    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  DISPLAY/P2S_LED/buff_reg[0]/Q
                         net (fo=1, routed)           0.079    -0.287    DISPLAY/P2S_LED/buff[0]
    SLICE_X5Y94          LUT5 (Prop_lut5_I0_O)        0.028    -0.259 r  DISPLAY/P2S_LED/buff[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    DISPLAY/P2S_LED/buff[1]_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C
                         clock pessimism              0.037    -0.455    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.060    -0.395    DISPLAY/P2S_LED/buff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.091ns (38.474%)  route 0.146ns (61.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.725    -0.468    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y89          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDSE (Prop_fdse_C_Q)         0.091    -0.377 r  DISPLAY/P2S_SEG/buff_reg[23]/Q
                         net (fo=1, routed)           0.146    -0.231    DISPLAY/P2S_SEG/buff__0[23]
    SLICE_X2Y89          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y89          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.058    -0.435    
    SLICE_X2Y89          SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    -0.372    DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.091ns (39.044%)  route 0.142ns (60.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.725    -0.468    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y89          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDSE (Prop_fdse_C_Q)         0.091    -0.377 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.142    -0.234    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X2Y89          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y89          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.058    -0.435    
    SLICE_X2Y89          SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.377    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.091ns (37.475%)  route 0.152ns (62.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.725    -0.468    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y89          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDSE (Prop_fdse_C_Q)         0.091    -0.377 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.152    -0.225    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X2Y89          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.966    -0.492    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y89          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.058    -0.435    
    SLICE_X2Y89          SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.371    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.740%)  route 0.094ns (42.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.727    -0.466    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  DISPLAY/P2S_LED/buff_reg[2]/Q
                         net (fo=1, routed)           0.094    -0.272    DISPLAY/P2S_LED/buff[2]
    SLICE_X5Y93          LUT5 (Prop_lut5_I0_O)        0.028    -0.244 r  DISPLAY/P2S_LED/buff[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    DISPLAY/P2S_LED/buff[3]_i_1_n_0
    SLICE_X5Y93          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y93          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[3]/C
                         clock pessimism              0.040    -0.452    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.060    -0.392    DISPLAY/P2S_LED/buff_reg[3]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 BTN_SCAN/result_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.146ns (57.520%)  route 0.108ns (42.480%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.727    -0.466    BTN_SCAN/CLK_OUT3
    SLICE_X6Y94          FDRE                                         r  BTN_SCAN/result_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.118    -0.348 r  BTN_SCAN/result_reg[19]/Q
                         net (fo=2, routed)           0.108    -0.240    DISPLAY/P2S_LED/buff_reg[14]_0
    SLICE_X3Y94          LUT5 (Prop_lut5_I2_O)        0.028    -0.212 r  DISPLAY/P2S_LED/buff[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.212    DISPLAY/P2S_LED/buff[14]_i_1_n_0
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X3Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/C
                         clock pessimism              0.058    -0.433    
    SLICE_X3Y94          FDRE (Hold_fdre_C_D)         0.061    -0.372    DISPLAY/P2S_LED/buff_reg[14]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         40.000      38.592     BUFGCTRL_X0Y2    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y93      DISPLAY/P2S_LED/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X3Y93      DISPLAY/P2S_LED/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y93      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X6Y90      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X4Y89      DISPLAY/P2S_SEG/buff_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X4Y89      DISPLAY/P2S_SEG/buff_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y90      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y90      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y90      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y90      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y90      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y90      DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y90      DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X6Y90      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y89      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       39.476ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.476ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[33][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.421ns  (logic 0.494ns (4.740%)  route 9.927ns (95.260%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.526ns = ( 50.526 - 50.000 ) 
    Source Clock Delay      (SCD):    0.211ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.806     0.211    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y36         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.223     0.434 r  core/reg_EXE_MEM/Datao_MEM_reg[5]/Q
                         net (fo=138, routed)         5.218     5.652    core/reg_EXE_MEM/Dataout_MEM[5]
    SLICE_X43Y45         LUT6 (Prop_lut6_I3_O)        0.043     5.695 f  core/reg_EXE_MEM/data[98][6]_i_3/O
                         net (fo=14, routed)          1.175     6.870    core/reg_EXE_MEM/data[98][6]_i_3_n_0
    SLICE_X15Y57         LUT4 (Prop_lut4_I3_O)        0.049     6.919 r  core/reg_EXE_MEM/data[33][7]_i_4/O
                         net (fo=8, routed)           2.612     9.532    core/reg_EXE_MEM/data[33][7]_i_4_n_0
    SLICE_X15Y23         LUT6 (Prop_lut6_I0_O)        0.136     9.668 f  core/reg_EXE_MEM/data[33][0]_i_3/O
                         net (fo=1, routed)           0.922    10.589    core/reg_EXE_MEM/data[33][0]_i_3_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.043    10.632 r  core/reg_EXE_MEM/data[33][0]_i_1/O
                         net (fo=1, routed)           0.000    10.632    core/data_ram/data_reg[33][7]_1[0]
    SLICE_X19Y32         FDRE                                         r  core/data_ram/data_reg[33][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.668    50.526    core/data_ram/debug_clk
    SLICE_X19Y32         FDRE                                         r  core/data_ram/data_reg[33][0]/C  (IS_INVERTED)
                         clock pessimism             -0.361    50.165    
                         clock uncertainty           -0.095    50.070    
    SLICE_X19Y32         FDRE (Setup_fdre_C_D)        0.038    50.108    core/data_ram/data_reg[33][0]
  -------------------------------------------------------------------
                         required time                         50.108    
                         arrival time                         -10.632    
  -------------------------------------------------------------------
                         slack                                 39.476    

Slack (MET) :             39.795ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[13][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.101ns  (logic 0.431ns (4.267%)  route 9.670ns (95.733%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.527ns = ( 50.527 - 50.000 ) 
    Source Clock Delay      (SCD):    0.212ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.807     0.212    core/reg_EXE_MEM/debug_clk
    SLICE_X14Y16         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.259     0.471 r  core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__11/Q
                         net (fo=126, routed)         3.421     3.892    core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__11_n_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.043     3.935 f  core/reg_EXE_MEM/data[62][6]_i_3/O
                         net (fo=109, routed)         2.445     6.381    core/reg_EXE_MEM/data[62][6]_i_3_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.043     6.424 f  core/reg_EXE_MEM/data[13][0]_i_2/O
                         net (fo=9, routed)           2.695     9.119    core/reg_EXE_MEM/data[13][0]_i_2_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I0_O)        0.043     9.162 r  core/reg_EXE_MEM/data[13][1]_i_2/O
                         net (fo=1, routed)           1.108    10.270    core/reg_EXE_MEM/data[13][1]_i_2_n_0
    SLICE_X28Y43         LUT6 (Prop_lut6_I3_O)        0.043    10.313 r  core/reg_EXE_MEM/data[13][1]_i_1/O
                         net (fo=1, routed)           0.000    10.313    core/data_ram/data_reg[13][7]_1[1]
    SLICE_X28Y43         FDRE                                         r  core/data_ram/data_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.669    50.527    core/data_ram/debug_clk
    SLICE_X28Y43         FDRE                                         r  core/data_ram/data_reg[13][1]/C  (IS_INVERTED)
                         clock pessimism             -0.361    50.166    
                         clock uncertainty           -0.095    50.071    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.037    50.108    core/data_ram/data_reg[13][1]
  -------------------------------------------------------------------
                         required time                         50.108    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                 39.795    

Slack (MET) :             39.879ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[29][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.781ns  (logic 0.451ns (4.611%)  route 9.330ns (95.389%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.364ns = ( 50.364 - 50.000 ) 
    Source Clock Delay      (SCD):    0.211ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.806     0.211    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y36         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.223     0.434 r  core/reg_EXE_MEM/Datao_MEM_reg[5]/Q
                         net (fo=138, routed)         5.810     6.244    core/reg_EXE_MEM/Dataout_MEM[5]
    SLICE_X35Y52         LUT4 (Prop_lut4_I1_O)        0.049     6.293 f  core/reg_EXE_MEM/data[33][7]_i_3/O
                         net (fo=81, routed)          1.446     7.739    core/reg_EXE_MEM/data[33][7]_i_3_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I0_O)        0.136     7.875 f  core/reg_EXE_MEM/data[29][7]_i_3/O
                         net (fo=7, routed)           2.074     9.949    core/reg_EXE_MEM/data[29][7]_i_3_n_0
    SLICE_X19Y55         LUT6 (Prop_lut6_I2_O)        0.043     9.992 r  core/reg_EXE_MEM/data[29][6]_i_1/O
                         net (fo=1, routed)           0.000     9.992    core/data_ram/data_reg[29][7]_1[6]
    SLICE_X19Y55         FDRE                                         r  core/data_ram/data_reg[29][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.506    50.364    core/data_ram/debug_clk
    SLICE_X19Y55         FDRE                                         r  core/data_ram/data_reg[29][6]/C  (IS_INVERTED)
                         clock pessimism             -0.436    49.928    
                         clock uncertainty           -0.095    49.833    
    SLICE_X19Y55         FDRE (Setup_fdre_C_D)        0.038    49.871    core/data_ram/data_reg[29][6]
  -------------------------------------------------------------------
                         required time                         49.871    
                         arrival time                          -9.992    
  -------------------------------------------------------------------
                         slack                                 39.879    

Slack (MET) :             39.966ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[33][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.967ns  (logic 0.494ns (4.956%)  route 9.473ns (95.044%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.533ns = ( 50.533 - 50.000 ) 
    Source Clock Delay      (SCD):    0.211ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.806     0.211    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y36         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.223     0.434 r  core/reg_EXE_MEM/Datao_MEM_reg[5]/Q
                         net (fo=138, routed)         5.810     6.244    core/reg_EXE_MEM/Dataout_MEM[5]
    SLICE_X35Y52         LUT4 (Prop_lut4_I1_O)        0.049     6.293 f  core/reg_EXE_MEM/data[33][7]_i_3/O
                         net (fo=81, routed)          1.161     7.453    core/reg_EXE_MEM/data[33][7]_i_3_n_0
    SLICE_X35Y35         LUT4 (Prop_lut4_I1_O)        0.136     7.589 f  core/reg_EXE_MEM/data[33][6]_i_3/O
                         net (fo=8, routed)           1.656     9.246    core/reg_EXE_MEM/data[33][6]_i_3_n_0
    SLICE_X25Y53         LUT6 (Prop_lut6_I3_O)        0.043     9.289 r  core/reg_EXE_MEM/data[33][7]_i_2/O
                         net (fo=1, routed)           0.847    10.135    core/reg_EXE_MEM/data[33][7]_i_2_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I0_O)        0.043    10.178 r  core/reg_EXE_MEM/data[33][7]_i_1/O
                         net (fo=1, routed)           0.000    10.178    core/data_ram/data_reg[33][7]_1[7]
    SLICE_X22Y44         FDRE                                         r  core/data_ram/data_reg[33][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.675    50.533    core/data_ram/debug_clk
    SLICE_X22Y44         FDRE                                         r  core/data_ram/data_reg[33][7]/C  (IS_INVERTED)
                         clock pessimism             -0.361    50.172    
                         clock uncertainty           -0.095    50.077    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.067    50.144    core/data_ram/data_reg[33][7]
  -------------------------------------------------------------------
                         required time                         50.144    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                 39.966    

Slack (MET) :             40.014ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[30][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.884ns  (logic 0.451ns (4.563%)  route 9.433ns (95.437%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.526ns = ( 50.526 - 50.000 ) 
    Source Clock Delay      (SCD):    0.211ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.806     0.211    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y36         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.223     0.434 f  core/reg_EXE_MEM/Datao_MEM_reg[5]/Q
                         net (fo=138, routed)         5.810     6.244    core/reg_EXE_MEM/Dataout_MEM[5]
    SLICE_X35Y52         LUT4 (Prop_lut4_I1_O)        0.049     6.293 r  core/reg_EXE_MEM/data[33][7]_i_3/O
                         net (fo=81, routed)          2.510     8.802    core/reg_EXE_MEM/data[33][7]_i_3_n_0
    SLICE_X16Y24         LUT6 (Prop_lut6_I0_O)        0.136     8.938 r  core/reg_EXE_MEM/data[30][0]_i_2/O
                         net (fo=1, routed)           1.113    10.052    core/reg_EXE_MEM/data[30][0]_i_2_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I2_O)        0.043    10.095 r  core/reg_EXE_MEM/data[30][0]_i_1/O
                         net (fo=1, routed)           0.000    10.095    core/data_ram/data_reg[30][7]_1[0]
    SLICE_X19Y32         FDRE                                         r  core/data_ram/data_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.668    50.526    core/data_ram/debug_clk
    SLICE_X19Y32         FDRE                                         r  core/data_ram/data_reg[30][0]/C  (IS_INVERTED)
                         clock pessimism             -0.361    50.165    
                         clock uncertainty           -0.095    50.070    
    SLICE_X19Y32         FDRE (Setup_fdre_C_D)        0.038    50.108    core/data_ram/data_reg[30][0]
  -------------------------------------------------------------------
                         required time                         50.108    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                 40.014    

Slack (MET) :             40.017ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[107][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.872ns  (logic 0.345ns (3.495%)  route 9.527ns (96.505%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.527ns = ( 50.527 - 50.000 ) 
    Source Clock Delay      (SCD):    0.220ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.815     0.220    core/reg_EXE_MEM/debug_clk
    SLICE_X18Y43         FDCE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y43         FDCE (Prop_fdce_C_Q)         0.259     0.479 r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0/Q
                         net (fo=125, routed)         6.441     6.920    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__0_0
    SLICE_X14Y23         LUT6 (Prop_lut6_I1_O)        0.043     6.963 r  core/reg_EXE_MEM/data[107][7]_i_2/O
                         net (fo=8, routed)           3.086    10.049    core/reg_EXE_MEM/data[107][7]_i_2_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.043    10.092 r  core/reg_EXE_MEM/data[107][4]_i_1/O
                         net (fo=1, routed)           0.000    10.092    core/data_ram/data_reg[107][7]_1[4]
    SLICE_X33Y46         FDRE                                         r  core/data_ram/data_reg[107][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.669    50.527    core/data_ram/debug_clk
    SLICE_X33Y46         FDRE                                         r  core/data_ram/data_reg[107][4]/C  (IS_INVERTED)
                         clock pessimism             -0.361    50.166    
                         clock uncertainty           -0.095    50.071    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)        0.038    50.109    core/data_ram/data_reg[107][4]
  -------------------------------------------------------------------
                         required time                         50.109    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                 40.017    

Slack (MET) :             40.033ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[18][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.626ns  (logic 0.352ns (3.657%)  route 9.274ns (96.343%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.363ns = ( 50.363 - 50.000 ) 
    Source Clock Delay      (SCD):    0.211ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.806     0.211    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y36         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.223     0.434 r  core/reg_EXE_MEM/Datao_MEM_reg[5]/Q
                         net (fo=138, routed)         5.873     6.307    core/reg_EXE_MEM/Dataout_MEM[5]
    SLICE_X31Y55         LUT3 (Prop_lut3_I2_O)        0.043     6.350 f  core/reg_EXE_MEM/data[18][6]_i_2/O
                         net (fo=8, routed)           1.647     7.998    core/reg_EXE_MEM/data[18][6]_i_2_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.043     8.041 f  core/reg_EXE_MEM/data[18][7]_i_3/O
                         net (fo=8, routed)           1.753     9.794    core/reg_EXE_MEM/data[18][7]_i_3_n_0
    SLICE_X23Y54         LUT6 (Prop_lut6_I2_O)        0.043     9.837 r  core/reg_EXE_MEM/data[18][6]_i_1/O
                         net (fo=1, routed)           0.000     9.837    core/data_ram/data_reg[18][7]_1[6]
    SLICE_X23Y54         FDRE                                         r  core/data_ram/data_reg[18][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.505    50.363    core/data_ram/debug_clk
    SLICE_X23Y54         FDRE                                         r  core/data_ram/data_reg[18][6]/C  (IS_INVERTED)
                         clock pessimism             -0.436    49.927    
                         clock uncertainty           -0.095    49.832    
    SLICE_X23Y54         FDRE (Setup_fdre_C_D)        0.038    49.870    core/data_ram/data_reg[18][6]
  -------------------------------------------------------------------
                         required time                         49.870    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                 40.033    

Slack (MET) :             40.278ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[18][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.382ns  (logic 0.352ns (3.752%)  route 9.030ns (96.248%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.364ns = ( 50.364 - 50.000 ) 
    Source Clock Delay      (SCD):    0.211ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.806     0.211    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y36         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.223     0.434 r  core/reg_EXE_MEM/Datao_MEM_reg[5]/Q
                         net (fo=138, routed)         5.873     6.307    core/reg_EXE_MEM/Dataout_MEM[5]
    SLICE_X31Y55         LUT3 (Prop_lut3_I2_O)        0.043     6.350 f  core/reg_EXE_MEM/data[18][6]_i_2/O
                         net (fo=8, routed)           1.647     7.998    core/reg_EXE_MEM/data[18][6]_i_2_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.043     8.041 f  core/reg_EXE_MEM/data[18][7]_i_3/O
                         net (fo=8, routed)           1.510     9.550    core/reg_EXE_MEM/data[18][7]_i_3_n_0
    SLICE_X19Y52         LUT5 (Prop_lut5_I2_O)        0.043     9.593 r  core/reg_EXE_MEM/data[18][7]_i_1/O
                         net (fo=1, routed)           0.000     9.593    core/data_ram/data_reg[18][7]_1[7]
    SLICE_X19Y52         FDRE                                         r  core/data_ram/data_reg[18][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.506    50.364    core/data_ram/debug_clk
    SLICE_X19Y52         FDRE                                         r  core/data_ram/data_reg[18][7]/C  (IS_INVERTED)
                         clock pessimism             -0.436    49.928    
                         clock uncertainty           -0.095    49.833    
    SLICE_X19Y52         FDRE (Setup_fdre_C_D)        0.038    49.871    core/data_ram/data_reg[18][7]
  -------------------------------------------------------------------
                         required time                         49.871    
                         arrival time                          -9.593    
  -------------------------------------------------------------------
                         slack                                 40.278    

Slack (MET) :             40.369ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__11/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[13][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.534ns  (logic 0.431ns (4.521%)  route 9.103ns (95.479%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.532ns = ( 50.532 - 50.000 ) 
    Source Clock Delay      (SCD):    0.212ns
    Clock Pessimism Removal (CPR):    -0.361ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.807     0.212    core/reg_EXE_MEM/debug_clk
    SLICE_X14Y16         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y16         FDCE (Prop_fdce_C_Q)         0.259     0.471 r  core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__11/Q
                         net (fo=126, routed)         3.421     3.892    core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__11_n_0
    SLICE_X32Y54         LUT3 (Prop_lut3_I0_O)        0.043     3.935 f  core/reg_EXE_MEM/data[62][6]_i_3/O
                         net (fo=109, routed)         2.445     6.381    core/reg_EXE_MEM/data[62][6]_i_3_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I2_O)        0.043     6.424 f  core/reg_EXE_MEM/data[13][0]_i_2/O
                         net (fo=9, routed)           2.207     8.630    core/reg_EXE_MEM/data[13][0]_i_2_n_0
    SLICE_X31Y55         LUT5 (Prop_lut5_I4_O)        0.043     8.673 r  core/reg_EXE_MEM/data[13][7]_i_2/O
                         net (fo=1, routed)           1.030     9.703    core/reg_EXE_MEM/data[13][7]_i_2_n_0
    SLICE_X21Y42         LUT6 (Prop_lut6_I3_O)        0.043     9.746 r  core/reg_EXE_MEM/data[13][7]_i_1/O
                         net (fo=1, routed)           0.000     9.746    core/data_ram/data_reg[13][7]_1[7]
    SLICE_X21Y42         FDRE                                         r  core/data_ram/data_reg[13][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.674    50.532    core/data_ram/debug_clk
    SLICE_X21Y42         FDRE                                         r  core/data_ram/data_reg[13][7]/C  (IS_INVERTED)
                         clock pessimism             -0.361    50.171    
                         clock uncertainty           -0.095    50.076    
    SLICE_X21Y42         FDRE (Setup_fdre_C_D)        0.038    50.114    core/data_ram/data_reg[13][7]
  -------------------------------------------------------------------
                         required time                         50.114    
                         arrival time                          -9.746    
  -------------------------------------------------------------------
                         slack                                 40.369    

Slack (MET) :             40.372ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/Datao_MEM_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[27][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.544ns  (logic 0.408ns (4.275%)  route 9.136ns (95.725%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.522ns = ( 50.522 - 50.000 ) 
    Source Clock Delay      (SCD):    0.211ns
    Clock Pessimism Removal (CPR):    -0.338ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    -2.263    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -2.220 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    -1.688    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.595 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.806     0.211    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y36         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y36         FDCE (Prop_fdce_C_Q)         0.223     0.434 f  core/reg_EXE_MEM/Datao_MEM_reg[5]/Q
                         net (fo=138, routed)         5.810     6.244    core/reg_EXE_MEM/Dataout_MEM[5]
    SLICE_X35Y52         LUT4 (Prop_lut4_I1_O)        0.049     6.293 r  core/reg_EXE_MEM/data[33][7]_i_3/O
                         net (fo=81, routed)          3.326     9.619    core/reg_EXE_MEM/data[33][7]_i_3_n_0
    SLICE_X26Y33         LUT6 (Prop_lut6_I2_O)        0.136     9.755 r  core/reg_EXE_MEM/data[27][5]_i_1/O
                         net (fo=1, routed)           0.000     9.755    core/data_ram/data_reg[27][7]_1[5]
    SLICE_X26Y33         FDRE                                         r  core/data_ram/data_reg[27][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    48.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.315 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    48.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    48.858 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.664    50.522    core/data_ram/debug_clk
    SLICE_X26Y33         FDRE                                         r  core/data_ram/data_reg[27][5]/C  (IS_INVERTED)
                         clock pessimism             -0.338    50.184    
                         clock uncertainty           -0.095    50.089    
    SLICE_X26Y33         FDRE (Setup_fdre_C_D)        0.038    50.127    core/data_ram/data_reg[27][5]
  -------------------------------------------------------------------
                         required time                         50.127    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                 40.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.118ns (26.877%)  route 0.321ns (73.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    0.429ns
    Clock Pessimism Removal (CPR):    0.043ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.728     0.429    core/reg_ID_EX/debug_clk
    SLICE_X6Y50          FDCE                                         r  core/reg_ID_EX/IR_EX_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDCE (Prop_fdce_C_Q)         0.118     0.547 r  core/reg_ID_EX/IR_EX_reg[15]/Q
                         net (fo=2, routed)           0.321     0.868    core/reg_EXE_MEM/inst_EXE[9]
    SLICE_X6Y48          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.040     0.736    core/reg_EXE_MEM/debug_clk
    SLICE_X6Y48          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[15]/C
                         clock pessimism             -0.043     0.693    
    SLICE_X6Y48          FDCE (Hold_fdce_C_D)         0.060     0.753    core/reg_EXE_MEM/IR_MEM_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.753    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.661%)  route 0.062ns (38.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.703ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.747     0.448    core/reg_EXE_MEM/debug_clk
    SLICE_X11Y40         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.100     0.548 r  core/reg_EXE_MEM/IR_MEM_reg[10]/Q
                         net (fo=2, routed)           0.062     0.610    core/reg_MEM_WB/inst_MEM[6]
    SLICE_X11Y40         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.007     0.703    core/reg_MEM_WB/debug_clk
    SLICE_X11Y40         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[10]/C
                         clock pessimism             -0.255     0.448    
    SLICE_X11Y40         FDCE (Hold_fdce_C_D)         0.047     0.495    core/reg_MEM_WB/IR_WB_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.610    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.100ns (60.674%)  route 0.065ns (39.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.731ns
    Source Clock Delay      (SCD):    0.477ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.776     0.477    core/reg_EXE_MEM/debug_clk
    SLICE_X0Y36          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.100     0.577 r  core/reg_EXE_MEM/IR_MEM_reg[7]/Q
                         net (fo=2, routed)           0.065     0.641    core/reg_MEM_WB/inst_MEM[3]
    SLICE_X0Y36          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.035     0.731    core/reg_MEM_WB/debug_clk
    SLICE_X0Y36          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[7]/C
                         clock pessimism             -0.254     0.477    
    SLICE_X0Y36          FDCE (Hold_fdce_C_D)         0.047     0.524    core/reg_MEM_WB/IR_WB_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.118ns (65.447%)  route 0.062ns (34.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.449ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.748     0.449    core/reg_EXE_MEM/debug_clk
    SLICE_X8Y46          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDCE (Prop_fdce_C_Q)         0.118     0.567 r  core/reg_EXE_MEM/PCurrent_MEM_reg[19]/Q
                         net (fo=2, routed)           0.062     0.629    core/reg_MEM_WB/PC_MEM[19]
    SLICE_X8Y46          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.008     0.704    core/reg_MEM_WB/debug_clk
    SLICE_X8Y46          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[19]/C
                         clock pessimism             -0.255     0.449    
    SLICE_X8Y46          FDCE (Hold_fdce_C_D)         0.045     0.494    core/reg_MEM_WB/PCurrent_WB_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.494    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.100ns (46.691%)  route 0.114ns (53.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    0.479ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.778     0.479    core/reg_EXE_MEM/debug_clk
    SLICE_X4Y42          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.100     0.579 r  core/reg_EXE_MEM/PCurrent_MEM_reg[27]/Q
                         net (fo=2, routed)           0.114     0.693    core/reg_MEM_WB/PC_MEM[27]
    SLICE_X3Y41          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.039     0.735    core/reg_MEM_WB/debug_clk
    SLICE_X3Y41          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[27]/C
                         clock pessimism             -0.223     0.512    
    SLICE_X3Y41          FDCE (Hold_fdce_C_D)         0.044     0.556    core/reg_MEM_WB/PCurrent_WB_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.556    
                         arrival time                           0.693    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.118ns (65.447%)  route 0.062ns (34.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.704ns
    Source Clock Delay      (SCD):    0.449ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.748     0.449    core/reg_EXE_MEM/debug_clk
    SLICE_X8Y46          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDCE (Prop_fdce_C_Q)         0.118     0.567 r  core/reg_EXE_MEM/IR_MEM_reg[8]/Q
                         net (fo=2, routed)           0.062     0.629    core/reg_MEM_WB/inst_MEM[4]
    SLICE_X8Y46          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.008     0.704    core/reg_MEM_WB/debug_clk
    SLICE_X8Y46          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[8]/C
                         clock pessimism             -0.255     0.449    
    SLICE_X8Y46          FDCE (Hold_fdce_C_D)         0.038     0.487    core/reg_MEM_WB/IR_WB_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.487    
                         arrival time                           0.629    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/PCurrent_EX_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/PCurrent_MEM_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.179%)  route 0.099ns (49.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.779     0.480    core/reg_ID_EX/debug_clk
    SLICE_X3Y41          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.100     0.580 r  core/reg_ID_EX/PCurrent_EX_reg[10]/Q
                         net (fo=2, routed)           0.099     0.679    core/reg_EXE_MEM/PC_EXE[10]
    SLICE_X1Y41          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.039     0.735    core/reg_EXE_MEM/debug_clk
    SLICE_X1Y41          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[10]/C
                         clock pessimism             -0.241     0.494    
    SLICE_X1Y41          FDCE (Hold_fdce_C_D)         0.038     0.532    core/reg_EXE_MEM/PCurrent_MEM_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.376%)  route 0.107ns (51.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.780     0.481    core/reg_EXE_MEM/debug_clk
    SLICE_X0Y46          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDCE (Prop_fdce_C_Q)         0.100     0.581 r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/Q
                         net (fo=2, routed)           0.107     0.687    core/reg_MEM_WB/PC_MEM[22]
    SLICE_X0Y44          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.040     0.736    core/reg_MEM_WB/debug_clk
    SLICE_X0Y44          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[22]/C
                         clock pessimism             -0.241     0.495    
    SLICE_X0Y44          FDCE (Hold_fdce_C_D)         0.044     0.539    core/reg_MEM_WB/PCurrent_WB_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.539    
                         arrival time                           0.687    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.434%)  route 0.102ns (50.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.479ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.778     0.479    core/reg_EXE_MEM/debug_clk
    SLICE_X7Y42          FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDCE (Prop_fdce_C_Q)         0.100     0.579 r  core/reg_EXE_MEM/IR_MEM_reg[21]/Q
                         net (fo=2, routed)           0.102     0.681    core/reg_MEM_WB/inst_MEM[15]
    SLICE_X7Y42          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.038     0.734    core/reg_MEM_WB/debug_clk
    SLICE_X7Y42          FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[21]/C
                         clock pessimism             -0.255     0.479    
    SLICE_X7Y42          FDCE (Hold_fdce_C_D)         0.049     0.528    core/reg_MEM_WB/IR_WB_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.528    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.685%)  route 0.105ns (51.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.780     0.481    core/reg_EXE_MEM/debug_clk
    SLICE_X7Y47          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y47          FDCE (Prop_fdce_C_Q)         0.100     0.581 r  core/reg_EXE_MEM/PCurrent_MEM_reg[15]/Q
                         net (fo=2, routed)           0.105     0.686    core/reg_MEM_WB/PC_MEM[15]
    SLICE_X6Y47          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.040     0.736    core/reg_MEM_WB/debug_clk
    SLICE_X6Y47          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[15]/C
                         clock pessimism             -0.244     0.492    
    SLICE_X6Y47          FDCE (Hold_fdce_C_D)         0.040     0.532    core/reg_MEM_WB/PCurrent_WB_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.686    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     BUFG/I              n/a            1.409         100.000     98.591     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X7Y42      core/reg_ID_EX/PCurrent_EX_reg[27]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X6Y48      core/reg_ID_EX/PCurrent_EX_reg[9]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X17Y31     core/reg_ID_EX/WR_EX_reg/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X13Y23     core/register/register_reg[15][29]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X10Y16     core/register/register_reg[15][31]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X5Y31      core/register/register_reg[15][9]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X5Y25      core/register/register_reg[3][21]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X20Y56     core/reg_EXE_MEM/B_MEM_reg[20]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X12Y27     core/register/register_reg[16][6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X12Y31     core/register/register_reg[17][9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X11Y26     core/register/register_reg[5][29]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X8Y26      core/register/register_reg[5][4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X8Y26      core/register/register_reg[5][7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X12Y22     core/register/register_reg[20][25]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X12Y22     core/register/register_reg[20][26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X12Y22     core/register/register_reg[20][28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X12Y22     core/register/register_reg[20][29]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X7Y43      core/reg_ID_EX/PCurrent_EX_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X7Y42      core/reg_ID_EX/PCurrent_EX_reg[27]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X7Y42      core/reg_ID_EX/PCurrent_EX_reg[27]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X0Y46      core/reg_ID_EX/PCurrent_EX_reg[29]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X1Y46      core/reg_ID_EX/PCurrent_EX_reg[30]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X11Y40     core/reg_ID_EX/PCurrent_EX_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X11Y40     core/reg_ID_EX/PCurrent_EX_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X11Y42     core/reg_ID_EX/PCurrent_EX_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X1Y38      core/reg_ID_EX/PCurrent_EX_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         50.000      49.650     SLICE_X6Y47      core/reg_ID_EX/PCurrent_EX_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :          311  Failing Endpoints,  Worst Slack       -1.640ns,  Total Violation     -235.900ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.640ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.396ns  (logic 0.672ns (10.507%)  route 5.724ns (89.493%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.177ns = ( 3.823 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.626    -1.968    vga/U12/CLK_OUT3
    SLICE_X14Y73         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.846    -0.886    vga/U12/PRow[3]
    SLICE_X14Y72         LUT5 (Prop_lut5_I0_O)        0.126    -0.760 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=334, routed)         0.541    -0.219    vga/U12/v_count_reg[3]_0
    SLICE_X15Y62         LUT2 (Prop_lut2_I0_O)        0.043    -0.176 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=149, routed)         2.749     2.573    core/register/code_mem_reg[0]_1
    SLICE_X7Y21          MUXF8 (Prop_muxf8_S_O)       0.141     2.714 r  core/register/code_wb_reg[10]_i_2/O
                         net (fo=1, routed)           1.216     3.931    core/register/code_wb_reg[10]_i_2_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I2_O)        0.126     4.057 r  core/register/code_wb[10]_i_1/O
                         net (fo=5, routed)           0.371     4.428    vga/D[10]
    SLICE_X4Y41          FDRE                                         r  vga/code_wb_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.729     3.823    vga/CLK_OUT1
    SLICE_X4Y41          FDRE                                         r  vga/code_wb_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.992    
                         clock uncertainty           -0.201     2.790    
    SLICE_X4Y41          FDRE (Setup_fdre_C_D)       -0.003     2.787    vga/code_wb_reg[10]
  -------------------------------------------------------------------
                         required time                          2.787    
                         arrival time                          -4.428    
  -------------------------------------------------------------------
                         slack                                 -1.640    

Slack (VIOLATED) :        -1.586ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 0.672ns (10.635%)  route 5.647ns (89.365%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.176ns = ( 3.824 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.626    -1.968    vga/U12/CLK_OUT3
    SLICE_X14Y73         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.846    -0.886    vga/U12/PRow[3]
    SLICE_X14Y72         LUT5 (Prop_lut5_I0_O)        0.126    -0.760 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=334, routed)         0.541    -0.219    vga/U12/v_count_reg[3]_0
    SLICE_X15Y62         LUT2 (Prop_lut2_I0_O)        0.043    -0.176 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=149, routed)         2.749     2.573    core/register/code_mem_reg[0]_1
    SLICE_X7Y21          MUXF8 (Prop_muxf8_S_O)       0.141     2.714 r  core/register/code_wb_reg[10]_i_2/O
                         net (fo=1, routed)           1.216     3.931    core/register/code_wb_reg[10]_i_2_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I2_O)        0.126     4.057 r  core/register/code_wb[10]_i_1/O
                         net (fo=5, routed)           0.294     4.351    vga/D[10]
    SLICE_X5Y43          FDRE                                         r  vga/code_id_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.730     3.824    vga/CLK_OUT1
    SLICE_X5Y43          FDRE                                         r  vga/code_id_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.993    
                         clock uncertainty           -0.201     2.791    
    SLICE_X5Y43          FDRE (Setup_fdre_C_D)       -0.027     2.764    vga/code_id_reg[10]
  -------------------------------------------------------------------
                         required time                          2.764    
                         arrival time                          -4.351    
  -------------------------------------------------------------------
                         slack                                 -1.586    

Slack (VIOLATED) :        -1.579ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.326ns  (logic 0.672ns (10.623%)  route 5.654ns (89.377%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.174ns = ( 3.826 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.626    -1.968    vga/U12/CLK_OUT3
    SLICE_X14Y73         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.846    -0.886    vga/U12/PRow[3]
    SLICE_X14Y72         LUT5 (Prop_lut5_I0_O)        0.126    -0.760 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=334, routed)         0.541    -0.219    vga/U12/v_count_reg[3]_0
    SLICE_X15Y62         LUT2 (Prop_lut2_I0_O)        0.043    -0.176 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=149, routed)         2.835     2.659    core/register/code_mem_reg[0]_1
    SLICE_X7Y22          MUXF8 (Prop_muxf8_S_O)       0.141     2.800 r  core/register/code_wb_reg[29]_i_2/O
                         net (fo=1, routed)           1.130     3.929    core/register/code_wb_reg[29]_i_2_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.126     4.055 r  core/register/code_wb[29]_i_1/O
                         net (fo=5, routed)           0.302     4.358    vga/D[28]
    SLICE_X1Y44          FDRE                                         r  vga/code_mem_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.732     3.826    vga/CLK_OUT1
    SLICE_X1Y44          FDRE                                         r  vga/code_mem_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.995    
                         clock uncertainty           -0.201     2.793    
    SLICE_X1Y44          FDRE (Setup_fdre_C_D)       -0.015     2.778    vga/code_mem_reg[29]
  -------------------------------------------------------------------
                         required time                          2.778    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                 -1.579    

Slack (VIOLATED) :        -1.578ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.323ns  (logic 0.672ns (10.627%)  route 5.651ns (89.373%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 3.825 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.626    -1.968    vga/U12/CLK_OUT3
    SLICE_X14Y73         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.846    -0.886    vga/U12/PRow[3]
    SLICE_X14Y72         LUT5 (Prop_lut5_I0_O)        0.126    -0.760 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=334, routed)         0.541    -0.219    vga/U12/v_count_reg[3]_0
    SLICE_X15Y62         LUT2 (Prop_lut2_I0_O)        0.043    -0.176 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=149, routed)         2.835     2.659    core/register/code_mem_reg[0]_1
    SLICE_X7Y22          MUXF8 (Prop_muxf8_S_O)       0.141     2.800 r  core/register/code_wb_reg[29]_i_2/O
                         net (fo=1, routed)           1.130     3.929    core/register/code_wb_reg[29]_i_2_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I2_O)        0.126     4.055 r  core/register/code_wb[29]_i_1/O
                         net (fo=5, routed)           0.300     4.355    vga/D[28]
    SLICE_X3Y42          FDRE                                         r  vga/code_if_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.731     3.825    vga/CLK_OUT1
    SLICE_X3Y42          FDRE                                         r  vga/code_if_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.994    
                         clock uncertainty           -0.201     2.792    
    SLICE_X3Y42          FDRE (Setup_fdre_C_D)       -0.015     2.777    vga/code_if_reg[29]
  -------------------------------------------------------------------
                         required time                          2.777    
                         arrival time                          -4.355    
  -------------------------------------------------------------------
                         slack                                 -1.578    

Slack (VIOLATED) :        -1.577ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 0.489ns (7.741%)  route 5.828ns (92.259%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.180ns = ( 3.820 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.626    -1.968    vga/U12/CLK_OUT3
    SLICE_X14Y73         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          0.843    -0.889    vga/U12/PRow[1]
    SLICE_X21Y75         LUT6 (Prop_lut6_I3_O)        0.124    -0.765 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.375    -0.390    vga/U12/G[3]_i_8_n_0
    SLICE_X22Y74         LUT2 (Prop_lut2_I0_O)        0.043    -0.347 r  vga/U12/G[3]_i_4/O
                         net (fo=9, routed)           0.530     0.183    vga/U12/G[3]_i_4_n_0
    SLICE_X17Y73         LUT3 (Prop_lut3_I2_O)        0.043     0.226 r  vga/U12/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=164, routed)         3.594     3.820    core/register/code_mem_reg[31]
    SLICE_X6Y39          LUT6 (Prop_lut6_I3_O)        0.043     3.863 r  core/register/code_wb[26]_i_1/O
                         net (fo=5, routed)           0.486     4.349    vga/D[25]
    SLICE_X3Y34          FDRE                                         r  vga/code_wb_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.726     3.820    vga/CLK_OUT1
    SLICE_X3Y34          FDRE                                         r  vga/code_wb_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.989    
                         clock uncertainty           -0.201     2.787    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)       -0.015     2.772    vga/code_wb_reg[26]
  -------------------------------------------------------------------
                         required time                          2.772    
                         arrival time                          -4.349    
  -------------------------------------------------------------------
                         slack                                 -1.577    

Slack (VIOLATED) :        -1.574ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.302ns  (logic 0.489ns (7.759%)  route 5.813ns (92.241%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.232ns = ( 3.768 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.626    -1.968    vga/U12/CLK_OUT3
    SLICE_X14Y73         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          0.843    -0.889    vga/U12/PRow[1]
    SLICE_X21Y75         LUT6 (Prop_lut6_I3_O)        0.124    -0.765 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.375    -0.390    vga/U12/G[3]_i_8_n_0
    SLICE_X22Y74         LUT2 (Prop_lut2_I0_O)        0.043    -0.347 r  vga/U12/G[3]_i_4/O
                         net (fo=9, routed)           0.530     0.183    vga/U12/G[3]_i_4_n_0
    SLICE_X17Y73         LUT3 (Prop_lut3_I2_O)        0.043     0.226 r  vga/U12/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=164, routed)         3.594     3.820    core/register/code_mem_reg[31]
    SLICE_X6Y39          LUT6 (Prop_lut6_I3_O)        0.043     3.863 r  core/register/code_wb[26]_i_1/O
                         net (fo=5, routed)           0.471     4.334    vga/D[25]
    SLICE_X8Y39          FDRE                                         r  vga/code_id_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.674     3.768    vga/CLK_OUT1
    SLICE_X8Y39          FDRE                                         r  vga/code_id_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.937    
                         clock uncertainty           -0.201     2.735    
    SLICE_X8Y39          FDRE (Setup_fdre_C_D)        0.025     2.760    vga/code_id_reg[26]
  -------------------------------------------------------------------
                         required time                          2.760    
                         arrival time                          -4.334    
  -------------------------------------------------------------------
                         slack                                 -1.574    

Slack (VIOLATED) :        -1.572ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.332ns  (logic 0.672ns (10.613%)  route 5.660ns (89.387%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.177ns = ( 3.823 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.626    -1.968    vga/U12/CLK_OUT3
    SLICE_X14Y73         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.846    -0.886    vga/U12/PRow[3]
    SLICE_X14Y72         LUT5 (Prop_lut5_I0_O)        0.126    -0.760 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=334, routed)         0.541    -0.219    vga/U12/v_count_reg[3]_0
    SLICE_X15Y62         LUT2 (Prop_lut2_I0_O)        0.043    -0.176 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=149, routed)         2.749     2.573    core/register/code_mem_reg[0]_1
    SLICE_X7Y21          MUXF8 (Prop_muxf8_S_O)       0.141     2.714 r  core/register/code_wb_reg[10]_i_2/O
                         net (fo=1, routed)           1.216     3.931    core/register/code_wb_reg[10]_i_2_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I2_O)        0.126     4.057 r  core/register/code_wb[10]_i_1/O
                         net (fo=5, routed)           0.307     4.364    vga/D[10]
    SLICE_X6Y40          FDRE                                         r  vga/code_exe_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.729     3.823    vga/CLK_OUT1
    SLICE_X6Y40          FDRE                                         r  vga/code_exe_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.992    
                         clock uncertainty           -0.201     2.790    
    SLICE_X6Y40          FDRE (Setup_fdre_C_D)        0.001     2.791    vga/code_exe_reg[10]
  -------------------------------------------------------------------
                         required time                          2.791    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                 -1.572    

Slack (VIOLATED) :        -1.571ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 0.675ns (10.783%)  route 5.585ns (89.217%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 3.771 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.626    -1.968    vga/U12/CLK_OUT3
    SLICE_X14Y73         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.846    -0.886    vga/U12/PRow[3]
    SLICE_X14Y72         LUT5 (Prop_lut5_I0_O)        0.126    -0.760 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=334, routed)         0.541    -0.219    vga/U12/v_count_reg[3]_0
    SLICE_X15Y62         LUT2 (Prop_lut2_I0_O)        0.043    -0.176 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=149, routed)         2.416     2.240    core/register/code_mem_reg[0]_1
    SLICE_X2Y25          MUXF8 (Prop_muxf8_S_O)       0.145     2.385 r  core/register/data_buf_reg_0_3_18_23_i_16/O
                         net (fo=2, routed)           1.374     3.759    core/register/data_buf_reg_0_3_18_23_i_44_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.125     3.884 r  core/register/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.408     4.292    vga/D[19]
    SLICE_X11Y44         FDRE                                         r  vga/code_id_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.677     3.771    vga/CLK_OUT1
    SLICE_X11Y44         FDRE                                         r  vga/code_id_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.940    
                         clock uncertainty           -0.201     2.738    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)       -0.018     2.720    vga/code_id_reg[20]
  -------------------------------------------------------------------
                         required time                          2.720    
                         arrival time                          -4.292    
  -------------------------------------------------------------------
                         slack                                 -1.571    

Slack (VIOLATED) :        -1.568ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.255ns  (logic 0.489ns (7.818%)  route 5.766ns (92.182%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 3.767 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.626    -1.968    vga/U12/CLK_OUT3
    SLICE_X14Y73         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  vga/U12/v_count_reg[1]/Q
                         net (fo=16, routed)          0.843    -0.889    vga/U12/PRow[1]
    SLICE_X21Y75         LUT6 (Prop_lut6_I3_O)        0.124    -0.765 r  vga/U12/G[3]_i_8/O
                         net (fo=7, routed)           0.375    -0.390    vga/U12/G[3]_i_8_n_0
    SLICE_X22Y74         LUT2 (Prop_lut2_I0_O)        0.043    -0.347 r  vga/U12/G[3]_i_4/O
                         net (fo=9, routed)           0.530     0.183    vga/U12/G[3]_i_4_n_0
    SLICE_X17Y73         LUT3 (Prop_lut3_I2_O)        0.043     0.226 r  vga/U12/data_buf_reg_0_3_0_5_i_13/O
                         net (fo=164, routed)         3.594     3.820    core/register/code_mem_reg[31]
    SLICE_X6Y39          LUT6 (Prop_lut6_I3_O)        0.043     3.863 r  core/register/code_wb[26]_i_1/O
                         net (fo=5, routed)           0.424     4.287    vga/D[25]
    SLICE_X9Y37          FDRE                                         r  vga/code_if_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.673     3.767    vga/CLK_OUT1
    SLICE_X9Y37          FDRE                                         r  vga/code_if_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.936    
                         clock uncertainty           -0.201     2.734    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)       -0.015     2.719    vga/code_if_reg[26]
  -------------------------------------------------------------------
                         required time                          2.719    
                         arrival time                          -4.287    
  -------------------------------------------------------------------
                         slack                                 -1.568    

Slack (VIOLATED) :        -1.545ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 0.672ns (10.688%)  route 5.615ns (89.312%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 3.825 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.968ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.626    -1.968    vga/U12/CLK_OUT3
    SLICE_X14Y73         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y73         FDRE (Prop_fdre_C_Q)         0.236    -1.732 r  vga/U12/v_count_reg[3]/Q
                         net (fo=14, routed)          0.846    -0.886    vga/U12/PRow[3]
    SLICE_X14Y72         LUT5 (Prop_lut5_I0_O)        0.126    -0.760 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=334, routed)         0.541    -0.219    vga/U12/v_count_reg[3]_0
    SLICE_X15Y62         LUT2 (Prop_lut2_I0_O)        0.043    -0.176 r  vga/U12/code_mem[31]_i_2/O
                         net (fo=149, routed)         2.754     2.578    core/register/code_mem_reg[0]_1
    SLICE_X1Y26          MUXF8 (Prop_muxf8_S_O)       0.141     2.719 r  core/register/code_wb_reg[12]_i_3/O
                         net (fo=1, routed)           1.129     3.848    core/reg_EXE_MEM/code_mem_reg[12]_2
    SLICE_X5Y45          LUT6 (Prop_lut6_I4_O)        0.126     3.974 r  core/reg_EXE_MEM/code_wb[12]_i_1/O
                         net (fo=5, routed)           0.345     4.319    vga/D[12]
    SLICE_X4Y45          FDRE                                         r  vga/code_wb_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.731     3.825    vga/CLK_OUT1
    SLICE_X4Y45          FDRE                                         r  vga/code_wb_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.994    
                         clock uncertainty           -0.201     2.792    
    SLICE_X4Y45          FDRE (Setup_fdre_C_D)       -0.018     2.774    vga/code_wb_reg[12]
  -------------------------------------------------------------------
                         required time                          2.774    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 -1.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.156ns (18.018%)  route 0.710ns (81.982%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.532ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.682    -0.511    vga/U12/CLK_OUT3
    SLICE_X15Y75         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.411 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.315    -0.095    vga/U12/PRow[5]
    SLICE_X20Y74         LUT6 (Prop_lut6_I3_O)        0.028    -0.067 r  vga/U12/G[3]_i_3/O
                         net (fo=100, routed)         0.395     0.327    vga/U12/v_count_reg[8]_16
    SLICE_X14Y80         LUT5 (Prop_lut5_I2_O)        0.028     0.355 r  vga/U12/strdata[20]_i_1/O
                         net (fo=1, routed)           0.000     0.355    vga/U12_n_46
    SLICE_X14Y80         FDRE                                         r  vga/strdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.926    -0.532    vga/CLK_OUT1
    SLICE_X14Y80         FDRE                                         r  vga/strdata_reg[20]/C
                         clock pessimism              0.339    -0.194    
                         clock uncertainty            0.201     0.008    
    SLICE_X14Y80         FDRE (Hold_fdre_C_D)         0.087     0.095    vga/strdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.156ns (17.936%)  route 0.714ns (82.064%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.533ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.682    -0.511    vga/U12/CLK_OUT3
    SLICE_X15Y75         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.411 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.315    -0.095    vga/U12/PRow[5]
    SLICE_X20Y74         LUT6 (Prop_lut6_I3_O)        0.028    -0.067 r  vga/U12/G[3]_i_3/O
                         net (fo=100, routed)         0.399     0.331    vga/U12/v_count_reg[8]_16
    SLICE_X13Y79         LUT6 (Prop_lut6_I5_O)        0.028     0.359 r  vga/U12/strdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.359    vga/U12_n_32
    SLICE_X13Y79         FDRE                                         r  vga/strdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.925    -0.533    vga/CLK_OUT1
    SLICE_X13Y79         FDRE                                         r  vga/strdata_reg[0]/C
                         clock pessimism              0.339    -0.195    
                         clock uncertainty            0.201     0.007    
    SLICE_X13Y79         FDRE (Hold_fdre_C_D)         0.060     0.067    vga/strdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.359    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.155ns (17.060%)  route 0.754ns (82.940%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.682    -0.511    vga/U12/CLK_OUT3
    SLICE_X15Y75         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.411 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.315    -0.095    vga/U12/PRow[5]
    SLICE_X20Y74         LUT6 (Prop_lut6_I3_O)        0.028    -0.067 f  vga/U12/G[3]_i_3/O
                         net (fo=100, routed)         0.438     0.371    vga/U12/v_count_reg[8]_16
    SLICE_X18Y77         LUT2 (Prop_lut2_I0_O)        0.027     0.398 r  vga/U12/strdata[22]_i_1/O
                         net (fo=1, routed)           0.000     0.398    vga/U12_n_30
    SLICE_X18Y77         FDRE                                         r  vga/strdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.922    -0.536    vga/CLK_OUT1
    SLICE_X18Y77         FDRE                                         r  vga/strdata_reg[22]/C
                         clock pessimism              0.339    -0.198    
                         clock uncertainty            0.201     0.004    
    SLICE_X18Y77         FDRE (Hold_fdre_C_D)         0.096     0.100    vga/strdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.157ns (17.227%)  route 0.754ns (82.773%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.682    -0.511    vga/U12/CLK_OUT3
    SLICE_X15Y75         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.411 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.315    -0.095    vga/U12/PRow[5]
    SLICE_X20Y74         LUT6 (Prop_lut6_I3_O)        0.028    -0.067 r  vga/U12/G[3]_i_3/O
                         net (fo=100, routed)         0.439     0.372    vga/U12/v_count_reg[8]_16
    SLICE_X16Y79         LUT3 (Prop_lut3_I1_O)        0.029     0.401 r  vga/U12/strdata[42]_i_1/O
                         net (fo=1, routed)           0.000     0.401    vga/U12_n_43
    SLICE_X16Y79         FDRE                                         r  vga/strdata_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.924    -0.534    vga/CLK_OUT1
    SLICE_X16Y79         FDRE                                         r  vga/strdata_reg[42]/C
                         clock pessimism              0.339    -0.196    
                         clock uncertainty            0.201     0.006    
    SLICE_X16Y79         FDRE (Hold_fdre_C_D)         0.096     0.102    vga/strdata_reg[42]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.156ns (17.136%)  route 0.754ns (82.864%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.682    -0.511    vga/U12/CLK_OUT3
    SLICE_X15Y75         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.411 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.315    -0.095    vga/U12/PRow[5]
    SLICE_X20Y74         LUT6 (Prop_lut6_I3_O)        0.028    -0.067 r  vga/U12/G[3]_i_3/O
                         net (fo=100, routed)         0.439     0.372    vga/U12/v_count_reg[8]_16
    SLICE_X16Y79         LUT3 (Prop_lut3_I1_O)        0.028     0.400 r  vga/U12/strdata[24]_i_1/O
                         net (fo=1, routed)           0.000     0.400    vga/U12_n_47
    SLICE_X16Y79         FDRE                                         r  vga/strdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.924    -0.534    vga/CLK_OUT1
    SLICE_X16Y79         FDRE                                         r  vga/strdata_reg[24]/C
                         clock pessimism              0.339    -0.196    
                         clock uncertainty            0.201     0.006    
    SLICE_X16Y79         FDRE (Hold_fdre_C_D)         0.087     0.093    vga/strdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.400    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.156ns (17.151%)  route 0.754ns (82.849%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.682    -0.511    vga/U12/CLK_OUT3
    SLICE_X15Y75         FDRE                                         r  vga/U12/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.411 r  vga/U12/v_count_reg[5]/Q
                         net (fo=7, routed)           0.315    -0.095    vga/U12/PRow[5]
    SLICE_X20Y74         LUT6 (Prop_lut6_I3_O)        0.028    -0.067 f  vga/U12/G[3]_i_3/O
                         net (fo=100, routed)         0.438     0.371    vga/U12/v_count_reg[8]_16
    SLICE_X18Y77         LUT2 (Prop_lut2_I0_O)        0.028     0.399 r  vga/U12/strdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.399    vga/U12_n_25
    SLICE_X18Y77         FDRE                                         r  vga/strdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.922    -0.536    vga/CLK_OUT1
    SLICE_X18Y77         FDRE                                         r  vga/strdata_reg[17]/C
                         clock pessimism              0.339    -0.198    
                         clock uncertainty            0.201     0.004    
    SLICE_X18Y77         FDRE (Hold_fdre_C_D)         0.087     0.091    vga/strdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[46]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.202ns (22.197%)  route 0.708ns (77.803%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.681    -0.512    vga/U12/CLK_OUT3
    SLICE_X20Y74         FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDRE (Prop_fdre_C_Q)         0.118    -0.394 r  vga/U12/v_count_reg[7]/Q
                         net (fo=12, routed)          0.235    -0.159    vga/U12/PRow[7]
    SLICE_X22Y74         LUT3 (Prop_lut3_I2_O)        0.028    -0.131 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.234     0.103    vga/U12/G[3]_i_6_n_0
    SLICE_X19Y73         LUT4 (Prop_lut4_I3_O)        0.028     0.131 f  vga/U12/G[3]_i_2/O
                         net (fo=128, routed)         0.239     0.370    vga/U12/v_count_reg[6]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I5_O)        0.028     0.398 r  vga/U12/strdata[46]_i_1/O
                         net (fo=1, routed)           0.000     0.398    vga/U12_n_102
    SLICE_X16Y74         FDSE                                         r  vga/strdata_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.919    -0.539    vga/CLK_OUT1
    SLICE_X16Y74         FDSE                                         r  vga/strdata_reg[46]/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X16Y74         FDSE (Hold_fdse_C_D)         0.087     0.088    vga/strdata_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.088    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.202ns (22.040%)  route 0.714ns (77.960%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.536ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.681    -0.512    vga/U12/CLK_OUT3
    SLICE_X20Y74         FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y74         FDRE (Prop_fdre_C_Q)         0.118    -0.394 r  vga/U12/v_count_reg[7]/Q
                         net (fo=12, routed)          0.235    -0.159    vga/U12/PRow[7]
    SLICE_X22Y74         LUT3 (Prop_lut3_I2_O)        0.028    -0.131 r  vga/U12/G[3]_i_6/O
                         net (fo=4, routed)           0.234     0.103    vga/U12/G[3]_i_6_n_0
    SLICE_X19Y73         LUT4 (Prop_lut4_I3_O)        0.028     0.131 r  vga/U12/G[3]_i_2/O
                         net (fo=128, routed)         0.246     0.377    vga/U12/v_count_reg[6]_0
    SLICE_X16Y72         LUT6 (Prop_lut6_I0_O)        0.028     0.405 r  vga/U12/strdata[45]_i_1/O
                         net (fo=1, routed)           0.000     0.405    vga/U12_n_113
    SLICE_X16Y72         FDRE                                         r  vga/strdata_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.922    -0.536    vga/CLK_OUT1
    SLICE_X16Y72         FDRE                                         r  vga/strdata_reg[45]/C
                         clock pessimism              0.339    -0.198    
                         clock uncertainty            0.201     0.004    
    SLICE_X16Y72         FDRE (Hold_fdre_C_D)         0.087     0.091    vga/strdata_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.100ns (8.631%)  route 1.059ns (91.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.693    -0.500    vga/U12/CLK_OUT3
    SLICE_X15Y61         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.100    -0.400 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         1.059     0.659    vga/data_buf_reg_0_3_18_23/ADDRD1
    SLICE_X6Y61          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.965    -0.493    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y61          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.339    -0.155    
                         clock uncertainty            0.201     0.047    
    SLICE_X6Y61          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     0.341    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.100ns (8.631%)  route 1.059ns (91.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.693    -0.500    vga/U12/CLK_OUT3
    SLICE_X15Y61         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y61         FDRE (Prop_fdre_C_Q)         0.100    -0.400 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         1.059     0.659    vga/data_buf_reg_0_3_18_23/ADDRD1
    SLICE_X6Y61          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.965    -0.493    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y61          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.339    -0.155    
                         clock uncertainty            0.201     0.047    
    SLICE_X6Y61          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.294     0.341    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.341    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.318    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :          188  Failing Endpoints,  Worst Slack       -4.732ns,  Total Violation     -698.857ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.732ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[80][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.282ns  (logic 1.590ns (21.833%)  route 5.692ns (78.167%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=2)
  Clock Path Skew:        -2.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.177ns = ( 53.823 - 55.000 ) 
    Source Clock Delay      (SCD):    0.221ns = ( 50.221 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    47.737    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    47.780 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    48.312    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.405 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.816    50.221    core/data_ram/debug_clk
    SLICE_X19Y49         FDRE                                         r  core/data_ram/data_reg[80][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.228    50.449 r  core/data_ram/data_reg[80][7]/Q
                         net (fo=5, routed)           0.658    51.107    core/data_ram/data_reg[80][7]_0[7]
    SLICE_X18Y50         LUT6 (Prop_lut6_I5_O)        0.043    51.150 r  core/data_ram/MDR_WB[31]_i_120/O
                         net (fo=1, routed)           0.000    51.150    core/data_ram/MDR_WB[31]_i_120_n_0
    SLICE_X18Y50         MUXF7 (Prop_muxf7_I0_O)      0.101    51.251 r  core/data_ram/MDR_WB_reg[31]_i_49/O
                         net (fo=1, routed)           0.587    51.837    core/data_ram/MDR_WB_reg[31]_i_49_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I1_O)        0.123    51.960 r  core/data_ram/MDR_WB[31]_i_16/O
                         net (fo=1, routed)           0.283    52.243    core/data_ram/MDR_WB[31]_i_16_n_0
    SLICE_X18Y42         LUT6 (Prop_lut6_I5_O)        0.043    52.286 f  core/data_ram/MDR_WB[31]_i_5/O
                         net (fo=1, routed)           0.342    52.628    core/data_ram/MDR_WB[31]_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I0_O)        0.043    52.671 f  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=23, routed)          0.445    53.116    core/reg_EXE_MEM/MDR_WB_reg[10]
    SLICE_X18Y34         LUT4 (Prop_lut4_I3_O)        0.043    53.159 r  core/reg_EXE_MEM/MDR_WB[14]_i_2/O
                         net (fo=10, routed)          0.595    53.754    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_1
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.043    53.797 r  core/reg_EXE_MEM/MDR_WB[12]_i_1/O
                         net (fo=6, routed)           0.125    53.921    core/reg_EXE_MEM/Datain_MEM[12]
    SLICE_X19Y40         LUT6 (Prop_lut6_I5_O)        0.043    53.964 r  core/reg_EXE_MEM/A_EX[12]_i_2/O
                         net (fo=2, routed)           0.633    54.598    core/cmp_ID/PCurrent_ID_reg[31]_i_3_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I0_O)        0.043    54.641 r  core/cmp_ID/PCurrent_ID[31]_i_11/O
                         net (fo=1, routed)           0.000    54.641    core/cmp_ID/PCurrent_ID[31]_i_11_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    54.887 r  core/cmp_ID/PCurrent_ID_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.887    core/cmp_ID/PCurrent_ID_reg[31]_i_3_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    54.997 f  core/cmp_ID/PCurrent_ID_reg[31]_i_2/CO[2]
                         net (fo=3, routed)           0.207    55.204    core/ctrl/CO[0]
    SLICE_X11Y40         LUT5 (Prop_lut5_I4_O)        0.128    55.332 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=39, routed)          0.574    55.905    core/mux_IF/Branch_ctrl
    SLICE_X5Y40          LUT3 (Prop_lut3_I2_O)        0.043    55.948 r  core/mux_IF/Q[4]_i_1/O
                         net (fo=2, routed)           0.201    56.149    core/U1_3/D[2]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.043    56.192 r  core/U1_3/code_wb[4]_i_17/O
                         net (fo=1, routed)           0.186    56.378    core/U1_3/code_wb[4]_i_17_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I5_O)        0.043    56.421 r  core/U1_3/code_wb[4]_i_10/O
                         net (fo=1, routed)           0.000    56.421    core/U1_3/code_wb[4]_i_10_n_0
    SLICE_X6Y38          MUXF7 (Prop_muxf7_I0_O)      0.101    56.522 r  core/U1_3/code_wb_reg[4]_i_3/O
                         net (fo=1, routed)           0.348    56.870    core/register/code_mem_reg[4]_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.123    56.993 r  core/register/code_wb[4]_i_1/O
                         net (fo=6, routed)           0.510    57.503    vga/D[4]
    SLICE_X4Y41          FDRE                                         r  vga/code_wb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.729    53.823    vga/CLK_OUT1
    SLICE_X4Y41          FDRE                                         r  vga/code_wb_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.992    
                         clock uncertainty           -0.215    52.777    
    SLICE_X4Y41          FDRE (Setup_fdre_C_D)       -0.006    52.771    vga/code_wb_reg[4]
  -------------------------------------------------------------------
                         required time                         52.771    
                         arrival time                         -57.503    
  -------------------------------------------------------------------
                         slack                                 -4.732    

Slack (VIOLATED) :        -4.684ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[80][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.210ns  (logic 1.608ns (22.302%)  route 5.602ns (77.699%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=2)
  Clock Path Skew:        -2.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.180ns = ( 53.820 - 55.000 ) 
    Source Clock Delay      (SCD):    0.221ns = ( 50.221 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    47.737    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    47.780 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    48.312    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.405 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.816    50.221    core/data_ram/debug_clk
    SLICE_X19Y49         FDRE                                         r  core/data_ram/data_reg[80][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.228    50.449 r  core/data_ram/data_reg[80][7]/Q
                         net (fo=5, routed)           0.658    51.107    core/data_ram/data_reg[80][7]_0[7]
    SLICE_X18Y50         LUT6 (Prop_lut6_I5_O)        0.043    51.150 r  core/data_ram/MDR_WB[31]_i_120/O
                         net (fo=1, routed)           0.000    51.150    core/data_ram/MDR_WB[31]_i_120_n_0
    SLICE_X18Y50         MUXF7 (Prop_muxf7_I0_O)      0.101    51.251 r  core/data_ram/MDR_WB_reg[31]_i_49/O
                         net (fo=1, routed)           0.587    51.837    core/data_ram/MDR_WB_reg[31]_i_49_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I1_O)        0.123    51.960 r  core/data_ram/MDR_WB[31]_i_16/O
                         net (fo=1, routed)           0.283    52.243    core/data_ram/MDR_WB[31]_i_16_n_0
    SLICE_X18Y42         LUT6 (Prop_lut6_I5_O)        0.043    52.286 f  core/data_ram/MDR_WB[31]_i_5/O
                         net (fo=1, routed)           0.342    52.628    core/data_ram/MDR_WB[31]_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I0_O)        0.043    52.671 f  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=23, routed)          0.445    53.116    core/reg_EXE_MEM/MDR_WB_reg[10]
    SLICE_X18Y34         LUT4 (Prop_lut4_I3_O)        0.043    53.159 r  core/reg_EXE_MEM/MDR_WB[14]_i_2/O
                         net (fo=10, routed)          0.595    53.754    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_1
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.043    53.797 r  core/reg_EXE_MEM/MDR_WB[12]_i_1/O
                         net (fo=6, routed)           0.125    53.921    core/reg_EXE_MEM/Datain_MEM[12]
    SLICE_X19Y40         LUT6 (Prop_lut6_I5_O)        0.043    53.964 r  core/reg_EXE_MEM/A_EX[12]_i_2/O
                         net (fo=2, routed)           0.633    54.598    core/cmp_ID/PCurrent_ID_reg[31]_i_3_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I0_O)        0.043    54.641 r  core/cmp_ID/PCurrent_ID[31]_i_11/O
                         net (fo=1, routed)           0.000    54.641    core/cmp_ID/PCurrent_ID[31]_i_11_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    54.887 r  core/cmp_ID/PCurrent_ID_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.887    core/cmp_ID/PCurrent_ID_reg[31]_i_3_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    54.997 f  core/cmp_ID/PCurrent_ID_reg[31]_i_2/CO[2]
                         net (fo=3, routed)           0.207    55.204    core/ctrl/CO[0]
    SLICE_X11Y40         LUT5 (Prop_lut5_I4_O)        0.128    55.332 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=39, routed)          0.655    55.986    core/mux_IF/Branch_ctrl
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.043    56.029 r  core/mux_IF/Q[24]_i_1/O
                         net (fo=2, routed)           0.101    56.130    core/U1_3/D[21]
    SLICE_X3Y36          LUT5 (Prop_lut5_I0_O)        0.043    56.173 r  core/U1_3/code_wb[24]_i_10/O
                         net (fo=1, routed)           0.193    56.366    core/U1_3/code_wb[24]_i_10_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.043    56.409 r  core/U1_3/code_wb[24]_i_6/O
                         net (fo=1, routed)           0.000    56.409    core/U1_3/code_wb[24]_i_6_n_0
    SLICE_X4Y36          MUXF7 (Prop_muxf7_I0_O)      0.120    56.529 r  core/U1_3/code_wb_reg[24]_i_3/O
                         net (fo=2, routed)           0.181    56.710    core/register/code_mem_reg[24]_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I1_O)        0.122    56.832 r  core/register/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.600    57.431    vga/D[23]
    SLICE_X3Y34          FDRE                                         r  vga/code_wb_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.726    53.820    vga/CLK_OUT1
    SLICE_X3Y34          FDRE                                         r  vga/code_wb_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.989    
                         clock uncertainty           -0.215    52.774    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)       -0.027    52.747    vga/code_wb_reg[24]
  -------------------------------------------------------------------
                         required time                         52.747    
                         arrival time                         -57.431    
  -------------------------------------------------------------------
                         slack                                 -4.684    

Slack (VIOLATED) :        -4.646ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[80][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.140ns  (logic 1.608ns (22.521%)  route 5.532ns (77.479%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=2)
  Clock Path Skew:        -2.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 53.765 - 55.000 ) 
    Source Clock Delay      (SCD):    0.221ns = ( 50.221 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    47.737    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    47.780 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    48.312    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.405 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.816    50.221    core/data_ram/debug_clk
    SLICE_X19Y49         FDRE                                         r  core/data_ram/data_reg[80][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.228    50.449 r  core/data_ram/data_reg[80][7]/Q
                         net (fo=5, routed)           0.658    51.107    core/data_ram/data_reg[80][7]_0[7]
    SLICE_X18Y50         LUT6 (Prop_lut6_I5_O)        0.043    51.150 r  core/data_ram/MDR_WB[31]_i_120/O
                         net (fo=1, routed)           0.000    51.150    core/data_ram/MDR_WB[31]_i_120_n_0
    SLICE_X18Y50         MUXF7 (Prop_muxf7_I0_O)      0.101    51.251 r  core/data_ram/MDR_WB_reg[31]_i_49/O
                         net (fo=1, routed)           0.587    51.837    core/data_ram/MDR_WB_reg[31]_i_49_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I1_O)        0.123    51.960 r  core/data_ram/MDR_WB[31]_i_16/O
                         net (fo=1, routed)           0.283    52.243    core/data_ram/MDR_WB[31]_i_16_n_0
    SLICE_X18Y42         LUT6 (Prop_lut6_I5_O)        0.043    52.286 f  core/data_ram/MDR_WB[31]_i_5/O
                         net (fo=1, routed)           0.342    52.628    core/data_ram/MDR_WB[31]_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I0_O)        0.043    52.671 f  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=23, routed)          0.445    53.116    core/reg_EXE_MEM/MDR_WB_reg[10]
    SLICE_X18Y34         LUT4 (Prop_lut4_I3_O)        0.043    53.159 r  core/reg_EXE_MEM/MDR_WB[14]_i_2/O
                         net (fo=10, routed)          0.595    53.754    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_1
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.043    53.797 r  core/reg_EXE_MEM/MDR_WB[12]_i_1/O
                         net (fo=6, routed)           0.125    53.921    core/reg_EXE_MEM/Datain_MEM[12]
    SLICE_X19Y40         LUT6 (Prop_lut6_I5_O)        0.043    53.964 r  core/reg_EXE_MEM/A_EX[12]_i_2/O
                         net (fo=2, routed)           0.633    54.598    core/cmp_ID/PCurrent_ID_reg[31]_i_3_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I0_O)        0.043    54.641 r  core/cmp_ID/PCurrent_ID[31]_i_11/O
                         net (fo=1, routed)           0.000    54.641    core/cmp_ID/PCurrent_ID[31]_i_11_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    54.887 r  core/cmp_ID/PCurrent_ID_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.887    core/cmp_ID/PCurrent_ID_reg[31]_i_3_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    54.997 f  core/cmp_ID/PCurrent_ID_reg[31]_i_2/CO[2]
                         net (fo=3, routed)           0.207    55.204    core/ctrl/CO[0]
    SLICE_X11Y40         LUT5 (Prop_lut5_I4_O)        0.128    55.332 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=39, routed)          0.655    55.986    core/mux_IF/Branch_ctrl
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.043    56.029 r  core/mux_IF/Q[24]_i_1/O
                         net (fo=2, routed)           0.101    56.130    core/U1_3/D[21]
    SLICE_X3Y36          LUT5 (Prop_lut5_I0_O)        0.043    56.173 r  core/U1_3/code_wb[24]_i_10/O
                         net (fo=1, routed)           0.193    56.366    core/U1_3/code_wb[24]_i_10_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.043    56.409 r  core/U1_3/code_wb[24]_i_6/O
                         net (fo=1, routed)           0.000    56.409    core/U1_3/code_wb[24]_i_6_n_0
    SLICE_X4Y36          MUXF7 (Prop_muxf7_I0_O)      0.120    56.529 r  core/U1_3/code_wb_reg[24]_i_3/O
                         net (fo=2, routed)           0.181    56.710    core/register/code_mem_reg[24]_0
    SLICE_X5Y36          LUT6 (Prop_lut6_I1_O)        0.122    56.832 r  core/register/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.529    57.361    vga/D[23]
    SLICE_X9Y34          FDRE                                         r  vga/code_id_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.671    53.765    vga/CLK_OUT1
    SLICE_X9Y34          FDRE                                         r  vga/code_id_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.934    
                         clock uncertainty           -0.215    52.719    
    SLICE_X9Y34          FDRE (Setup_fdre_C_D)       -0.004    52.715    vga/code_id_reg[24]
  -------------------------------------------------------------------
                         required time                         52.715    
                         arrival time                         -57.361    
  -------------------------------------------------------------------
                         slack                                 -4.646    

Slack (VIOLATED) :        -4.640ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[80][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.184ns  (logic 1.603ns (22.314%)  route 5.581ns (77.686%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=2)
  Clock Path Skew:        -2.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 53.825 - 55.000 ) 
    Source Clock Delay      (SCD):    0.221ns = ( 50.221 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    47.737    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    47.780 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    48.312    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.405 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.816    50.221    core/data_ram/debug_clk
    SLICE_X19Y49         FDRE                                         r  core/data_ram/data_reg[80][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.228    50.449 r  core/data_ram/data_reg[80][7]/Q
                         net (fo=5, routed)           0.658    51.107    core/data_ram/data_reg[80][7]_0[7]
    SLICE_X18Y50         LUT6 (Prop_lut6_I5_O)        0.043    51.150 r  core/data_ram/MDR_WB[31]_i_120/O
                         net (fo=1, routed)           0.000    51.150    core/data_ram/MDR_WB[31]_i_120_n_0
    SLICE_X18Y50         MUXF7 (Prop_muxf7_I0_O)      0.101    51.251 r  core/data_ram/MDR_WB_reg[31]_i_49/O
                         net (fo=1, routed)           0.587    51.837    core/data_ram/MDR_WB_reg[31]_i_49_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I1_O)        0.123    51.960 r  core/data_ram/MDR_WB[31]_i_16/O
                         net (fo=1, routed)           0.283    52.243    core/data_ram/MDR_WB[31]_i_16_n_0
    SLICE_X18Y42         LUT6 (Prop_lut6_I5_O)        0.043    52.286 f  core/data_ram/MDR_WB[31]_i_5/O
                         net (fo=1, routed)           0.342    52.628    core/data_ram/MDR_WB[31]_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I0_O)        0.043    52.671 f  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=23, routed)          0.445    53.116    core/reg_EXE_MEM/MDR_WB_reg[10]
    SLICE_X18Y34         LUT4 (Prop_lut4_I3_O)        0.043    53.159 r  core/reg_EXE_MEM/MDR_WB[14]_i_2/O
                         net (fo=10, routed)          0.595    53.754    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_1
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.043    53.797 r  core/reg_EXE_MEM/MDR_WB[12]_i_1/O
                         net (fo=6, routed)           0.125    53.921    core/reg_EXE_MEM/Datain_MEM[12]
    SLICE_X19Y40         LUT6 (Prop_lut6_I5_O)        0.043    53.964 r  core/reg_EXE_MEM/A_EX[12]_i_2/O
                         net (fo=2, routed)           0.633    54.598    core/cmp_ID/PCurrent_ID_reg[31]_i_3_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I0_O)        0.043    54.641 r  core/cmp_ID/PCurrent_ID[31]_i_11/O
                         net (fo=1, routed)           0.000    54.641    core/cmp_ID/PCurrent_ID[31]_i_11_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    54.887 r  core/cmp_ID/PCurrent_ID_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.887    core/cmp_ID/PCurrent_ID_reg[31]_i_3_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    54.997 f  core/cmp_ID/PCurrent_ID_reg[31]_i_2/CO[2]
                         net (fo=3, routed)           0.207    55.204    core/ctrl/CO[0]
    SLICE_X11Y40         LUT5 (Prop_lut5_I4_O)        0.128    55.332 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=39, routed)          0.498    55.829    core/mux_IF/Branch_ctrl
    SLICE_X7Y43          LUT3 (Prop_lut3_I2_O)        0.043    55.872 r  core/mux_IF/Q[31]_i_1/O
                         net (fo=2, routed)           0.371    56.243    core/U1_3/D[28]
    SLICE_X6Y44          LUT5 (Prop_lut5_I0_O)        0.043    56.286 r  core/U1_3/code_wb[31]_i_13/O
                         net (fo=1, routed)           0.245    56.531    core/U1_3/code_wb[31]_i_13_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.043    56.574 r  core/U1_3/code_wb[31]_i_9/O
                         net (fo=1, routed)           0.000    56.574    core/U1_3/code_wb[31]_i_9_n_0
    SLICE_X6Y43          MUXF7 (Prop_muxf7_I0_O)      0.115    56.689 r  core/U1_3/code_wb_reg[31]_i_6/O
                         net (fo=2, routed)           0.269    56.958    core/register/code_mem_reg[31]_2
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.122    57.080 r  core/register/code_wb[31]_i_2/O
                         net (fo=5, routed)           0.325    57.405    vga/D[30]
    SLICE_X4Y45          FDRE                                         r  vga/code_wb_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.731    53.825    vga/CLK_OUT1
    SLICE_X4Y45          FDRE                                         r  vga/code_wb_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.994    
                         clock uncertainty           -0.215    52.779    
    SLICE_X4Y45          FDRE (Setup_fdre_C_D)       -0.015    52.764    vga/code_wb_reg[31]
  -------------------------------------------------------------------
                         required time                         52.764    
                         arrival time                         -57.405    
  -------------------------------------------------------------------
                         slack                                 -4.640    

Slack (VIOLATED) :        -4.623ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[80][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.167ns  (logic 1.603ns (22.367%)  route 5.564ns (77.633%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=2)
  Clock Path Skew:        -2.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.174ns = ( 53.826 - 55.000 ) 
    Source Clock Delay      (SCD):    0.221ns = ( 50.221 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    47.737    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    47.780 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    48.312    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.405 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.816    50.221    core/data_ram/debug_clk
    SLICE_X19Y49         FDRE                                         r  core/data_ram/data_reg[80][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.228    50.449 r  core/data_ram/data_reg[80][7]/Q
                         net (fo=5, routed)           0.658    51.107    core/data_ram/data_reg[80][7]_0[7]
    SLICE_X18Y50         LUT6 (Prop_lut6_I5_O)        0.043    51.150 r  core/data_ram/MDR_WB[31]_i_120/O
                         net (fo=1, routed)           0.000    51.150    core/data_ram/MDR_WB[31]_i_120_n_0
    SLICE_X18Y50         MUXF7 (Prop_muxf7_I0_O)      0.101    51.251 r  core/data_ram/MDR_WB_reg[31]_i_49/O
                         net (fo=1, routed)           0.587    51.837    core/data_ram/MDR_WB_reg[31]_i_49_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I1_O)        0.123    51.960 r  core/data_ram/MDR_WB[31]_i_16/O
                         net (fo=1, routed)           0.283    52.243    core/data_ram/MDR_WB[31]_i_16_n_0
    SLICE_X18Y42         LUT6 (Prop_lut6_I5_O)        0.043    52.286 f  core/data_ram/MDR_WB[31]_i_5/O
                         net (fo=1, routed)           0.342    52.628    core/data_ram/MDR_WB[31]_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I0_O)        0.043    52.671 f  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=23, routed)          0.445    53.116    core/reg_EXE_MEM/MDR_WB_reg[10]
    SLICE_X18Y34         LUT4 (Prop_lut4_I3_O)        0.043    53.159 r  core/reg_EXE_MEM/MDR_WB[14]_i_2/O
                         net (fo=10, routed)          0.595    53.754    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_1
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.043    53.797 r  core/reg_EXE_MEM/MDR_WB[12]_i_1/O
                         net (fo=6, routed)           0.125    53.921    core/reg_EXE_MEM/Datain_MEM[12]
    SLICE_X19Y40         LUT6 (Prop_lut6_I5_O)        0.043    53.964 r  core/reg_EXE_MEM/A_EX[12]_i_2/O
                         net (fo=2, routed)           0.633    54.598    core/cmp_ID/PCurrent_ID_reg[31]_i_3_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I0_O)        0.043    54.641 r  core/cmp_ID/PCurrent_ID[31]_i_11/O
                         net (fo=1, routed)           0.000    54.641    core/cmp_ID/PCurrent_ID[31]_i_11_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    54.887 r  core/cmp_ID/PCurrent_ID_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.887    core/cmp_ID/PCurrent_ID_reg[31]_i_3_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    54.997 f  core/cmp_ID/PCurrent_ID_reg[31]_i_2/CO[2]
                         net (fo=3, routed)           0.207    55.204    core/ctrl/CO[0]
    SLICE_X11Y40         LUT5 (Prop_lut5_I4_O)        0.128    55.332 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=39, routed)          0.498    55.829    core/mux_IF/Branch_ctrl
    SLICE_X7Y43          LUT3 (Prop_lut3_I2_O)        0.043    55.872 r  core/mux_IF/Q[31]_i_1/O
                         net (fo=2, routed)           0.371    56.243    core/U1_3/D[28]
    SLICE_X6Y44          LUT5 (Prop_lut5_I0_O)        0.043    56.286 r  core/U1_3/code_wb[31]_i_13/O
                         net (fo=1, routed)           0.245    56.531    core/U1_3/code_wb[31]_i_13_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.043    56.574 r  core/U1_3/code_wb[31]_i_9/O
                         net (fo=1, routed)           0.000    56.574    core/U1_3/code_wb[31]_i_9_n_0
    SLICE_X6Y43          MUXF7 (Prop_muxf7_I0_O)      0.115    56.689 r  core/U1_3/code_wb_reg[31]_i_6/O
                         net (fo=2, routed)           0.269    56.958    core/register/code_mem_reg[31]_2
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.122    57.080 r  core/register/code_wb[31]_i_2/O
                         net (fo=5, routed)           0.308    57.388    vga/D[30]
    SLICE_X1Y44          FDRE                                         r  vga/code_mem_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.732    53.826    vga/CLK_OUT1
    SLICE_X1Y44          FDRE                                         r  vga/code_mem_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.995    
                         clock uncertainty           -0.215    52.780    
    SLICE_X1Y44          FDRE (Setup_fdre_C_D)       -0.015    52.765    vga/code_mem_reg[31]
  -------------------------------------------------------------------
                         required time                         52.765    
                         arrival time                         -57.388    
  -------------------------------------------------------------------
                         slack                                 -4.623    

Slack (VIOLATED) :        -4.597ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[80][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.146ns  (logic 1.603ns (22.431%)  route 5.543ns (77.570%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=2)
  Clock Path Skew:        -2.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 53.825 - 55.000 ) 
    Source Clock Delay      (SCD):    0.221ns = ( 50.221 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    47.737    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    47.780 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    48.312    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.405 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.816    50.221    core/data_ram/debug_clk
    SLICE_X19Y49         FDRE                                         r  core/data_ram/data_reg[80][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.228    50.449 r  core/data_ram/data_reg[80][7]/Q
                         net (fo=5, routed)           0.658    51.107    core/data_ram/data_reg[80][7]_0[7]
    SLICE_X18Y50         LUT6 (Prop_lut6_I5_O)        0.043    51.150 r  core/data_ram/MDR_WB[31]_i_120/O
                         net (fo=1, routed)           0.000    51.150    core/data_ram/MDR_WB[31]_i_120_n_0
    SLICE_X18Y50         MUXF7 (Prop_muxf7_I0_O)      0.101    51.251 r  core/data_ram/MDR_WB_reg[31]_i_49/O
                         net (fo=1, routed)           0.587    51.837    core/data_ram/MDR_WB_reg[31]_i_49_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I1_O)        0.123    51.960 r  core/data_ram/MDR_WB[31]_i_16/O
                         net (fo=1, routed)           0.283    52.243    core/data_ram/MDR_WB[31]_i_16_n_0
    SLICE_X18Y42         LUT6 (Prop_lut6_I5_O)        0.043    52.286 f  core/data_ram/MDR_WB[31]_i_5/O
                         net (fo=1, routed)           0.342    52.628    core/data_ram/MDR_WB[31]_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I0_O)        0.043    52.671 f  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=23, routed)          0.445    53.116    core/reg_EXE_MEM/MDR_WB_reg[10]
    SLICE_X18Y34         LUT4 (Prop_lut4_I3_O)        0.043    53.159 r  core/reg_EXE_MEM/MDR_WB[14]_i_2/O
                         net (fo=10, routed)          0.595    53.754    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_1
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.043    53.797 r  core/reg_EXE_MEM/MDR_WB[12]_i_1/O
                         net (fo=6, routed)           0.125    53.921    core/reg_EXE_MEM/Datain_MEM[12]
    SLICE_X19Y40         LUT6 (Prop_lut6_I5_O)        0.043    53.964 r  core/reg_EXE_MEM/A_EX[12]_i_2/O
                         net (fo=2, routed)           0.633    54.598    core/cmp_ID/PCurrent_ID_reg[31]_i_3_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I0_O)        0.043    54.641 r  core/cmp_ID/PCurrent_ID[31]_i_11/O
                         net (fo=1, routed)           0.000    54.641    core/cmp_ID/PCurrent_ID[31]_i_11_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    54.887 r  core/cmp_ID/PCurrent_ID_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.887    core/cmp_ID/PCurrent_ID_reg[31]_i_3_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    54.997 f  core/cmp_ID/PCurrent_ID_reg[31]_i_2/CO[2]
                         net (fo=3, routed)           0.207    55.204    core/ctrl/CO[0]
    SLICE_X11Y40         LUT5 (Prop_lut5_I4_O)        0.128    55.332 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=39, routed)          0.498    55.829    core/mux_IF/Branch_ctrl
    SLICE_X7Y43          LUT3 (Prop_lut3_I2_O)        0.043    55.872 r  core/mux_IF/Q[31]_i_1/O
                         net (fo=2, routed)           0.371    56.243    core/U1_3/D[28]
    SLICE_X6Y44          LUT5 (Prop_lut5_I0_O)        0.043    56.286 r  core/U1_3/code_wb[31]_i_13/O
                         net (fo=1, routed)           0.245    56.531    core/U1_3/code_wb[31]_i_13_n_0
    SLICE_X6Y43          LUT6 (Prop_lut6_I5_O)        0.043    56.574 r  core/U1_3/code_wb[31]_i_9/O
                         net (fo=1, routed)           0.000    56.574    core/U1_3/code_wb[31]_i_9_n_0
    SLICE_X6Y43          MUXF7 (Prop_muxf7_I0_O)      0.115    56.689 r  core/U1_3/code_wb_reg[31]_i_6/O
                         net (fo=2, routed)           0.269    56.958    core/register/code_mem_reg[31]_2
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.122    57.080 r  core/register/code_wb[31]_i_2/O
                         net (fo=5, routed)           0.288    57.367    vga/D[30]
    SLICE_X4Y44          FDRE                                         r  vga/code_exe_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.731    53.825    vga/CLK_OUT1
    SLICE_X4Y44          FDRE                                         r  vga/code_exe_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.994    
                         clock uncertainty           -0.215    52.779    
    SLICE_X4Y44          FDRE (Setup_fdre_C_D)       -0.009    52.770    vga/code_exe_reg[31]
  -------------------------------------------------------------------
                         required time                         52.770    
                         arrival time                         -57.367    
  -------------------------------------------------------------------
                         slack                                 -4.597    

Slack (VIOLATED) :        -4.580ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[80][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.066ns  (logic 1.608ns (22.756%)  route 5.458ns (77.244%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=2)
  Clock Path Skew:        -2.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 53.771 - 55.000 ) 
    Source Clock Delay      (SCD):    0.221ns = ( 50.221 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    47.737    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    47.780 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    48.312    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.405 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.816    50.221    core/data_ram/debug_clk
    SLICE_X19Y49         FDRE                                         r  core/data_ram/data_reg[80][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.228    50.449 r  core/data_ram/data_reg[80][7]/Q
                         net (fo=5, routed)           0.658    51.107    core/data_ram/data_reg[80][7]_0[7]
    SLICE_X18Y50         LUT6 (Prop_lut6_I5_O)        0.043    51.150 r  core/data_ram/MDR_WB[31]_i_120/O
                         net (fo=1, routed)           0.000    51.150    core/data_ram/MDR_WB[31]_i_120_n_0
    SLICE_X18Y50         MUXF7 (Prop_muxf7_I0_O)      0.101    51.251 r  core/data_ram/MDR_WB_reg[31]_i_49/O
                         net (fo=1, routed)           0.587    51.837    core/data_ram/MDR_WB_reg[31]_i_49_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I1_O)        0.123    51.960 r  core/data_ram/MDR_WB[31]_i_16/O
                         net (fo=1, routed)           0.283    52.243    core/data_ram/MDR_WB[31]_i_16_n_0
    SLICE_X18Y42         LUT6 (Prop_lut6_I5_O)        0.043    52.286 f  core/data_ram/MDR_WB[31]_i_5/O
                         net (fo=1, routed)           0.342    52.628    core/data_ram/MDR_WB[31]_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I0_O)        0.043    52.671 f  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=23, routed)          0.445    53.116    core/reg_EXE_MEM/MDR_WB_reg[10]
    SLICE_X18Y34         LUT4 (Prop_lut4_I3_O)        0.043    53.159 r  core/reg_EXE_MEM/MDR_WB[14]_i_2/O
                         net (fo=10, routed)          0.595    53.754    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_1
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.043    53.797 r  core/reg_EXE_MEM/MDR_WB[12]_i_1/O
                         net (fo=6, routed)           0.125    53.921    core/reg_EXE_MEM/Datain_MEM[12]
    SLICE_X19Y40         LUT6 (Prop_lut6_I5_O)        0.043    53.964 r  core/reg_EXE_MEM/A_EX[12]_i_2/O
                         net (fo=2, routed)           0.633    54.598    core/cmp_ID/PCurrent_ID_reg[31]_i_3_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I0_O)        0.043    54.641 r  core/cmp_ID/PCurrent_ID[31]_i_11/O
                         net (fo=1, routed)           0.000    54.641    core/cmp_ID/PCurrent_ID[31]_i_11_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    54.887 r  core/cmp_ID/PCurrent_ID_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.887    core/cmp_ID/PCurrent_ID_reg[31]_i_3_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    54.997 f  core/cmp_ID/PCurrent_ID_reg[31]_i_2/CO[2]
                         net (fo=3, routed)           0.207    55.204    core/ctrl/CO[0]
    SLICE_X11Y40         LUT5 (Prop_lut5_I4_O)        0.128    55.332 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=39, routed)          0.384    55.715    core/mux_IF/Branch_ctrl
    SLICE_X9Y43          LUT3 (Prop_lut3_I2_O)        0.043    55.758 r  core/mux_IF/Q[20]_i_1/O
                         net (fo=2, routed)           0.250    56.008    core/U1_3/D[17]
    SLICE_X9Y45          LUT5 (Prop_lut5_I0_O)        0.043    56.051 r  core/U1_3/code_wb[20]_i_10/O
                         net (fo=1, routed)           0.346    56.397    core/U1_3/code_wb[20]_i_10_n_0
    SLICE_X9Y44          LUT6 (Prop_lut6_I5_O)        0.043    56.440 r  core/U1_3/code_wb[20]_i_6/O
                         net (fo=1, routed)           0.000    56.440    core/U1_3/code_wb[20]_i_6_n_0
    SLICE_X9Y44          MUXF7 (Prop_muxf7_I0_O)      0.120    56.560 r  core/U1_3/code_wb_reg[20]_i_3/O
                         net (fo=2, routed)           0.197    56.757    core/register/code_mem_reg[20]_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I1_O)        0.122    56.879 r  core/register/code_wb[20]_i_1/O
                         net (fo=5, routed)           0.408    57.287    vga/D[19]
    SLICE_X11Y44         FDRE                                         r  vga/code_id_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.677    53.771    vga/CLK_OUT1
    SLICE_X11Y44         FDRE                                         r  vga/code_id_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.940    
                         clock uncertainty           -0.215    52.725    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)       -0.018    52.707    vga/code_id_reg[20]
  -------------------------------------------------------------------
                         required time                         52.707    
                         arrival time                         -57.287    
  -------------------------------------------------------------------
                         slack                                 -4.580    

Slack (VIOLATED) :        -4.559ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[80][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.121ns  (logic 1.590ns (22.330%)  route 5.531ns (77.670%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=2)
  Clock Path Skew:        -2.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.175ns = ( 53.825 - 55.000 ) 
    Source Clock Delay      (SCD):    0.221ns = ( 50.221 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    47.737    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    47.780 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    48.312    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.405 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.816    50.221    core/data_ram/debug_clk
    SLICE_X19Y49         FDRE                                         r  core/data_ram/data_reg[80][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.228    50.449 r  core/data_ram/data_reg[80][7]/Q
                         net (fo=5, routed)           0.658    51.107    core/data_ram/data_reg[80][7]_0[7]
    SLICE_X18Y50         LUT6 (Prop_lut6_I5_O)        0.043    51.150 r  core/data_ram/MDR_WB[31]_i_120/O
                         net (fo=1, routed)           0.000    51.150    core/data_ram/MDR_WB[31]_i_120_n_0
    SLICE_X18Y50         MUXF7 (Prop_muxf7_I0_O)      0.101    51.251 r  core/data_ram/MDR_WB_reg[31]_i_49/O
                         net (fo=1, routed)           0.587    51.837    core/data_ram/MDR_WB_reg[31]_i_49_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I1_O)        0.123    51.960 r  core/data_ram/MDR_WB[31]_i_16/O
                         net (fo=1, routed)           0.283    52.243    core/data_ram/MDR_WB[31]_i_16_n_0
    SLICE_X18Y42         LUT6 (Prop_lut6_I5_O)        0.043    52.286 f  core/data_ram/MDR_WB[31]_i_5/O
                         net (fo=1, routed)           0.342    52.628    core/data_ram/MDR_WB[31]_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I0_O)        0.043    52.671 f  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=23, routed)          0.445    53.116    core/reg_EXE_MEM/MDR_WB_reg[10]
    SLICE_X18Y34         LUT4 (Prop_lut4_I3_O)        0.043    53.159 r  core/reg_EXE_MEM/MDR_WB[14]_i_2/O
                         net (fo=10, routed)          0.595    53.754    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_1
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.043    53.797 r  core/reg_EXE_MEM/MDR_WB[12]_i_1/O
                         net (fo=6, routed)           0.125    53.921    core/reg_EXE_MEM/Datain_MEM[12]
    SLICE_X19Y40         LUT6 (Prop_lut6_I5_O)        0.043    53.964 r  core/reg_EXE_MEM/A_EX[12]_i_2/O
                         net (fo=2, routed)           0.633    54.598    core/cmp_ID/PCurrent_ID_reg[31]_i_3_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I0_O)        0.043    54.641 r  core/cmp_ID/PCurrent_ID[31]_i_11/O
                         net (fo=1, routed)           0.000    54.641    core/cmp_ID/PCurrent_ID[31]_i_11_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    54.887 r  core/cmp_ID/PCurrent_ID_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.887    core/cmp_ID/PCurrent_ID_reg[31]_i_3_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    54.997 f  core/cmp_ID/PCurrent_ID_reg[31]_i_2/CO[2]
                         net (fo=3, routed)           0.207    55.204    core/ctrl/CO[0]
    SLICE_X11Y40         LUT5 (Prop_lut5_I4_O)        0.128    55.332 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=39, routed)          0.574    55.905    core/mux_IF/Branch_ctrl
    SLICE_X5Y40          LUT3 (Prop_lut3_I2_O)        0.043    55.948 r  core/mux_IF/Q[4]_i_1/O
                         net (fo=2, routed)           0.201    56.149    core/U1_3/D[2]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.043    56.192 r  core/U1_3/code_wb[4]_i_17/O
                         net (fo=1, routed)           0.186    56.378    core/U1_3/code_wb[4]_i_17_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I5_O)        0.043    56.421 r  core/U1_3/code_wb[4]_i_10/O
                         net (fo=1, routed)           0.000    56.421    core/U1_3/code_wb[4]_i_10_n_0
    SLICE_X6Y38          MUXF7 (Prop_muxf7_I0_O)      0.101    56.522 r  core/U1_3/code_wb_reg[4]_i_3/O
                         net (fo=1, routed)           0.348    56.870    core/register/code_mem_reg[4]_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.123    56.993 r  core/register/code_wb[4]_i_1/O
                         net (fo=6, routed)           0.348    57.341    vga/D[4]
    SLICE_X6Y45          FDRE                                         r  vga/code_mem_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.731    53.825    vga/CLK_OUT1
    SLICE_X6Y45          FDRE                                         r  vga/code_mem_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.994    
                         clock uncertainty           -0.215    52.779    
    SLICE_X6Y45          FDRE (Setup_fdre_C_D)        0.003    52.782    vga/code_mem_reg[4]
  -------------------------------------------------------------------
                         required time                         52.782    
                         arrival time                         -57.341    
  -------------------------------------------------------------------
                         slack                                 -4.559    

Slack (VIOLATED) :        -4.556ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[80][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.101ns  (logic 1.590ns (22.392%)  route 5.511ns (77.608%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=2)
  Clock Path Skew:        -2.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.179ns = ( 53.821 - 55.000 ) 
    Source Clock Delay      (SCD):    0.221ns = ( 50.221 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    47.737    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    47.780 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    48.312    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.405 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.816    50.221    core/data_ram/debug_clk
    SLICE_X19Y49         FDRE                                         r  core/data_ram/data_reg[80][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.228    50.449 r  core/data_ram/data_reg[80][7]/Q
                         net (fo=5, routed)           0.658    51.107    core/data_ram/data_reg[80][7]_0[7]
    SLICE_X18Y50         LUT6 (Prop_lut6_I5_O)        0.043    51.150 r  core/data_ram/MDR_WB[31]_i_120/O
                         net (fo=1, routed)           0.000    51.150    core/data_ram/MDR_WB[31]_i_120_n_0
    SLICE_X18Y50         MUXF7 (Prop_muxf7_I0_O)      0.101    51.251 r  core/data_ram/MDR_WB_reg[31]_i_49/O
                         net (fo=1, routed)           0.587    51.837    core/data_ram/MDR_WB_reg[31]_i_49_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I1_O)        0.123    51.960 r  core/data_ram/MDR_WB[31]_i_16/O
                         net (fo=1, routed)           0.283    52.243    core/data_ram/MDR_WB[31]_i_16_n_0
    SLICE_X18Y42         LUT6 (Prop_lut6_I5_O)        0.043    52.286 f  core/data_ram/MDR_WB[31]_i_5/O
                         net (fo=1, routed)           0.342    52.628    core/data_ram/MDR_WB[31]_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I0_O)        0.043    52.671 f  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=23, routed)          0.445    53.116    core/reg_EXE_MEM/MDR_WB_reg[10]
    SLICE_X18Y34         LUT4 (Prop_lut4_I3_O)        0.043    53.159 r  core/reg_EXE_MEM/MDR_WB[14]_i_2/O
                         net (fo=10, routed)          0.595    53.754    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_1
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.043    53.797 r  core/reg_EXE_MEM/MDR_WB[12]_i_1/O
                         net (fo=6, routed)           0.125    53.921    core/reg_EXE_MEM/Datain_MEM[12]
    SLICE_X19Y40         LUT6 (Prop_lut6_I5_O)        0.043    53.964 r  core/reg_EXE_MEM/A_EX[12]_i_2/O
                         net (fo=2, routed)           0.633    54.598    core/cmp_ID/PCurrent_ID_reg[31]_i_3_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I0_O)        0.043    54.641 r  core/cmp_ID/PCurrent_ID[31]_i_11/O
                         net (fo=1, routed)           0.000    54.641    core/cmp_ID/PCurrent_ID[31]_i_11_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    54.887 r  core/cmp_ID/PCurrent_ID_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.887    core/cmp_ID/PCurrent_ID_reg[31]_i_3_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    54.997 f  core/cmp_ID/PCurrent_ID_reg[31]_i_2/CO[2]
                         net (fo=3, routed)           0.207    55.204    core/ctrl/CO[0]
    SLICE_X11Y40         LUT5 (Prop_lut5_I4_O)        0.128    55.332 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=39, routed)          0.574    55.905    core/mux_IF/Branch_ctrl
    SLICE_X5Y40          LUT3 (Prop_lut3_I2_O)        0.043    55.948 r  core/mux_IF/Q[4]_i_1/O
                         net (fo=2, routed)           0.201    56.149    core/U1_3/D[2]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.043    56.192 r  core/U1_3/code_wb[4]_i_17/O
                         net (fo=1, routed)           0.186    56.378    core/U1_3/code_wb[4]_i_17_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I5_O)        0.043    56.421 r  core/U1_3/code_wb[4]_i_10/O
                         net (fo=1, routed)           0.000    56.421    core/U1_3/code_wb[4]_i_10_n_0
    SLICE_X6Y38          MUXF7 (Prop_muxf7_I0_O)      0.101    56.522 r  core/U1_3/code_wb_reg[4]_i_3/O
                         net (fo=1, routed)           0.348    56.870    core/register/code_mem_reg[4]_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.123    56.993 r  core/register/code_wb[4]_i_1/O
                         net (fo=6, routed)           0.328    57.322    vga/D[4]
    SLICE_X4Y38          FDRE                                         r  vga/code_id_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.727    53.821    vga/CLK_OUT1
    SLICE_X4Y38          FDRE                                         r  vga/code_id_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.990    
                         clock uncertainty           -0.215    52.775    
    SLICE_X4Y38          FDRE (Setup_fdre_C_D)       -0.010    52.765    vga/code_id_reg[4]
  -------------------------------------------------------------------
                         required time                         52.765    
                         arrival time                         -57.322    
  -------------------------------------------------------------------
                         slack                                 -4.556    

Slack (VIOLATED) :        -4.551ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[80][7]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@55.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        7.090ns  (logic 1.590ns (22.425%)  route 5.500ns (77.575%))
  Logic Levels:           17  (CARRY4=2 LUT3=1 LUT4=1 LUT5=2 LUT6=9 MUXF7=2)
  Clock Path Skew:        -2.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.179ns = ( 53.821 - 55.000 ) 
    Source Clock Delay      (SCD):    0.221ns = ( 50.221 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.331    47.737    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    47.780 f  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.532    48.312    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.405 f  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.816    50.221    core/data_ram/debug_clk
    SLICE_X19Y49         FDRE                                         r  core/data_ram/data_reg[80][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.228    50.449 r  core/data_ram/data_reg[80][7]/Q
                         net (fo=5, routed)           0.658    51.107    core/data_ram/data_reg[80][7]_0[7]
    SLICE_X18Y50         LUT6 (Prop_lut6_I5_O)        0.043    51.150 r  core/data_ram/MDR_WB[31]_i_120/O
                         net (fo=1, routed)           0.000    51.150    core/data_ram/MDR_WB[31]_i_120_n_0
    SLICE_X18Y50         MUXF7 (Prop_muxf7_I0_O)      0.101    51.251 r  core/data_ram/MDR_WB_reg[31]_i_49/O
                         net (fo=1, routed)           0.587    51.837    core/data_ram/MDR_WB_reg[31]_i_49_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I1_O)        0.123    51.960 r  core/data_ram/MDR_WB[31]_i_16/O
                         net (fo=1, routed)           0.283    52.243    core/data_ram/MDR_WB[31]_i_16_n_0
    SLICE_X18Y42         LUT6 (Prop_lut6_I5_O)        0.043    52.286 f  core/data_ram/MDR_WB[31]_i_5/O
                         net (fo=1, routed)           0.342    52.628    core/data_ram/MDR_WB[31]_i_5_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I0_O)        0.043    52.671 f  core/data_ram/MDR_WB[31]_i_2/O
                         net (fo=23, routed)          0.445    53.116    core/reg_EXE_MEM/MDR_WB_reg[10]
    SLICE_X18Y34         LUT4 (Prop_lut4_I3_O)        0.043    53.159 r  core/reg_EXE_MEM/MDR_WB[14]_i_2/O
                         net (fo=10, routed)          0.595    53.754    core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_1
    SLICE_X19Y40         LUT6 (Prop_lut6_I0_O)        0.043    53.797 r  core/reg_EXE_MEM/MDR_WB[12]_i_1/O
                         net (fo=6, routed)           0.125    53.921    core/reg_EXE_MEM/Datain_MEM[12]
    SLICE_X19Y40         LUT6 (Prop_lut6_I5_O)        0.043    53.964 r  core/reg_EXE_MEM/A_EX[12]_i_2/O
                         net (fo=2, routed)           0.633    54.598    core/cmp_ID/PCurrent_ID_reg[31]_i_3_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I0_O)        0.043    54.641 r  core/cmp_ID/PCurrent_ID[31]_i_11/O
                         net (fo=1, routed)           0.000    54.641    core/cmp_ID/PCurrent_ID[31]_i_11_n_0
    SLICE_X12Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246    54.887 r  core/cmp_ID/PCurrent_ID_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    54.887    core/cmp_ID/PCurrent_ID_reg[31]_i_3_n_0
    SLICE_X12Y40         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110    54.997 f  core/cmp_ID/PCurrent_ID_reg[31]_i_2/CO[2]
                         net (fo=3, routed)           0.207    55.204    core/ctrl/CO[0]
    SLICE_X11Y40         LUT5 (Prop_lut5_I4_O)        0.128    55.332 r  core/ctrl/i_/Q[31]_i_4/O
                         net (fo=39, routed)          0.574    55.905    core/mux_IF/Branch_ctrl
    SLICE_X5Y40          LUT3 (Prop_lut3_I2_O)        0.043    55.948 r  core/mux_IF/Q[4]_i_1/O
                         net (fo=2, routed)           0.201    56.149    core/U1_3/D[2]
    SLICE_X6Y39          LUT5 (Prop_lut5_I0_O)        0.043    56.192 r  core/U1_3/code_wb[4]_i_17/O
                         net (fo=1, routed)           0.186    56.378    core/U1_3/code_wb[4]_i_17_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I5_O)        0.043    56.421 r  core/U1_3/code_wb[4]_i_10/O
                         net (fo=1, routed)           0.000    56.421    core/U1_3/code_wb[4]_i_10_n_0
    SLICE_X6Y38          MUXF7 (Prop_muxf7_I0_O)      0.101    56.522 r  core/U1_3/code_wb_reg[4]_i_3/O
                         net (fo=1, routed)           0.348    56.870    core/register/code_mem_reg[4]_0
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.123    56.993 r  core/register/code_wb[4]_i_1/O
                         net (fo=6, routed)           0.318    57.311    vga/D[4]
    SLICE_X7Y38          FDRE                                         r  vga/code_if_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)   55.000    55.000 f  
    AC18                                              0.000    55.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    55.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    55.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    56.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    49.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    52.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    52.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.727    53.821    vga/CLK_OUT1
    SLICE_X7Y38          FDRE                                         r  vga/code_if_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.832    52.990    
                         clock uncertainty           -0.215    52.775    
    SLICE_X7Y38          FDRE (Setup_fdre_C_D)       -0.015    52.760    vga/code_if_reg[4]
  -------------------------------------------------------------------
                         required time                         52.760    
                         arrival time                         -57.311    
  -------------------------------------------------------------------
                         slack                                 -4.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.123ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/PCurrent_EX_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.229ns (28.090%)  route 0.586ns (71.910%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.780     0.481    core/reg_ID_EX/debug_clk
    SLICE_X6Y48          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.107     0.588 r  core/reg_ID_EX/PCurrent_EX_reg[9]/Q
                         net (fo=2, routed)           0.090     0.678    core/U1_3/PC_EXE[9]
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.066     0.744 r  core/U1_3/data_buf_reg_0_3_6_11_i_41/O
                         net (fo=1, routed)           0.090     0.834    core/U1_3/data_buf_reg_0_3_6_11_i_41_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I1_O)        0.028     0.862 r  core/U1_3/data_buf_reg_0_3_6_11_i_12/O
                         net (fo=2, routed)           0.123     0.985    vga/U12/data_buf_reg_0_3_6_11_5
    SLICE_X5Y48          LUT6 (Prop_lut6_I5_O)        0.028     1.013 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.283     1.296    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X6Y62          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.963    -0.495    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y62          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X6Y62          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     0.173    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.173    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  1.123    

Slack (MET) :             1.137ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/PCurrent_WB_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.202ns (23.832%)  route 0.646ns (76.168%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    0.482ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.781     0.482    core/reg_MEM_WB/debug_clk
    SLICE_X2Y47          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y47          FDCE (Prop_fdce_C_Q)         0.118     0.600 r  core/reg_MEM_WB/PCurrent_WB_reg[12]/Q
                         net (fo=1, routed)           0.173     0.772    core/U1_3/PC_WB[12]
    SLICE_X5Y45          LUT5 (Prop_lut5_I4_O)        0.028     0.800 r  core/U1_3/data_buf_reg_0_3_12_17_i_40/O
                         net (fo=1, routed)           0.092     0.893    core/U1_3/data_buf_reg_0_3_12_17_i_40_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I5_O)        0.028     0.921 r  core/U1_3/data_buf_reg_0_3_12_17_i_11/O
                         net (fo=2, routed)           0.134     1.054    vga/U12/data_buf_reg_0_3_12_17
    SLICE_X7Y45          LUT6 (Prop_lut6_I3_O)        0.028     1.082 r  vga/U12/data_buf_reg_0_3_12_17_i_2/O
                         net (fo=1, routed)           0.247     1.329    vga/data_buf_reg_0_3_12_17/DIA0
    SLICE_X6Y59          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.966    -0.492    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X6Y59          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA/CLK
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X6Y59          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.192    vga/data_buf_reg_0_3_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  1.137    

Slack (MET) :             1.167ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.249ns (28.264%)  route 0.632ns (71.736%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.779     0.480    core/reg_EXE_MEM/debug_clk
    SLICE_X3Y41          FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.100     0.580 r  core/reg_EXE_MEM/PCurrent_MEM_reg[14]/Q
                         net (fo=2, routed)           0.062     0.642    core/U1_3/PC_MEM[9]
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.028     0.670 r  core/U1_3/data_buf_reg_0_3_12_17_i_66/O
                         net (fo=1, routed)           0.000     0.670    core/U1_3/data_buf_reg_0_3_12_17_i_66_n_0
    SLICE_X2Y41          MUXF7 (Prop_muxf7_I1_O)      0.054     0.724 r  core/U1_3/data_buf_reg_0_3_12_17_i_18/O
                         net (fo=2, routed)           0.165     0.889    vga/U12/code_if_reg[14]_0
    SLICE_X3Y39          LUT6 (Prop_lut6_I5_O)        0.067     0.956 r  vga/U12/data_buf_reg_0_3_12_17_i_4/O
                         net (fo=1, routed)           0.405     1.361    vga/data_buf_reg_0_3_12_17/DIB0
    SLICE_X6Y59          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.966    -0.492    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X6Y59          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMB/CLK
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X6Y59          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.193    vga/data_buf_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.250ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/PCurrent_EX_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.202ns (21.046%)  route 0.758ns (78.954%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    0.481ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.780     0.481    core/reg_ID_EX/debug_clk
    SLICE_X6Y47          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_fdce_C_Q)         0.118     0.599 r  core/reg_ID_EX/PCurrent_EX_reg[8]/Q
                         net (fo=2, routed)           0.146     0.745    core/U1_3/PC_EXE[8]
    SLICE_X6Y47          LUT5 (Prop_lut5_I4_O)        0.028     0.773 r  core/U1_3/data_buf_reg_0_3_6_11_i_53/O
                         net (fo=1, routed)           0.166     0.938    core/U1_3/data_buf_reg_0_3_6_11_i_53_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I1_O)        0.028     0.966 r  core/U1_3/data_buf_reg_0_3_6_11_i_15/O
                         net (fo=2, routed)           0.117     1.083    vga/U12/data_buf_reg_0_3_6_11_3
    SLICE_X5Y47          LUT6 (Prop_lut6_I5_O)        0.028     1.111 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.330     1.440    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X6Y62          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.963    -0.495    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y62          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X6Y62          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.190    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.250ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/PCurrent_EX_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.184ns (19.148%)  route 0.777ns (80.852%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.492ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.779     0.480    core/reg_ID_EX/debug_clk
    SLICE_X7Y46          FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.100     0.580 r  core/reg_ID_EX/PCurrent_EX_reg[16]/Q
                         net (fo=2, routed)           0.092     0.672    core/U1_3/PC_EXE[16]
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.028     0.700 r  core/U1_3/data_buf_reg_0_3_12_17_i_86/O
                         net (fo=1, routed)           0.216     0.916    core/U1_3/data_buf_reg_0_3_12_17_i_86_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.028     0.944 r  core/U1_3/data_buf_reg_0_3_12_17_i_24/O
                         net (fo=2, routed)           0.260     1.204    vga/U12/data_buf_reg_0_3_12_17_6
    SLICE_X5Y52          LUT6 (Prop_lut6_I5_O)        0.028     1.232 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.209     1.441    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X6Y59          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.966    -0.492    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X6Y59          RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism              0.339    -0.154    
                         clock uncertainty            0.215     0.061    
    SLICE_X6Y59          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.190    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  1.250    

Slack (MET) :             1.279ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/PCurrent_WB_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.274ns (26.888%)  route 0.745ns (73.112%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    0.448ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.747     0.448    core/reg_MEM_WB/debug_clk
    SLICE_X9Y42          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDCE (Prop_fdce_C_Q)         0.100     0.548 r  core/reg_MEM_WB/PCurrent_WB_reg[10]/Q
                         net (fo=1, routed)           0.131     0.678    core/U1_3/PC_WB[10]
    SLICE_X9Y42          LUT5 (Prop_lut5_I4_O)        0.028     0.706 r  core/U1_3/data_buf_reg_0_3_6_11_i_134/O
                         net (fo=1, routed)           0.050     0.756    core/U1_3/data_buf_reg_0_3_6_11_i_134_n_0
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.028     0.784 r  core/U1_3/data_buf_reg_0_3_6_11_i_72/O
                         net (fo=1, routed)           0.000     0.784    core/U1_3/data_buf_reg_0_3_6_11_i_72_n_0
    SLICE_X9Y42          MUXF7 (Prop_muxf7_I0_O)      0.050     0.834 r  core/U1_3/data_buf_reg_0_3_6_11_i_20/O
                         net (fo=2, routed)           0.329     1.163    vga/U12/data_buf_reg_0_3_6_11_6
    SLICE_X8Y62          LUT6 (Prop_lut6_I3_O)        0.068     1.231 r  vga/U12/data_buf_reg_0_3_6_11_i_6/O
                         net (fo=1, routed)           0.235     1.467    vga/data_buf_reg_0_3_6_11/DIC0
    SLICE_X6Y62          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.963    -0.495    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X6Y62          RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMC/CLK
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X6Y62          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.187    vga/data_buf_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -0.187    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.301ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 0.274ns (26.225%)  route 0.771ns (73.775%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    0.449ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.748     0.449    core/reg_EXE_MEM/debug_clk
    SLICE_X11Y43         FDCE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDCE (Prop_fdce_C_Q)         0.100     0.549 r  core/reg_EXE_MEM/ALUO_MEM_reg[20]/Q
                         net (fo=2, routed)           0.111     0.659    core/U1_3/ALUout_MEM[10]
    SLICE_X9Y44          LUT6 (Prop_lut6_I2_O)        0.028     0.687 r  core/U1_3/code_wb[20]_i_6/O
                         net (fo=1, routed)           0.000     0.687    core/U1_3/code_wb[20]_i_6_n_0
    SLICE_X9Y44          MUXF7 (Prop_muxf7_I0_O)      0.059     0.746 r  core/U1_3/code_wb_reg[20]_i_3/O
                         net (fo=2, routed)           0.000     0.746    core/U1_3/A_EX_reg[20]
    SLICE_X9Y44          MUXF8 (Prop_muxf8_I0_O)      0.017     0.763 r  core/U1_3/data_buf_reg_0_3_18_23_i_18/O
                         net (fo=1, routed)           0.432     1.196    vga/U12/Test_signal[2]
    SLICE_X8Y61          LUT6 (Prop_lut6_I5_O)        0.070     1.266 r  vga/U12/data_buf_reg_0_3_18_23_i_4/O
                         net (fo=1, routed)           0.228     1.493    vga/data_buf_reg_0_3_18_23/DIB0
    SLICE_X6Y61          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.965    -0.493    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y61          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMB/CLK
                         clock pessimism              0.339    -0.155    
                         clock uncertainty            0.215     0.060    
    SLICE_X6Y61          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.192    vga/data_buf_reg_0_3_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           1.493    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.306ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 0.264ns (25.182%)  route 0.784ns (74.818%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    0.449ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.748     0.449    core/reg_IF_ID/debug_clk
    SLICE_X8Y44          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     0.567 r  core/reg_IF_ID/PCurrent_ID_reg[30]/Q
                         net (fo=4, routed)           0.263     0.829    core/U1_3/Q[24]
    SLICE_X0Y41          LUT6 (Prop_lut6_I0_O)        0.028     0.857 r  core/U1_3/data_buf_reg_0_3_30_31_i_19/O
                         net (fo=1, routed)           0.000     0.857    core/U1_3/data_buf_reg_0_3_30_31_i_19_n_0
    SLICE_X0Y41          MUXF7 (Prop_muxf7_I0_O)      0.050     0.907 r  core/U1_3/data_buf_reg_0_3_30_31_i_8/O
                         net (fo=2, routed)           0.325     1.232    vga/U12/data_buf_reg_0_3_30_31_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.068     1.300 r  vga/U12/data_buf_reg_0_3_30_31_i_2/O
                         net (fo=1, routed)           0.197     1.497    vga/data_buf_reg_0_3_30_31/DIA0
    SLICE_X6Y60          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.965    -0.493    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X6Y60          RAMD32                                       r  vga/data_buf_reg_0_3_30_31/RAMA/CLK
                         clock pessimism              0.339    -0.155    
                         clock uncertainty            0.215     0.060    
    SLICE_X6Y60          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.191    vga/data_buf_reg_0_3_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.315ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/PCurrent_WB_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.274ns (27.448%)  route 0.724ns (72.552%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.779     0.480    core/reg_MEM_WB/debug_clk
    SLICE_X1Y42          FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.100     0.580 r  core/reg_MEM_WB/PCurrent_WB_reg[5]/Q
                         net (fo=1, routed)           0.130     0.709    core/U1_3/PC_WB[5]
    SLICE_X1Y42          LUT5 (Prop_lut5_I4_O)        0.028     0.737 r  core/U1_3/data_buf_reg_0_3_0_5_i_69/O
                         net (fo=1, routed)           0.139     0.876    core/U1_3/data_buf_reg_0_3_0_5_i_69_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I5_O)        0.028     0.904 r  core/U1_3/data_buf_reg_0_3_0_5_i_34/O
                         net (fo=1, routed)           0.000     0.904    core/U1_3/data_buf_reg_0_3_0_5_i_34_n_0
    SLICE_X1Y45          MUXF7 (Prop_muxf7_I0_O)      0.050     0.954 r  core/U1_3/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=2, routed)           0.225     1.179    vga/U12/data_buf_reg_0_3_0_5_1
    SLICE_X1Y54          LUT6 (Prop_lut6_I3_O)        0.068     1.247 r  vga/U12/data_buf_reg_0_3_0_5_i_6/O
                         net (fo=1, routed)           0.231     1.478    vga/data_buf_reg_0_3_0_5/DIC1
    SLICE_X6Y63          RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.962    -0.496    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X6Y63          RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X6Y63          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.163    vga/data_buf_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.163    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.321ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.061ns  (logic 0.265ns (24.966%)  route 0.796ns (75.034%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    0.449ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.596    -0.596    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.568 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.243    -0.325    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.299 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.748     0.449    core/reg_IF_ID/debug_clk
    SLICE_X9Y43          FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y43          FDCE (Prop_fdce_C_Q)         0.100     0.549 r  core/reg_IF_ID/PCurrent_ID_reg[22]/Q
                         net (fo=4, routed)           0.234     0.783    core/U1_3/Q[16]
    SLICE_X1Y43          LUT6 (Prop_lut6_I0_O)        0.028     0.811 r  core/U1_3/code_wb[22]_i_4/O
                         net (fo=1, routed)           0.000     0.811    core/U1_3/code_wb[22]_i_4_n_0
    SLICE_X1Y43          MUXF7 (Prop_muxf7_I0_O)      0.050     0.861 r  core/U1_3/code_wb_reg[22]_i_2/O
                         net (fo=2, routed)           0.000     0.861    core/U1_3/PCurrent_ID_reg[22]
    SLICE_X1Y43          MUXF8 (Prop_muxf8_I1_O)      0.017     0.878 r  core/U1_3/data_buf_reg_0_3_18_23_i_24/O
                         net (fo=1, routed)           0.423     1.300    vga/U12/Test_signal[4]
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.070     1.370 r  vga/U12/data_buf_reg_0_3_18_23_i_6/O
                         net (fo=1, routed)           0.140     1.510    vga/data_buf_reg_0_3_18_23/DIC0
    SLICE_X6Y61          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.965    -0.493    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X6Y61          RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC/CLK
                         clock pessimism              0.339    -0.155    
                         clock uncertainty            0.215     0.060    
    SLICE_X6Y61          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.189    vga/data_buf_reg_0_3_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  1.321    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        6.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.253ns  (logic 1.849ns (56.833%)  route 1.404ns (43.167%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 28.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.657    28.062    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.862 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.707    30.570    vga/U12/DO[0]
    SLICE_X17Y74         LUT5 (Prop_lut5_I3_O)        0.049    30.619 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.697    31.316    vga/U12/G[3]_i_1_n_0
    SLICE_X17Y73         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X17Y73         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.755    
                         clock uncertainty           -0.201    37.553    
    SLICE_X17Y73         FDRE (Setup_fdre_C_D)       -0.115    37.438    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.438    
                         arrival time                         -31.316    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.254ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.157ns  (logic 1.849ns (58.576%)  route 1.308ns (41.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 28.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.657    28.062    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.862 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.707    30.570    vga/U12/DO[0]
    SLICE_X17Y74         LUT5 (Prop_lut5_I3_O)        0.049    30.619 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.600    31.219    vga/U12/G[3]_i_1_n_0
    SLICE_X16Y73         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X16Y73         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.755    
                         clock uncertainty           -0.201    37.553    
    SLICE_X16Y73         FDRE (Setup_fdre_C_D)       -0.080    37.473    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.473    
                         arrival time                         -31.219    
  -------------------------------------------------------------------
                         slack                                  6.254    

Slack (MET) :             6.264ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.227ns  (logic 1.843ns (57.112%)  route 1.384ns (42.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 28.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.657    28.062    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.862 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.674    30.537    vga/U12/DO[0]
    SLICE_X17Y73         LUT4 (Prop_lut4_I0_O)        0.043    30.580 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.710    31.289    vga/U12/B[1]_i_1_n_0
    SLICE_X16Y73         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X16Y73         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.755    
                         clock uncertainty           -0.201    37.553    
    SLICE_X16Y73         FDRE (Setup_fdre_C_D)        0.000    37.553    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.553    
                         arrival time                         -31.289    
  -------------------------------------------------------------------
                         slack                                  6.264    

Slack (MET) :             6.364ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.117ns  (logic 1.843ns (59.134%)  route 1.274ns (40.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 28.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.657    28.062    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.862 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.674    30.537    vga/U12/DO[0]
    SLICE_X17Y73         LUT4 (Prop_lut4_I0_O)        0.043    30.580 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.599    31.179    vga/U12/B[1]_i_1_n_0
    SLICE_X16Y73         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X16Y73         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.755    
                         clock uncertainty           -0.201    37.553    
    SLICE_X16Y73         FDRE (Setup_fdre_C_D)       -0.010    37.543    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.543    
                         arrival time                         -31.179    
  -------------------------------------------------------------------
                         slack                                  6.364    

Slack (MET) :             6.382ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.020ns  (logic 1.845ns (61.090%)  route 1.175ns (38.910%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 38.588 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 28.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.657    28.062    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.862 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.604    30.467    vga/U12/DO[0]
    SLICE_X16Y73         LUT4 (Prop_lut4_I1_O)        0.045    30.512 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.571    31.082    vga/U12/G[1]_i_1_n_0
    SLICE_X16Y71         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.494    38.588    vga/U12/CLK_OUT3
    SLICE_X16Y71         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.757    
                         clock uncertainty           -0.201    37.555    
    SLICE_X16Y71         FDRE (Setup_fdre_C_D)       -0.091    37.464    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.464    
                         arrival time                         -31.082    
  -------------------------------------------------------------------
                         slack                                  6.382    

Slack (MET) :             6.418ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.098ns  (logic 1.843ns (59.487%)  route 1.255ns (40.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 28.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.657    28.062    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.862 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.707    30.570    vga/U12/DO[0]
    SLICE_X17Y74         LUT5 (Prop_lut5_I3_O)        0.043    30.613 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.548    31.161    vga/U12/B[2]_i_1_n_0
    SLICE_X18Y74         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X18Y74         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.754    
                         clock uncertainty           -0.201    37.552    
    SLICE_X18Y74         FDRE (Setup_fdre_C_D)        0.026    37.578    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.578    
                         arrival time                         -31.161    
  -------------------------------------------------------------------
                         slack                                  6.418    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.910ns  (logic 1.845ns (63.407%)  route 1.065ns (36.593%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 38.588 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 28.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.657    28.062    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.862 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.604    30.467    vga/U12/DO[0]
    SLICE_X16Y73         LUT4 (Prop_lut4_I1_O)        0.045    30.512 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.460    30.972    vga/U12/G[1]_i_1_n_0
    SLICE_X16Y71         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.494    38.588    vga/U12/CLK_OUT3
    SLICE_X16Y71         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.757    
                         clock uncertainty           -0.201    37.555    
    SLICE_X16Y71         FDRE (Setup_fdre_C_D)       -0.099    37.456    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.456    
                         arrival time                         -30.972    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.012ns  (logic 1.843ns (61.179%)  route 1.169ns (38.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 28.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.657    28.062    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.862 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.604    30.467    vga/U12/DO[0]
    SLICE_X16Y73         LUT4 (Prop_lut4_I0_O)        0.043    30.510 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.565    31.075    vga/U12/B[3]_i_1_n_0
    SLICE_X16Y73         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X16Y73         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.755    
                         clock uncertainty           -0.201    37.553    
    SLICE_X16Y73         FDRE (Setup_fdre_C_D)        0.023    37.576    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.576    
                         arrival time                         -31.075    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.525ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.854ns  (logic 1.849ns (64.784%)  route 1.005ns (35.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 28.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.657    28.062    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.862 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.674    30.537    vga/U12/DO[0]
    SLICE_X17Y73         LUT2 (Prop_lut2_I1_O)        0.049    30.586 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.331    30.916    vga/U12/R[3]_i_1_n_0
    SLICE_X17Y73         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X17Y73         FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.755    
                         clock uncertainty           -0.201    37.553    
    SLICE_X17Y73         FDRE (Setup_fdre_C_D)       -0.112    37.441    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.441    
                         arrival time                         -30.916    
  -------------------------------------------------------------------
                         slack                                  6.525    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.744ns  (logic 1.849ns (67.389%)  route 0.895ns (32.611%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.938ns = ( 28.062 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         1.657    28.062    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.862 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.674    30.537    vga/U12/DO[0]
    SLICE_X17Y73         LUT2 (Prop_lut2_I1_O)        0.049    30.586 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.220    30.806    vga/U12/R[3]_i_1_n_0
    SLICE_X17Y73         FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.492    38.586    vga/U12/CLK_OUT3
    SLICE_X17Y73         FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.755    
                         clock uncertainty           -0.201    37.553    
    SLICE_X17Y73         FDRE (Setup_fdre_C_D)       -0.124    37.429    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.429    
                         arrival time                         -30.806    
  -------------------------------------------------------------------
                         slack                                  6.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.128ns (17.253%)  route 0.614ns (82.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X23Y74         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y74         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.328    -0.085    vga/U12/flag
    SLICE_X17Y74         LUT5 (Prop_lut5_I1_O)        0.028    -0.057 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.286     0.229    vga/U12/B[2]_i_1_n_0
    SLICE_X18Y74         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.919    -0.539    vga/U12/CLK_OUT3
    SLICE_X18Y74         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X18Y74         FDRE (Hold_fdre_C_D)         0.063     0.064    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.128ns (15.922%)  route 0.676ns (84.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X23Y74         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y74         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.386    -0.027    vga/U12/flag
    SLICE_X16Y73         LUT4 (Prop_lut4_I2_O)        0.028     0.001 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.290     0.291    vga/U12/B[3]_i_1_n_0
    SLICE_X16Y73         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.920    -0.538    vga/U12/CLK_OUT3
    SLICE_X16Y73         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.200    
                         clock uncertainty            0.201     0.002    
    SLICE_X16Y73         FDRE (Hold_fdre_C_D)         0.059     0.061    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.126ns (16.841%)  route 0.622ns (83.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X23Y74         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y74         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.386    -0.027    vga/U12/flag
    SLICE_X16Y73         LUT4 (Prop_lut4_I0_O)        0.026    -0.001 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.236     0.236    vga/U12/G[1]_i_1_n_0
    SLICE_X16Y71         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.923    -0.535    vga/U12/CLK_OUT3
    SLICE_X16Y71         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.197    
                         clock uncertainty            0.201     0.005    
    SLICE_X16Y71         FDRE (Hold_fdre_C_D)        -0.008    -0.003    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.236    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.131ns (16.680%)  route 0.654ns (83.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X23Y74         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y74         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.328    -0.085    vga/U12/flag
    SLICE_X17Y74         LUT5 (Prop_lut5_I0_O)        0.031    -0.054 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.326     0.273    vga/U12/G[3]_i_1_n_0
    SLICE_X16Y73         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.920    -0.538    vga/U12/CLK_OUT3
    SLICE_X16Y73         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.200    
                         clock uncertainty            0.201     0.002    
    SLICE_X16Y73         FDRE (Hold_fdre_C_D)         0.004     0.006    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.006    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.128ns (15.720%)  route 0.686ns (84.280%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X23Y74         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y74         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.371    -0.042    vga/U12/flag
    SLICE_X17Y73         LUT4 (Prop_lut4_I1_O)        0.028    -0.014 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.315     0.302    vga/U12/B[1]_i_1_n_0
    SLICE_X16Y73         FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.920    -0.538    vga/U12/CLK_OUT3
    SLICE_X16Y73         FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.200    
                         clock uncertainty            0.201     0.002    
    SLICE_X16Y73         FDRE (Hold_fdre_C_D)         0.032     0.034    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.302    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.126ns (15.739%)  route 0.675ns (84.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.535ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X23Y74         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y74         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.386    -0.027    vga/U12/flag
    SLICE_X16Y73         LUT4 (Prop_lut4_I0_O)        0.026    -0.001 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.289     0.288    vga/U12/G[1]_i_1_n_0
    SLICE_X16Y71         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.923    -0.535    vga/U12/CLK_OUT3
    SLICE_X16Y71         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.197    
                         clock uncertainty            0.201     0.005    
    SLICE_X16Y71         FDRE (Hold_fdre_C_D)        -0.003     0.002    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.288    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.128ns (14.771%)  route 0.739ns (85.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X23Y74         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y74         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.371    -0.042    vga/U12/flag
    SLICE_X17Y73         LUT4 (Prop_lut4_I1_O)        0.028    -0.014 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.368     0.354    vga/U12/B[1]_i_1_n_0
    SLICE_X16Y73         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.920    -0.538    vga/U12/CLK_OUT3
    SLICE_X16Y73         FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.200    
                         clock uncertainty            0.201     0.002    
    SLICE_X16Y73         FDRE (Hold_fdre_C_D)         0.040     0.042    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.131ns (15.857%)  route 0.695ns (84.143%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X23Y74         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y74         FDRE (Prop_fdre_C_Q)         0.100    -0.413 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.328    -0.085    vga/U12/flag
    SLICE_X17Y74         LUT5 (Prop_lut5_I0_O)        0.031    -0.054 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.367     0.314    vga/U12/G[3]_i_1_n_0
    SLICE_X17Y73         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.920    -0.538    vga/U12/CLK_OUT3
    SLICE_X17Y73         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.200    
                         clock uncertainty            0.201     0.002    
    SLICE_X17Y73         FDRE (Hold_fdre_C_D)        -0.001     0.001    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.001    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.958ns  (logic 0.585ns (61.072%)  route 0.373ns (38.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.713    -0.480    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.105 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.373     0.478    vga/U12/DO[0]
    SLICE_X16Y76         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.920    -0.538    vga/U12/CLK_OUT3
    SLICE_X16Y76         FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.200    
                         clock uncertainty            0.201     0.002    
    SLICE_X16Y76         FDRE (Hold_fdre_C_D)         0.032     0.034    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.585ns (57.907%)  route 0.425ns (42.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.538ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=266, routed)         0.713    -0.480    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y30         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.105 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.425     0.530    vga/U12/DO[0]
    SLICE_X16Y76         FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.920    -0.538    vga/U12/CLK_OUT3
    SLICE_X16Y76         FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.200    
                         clock uncertainty            0.201     0.002    
    SLICE_X16Y76         FDRE (Hold_fdre_C_D)         0.037     0.039    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.491    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        8.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.719ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[64]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        10.630ns  (logic 0.276ns (2.596%)  route 10.354ns (97.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 118.654 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.866ns = ( 98.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.728    98.134    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.223    98.357 f  rst_all_reg/Q
                         net (fo=1668, routed)        9.760   108.117    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.053   108.170 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.594   108.764    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.560   118.654    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y90          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
                         clock pessimism             -0.832   117.823    
                         clock uncertainty           -0.215   117.608    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.376   117.232    DISPLAY/P2S_SEG/buff_reg[64]
  -------------------------------------------------------------------
                         required time                        117.232    
                         arrival time                        -108.764    
  -------------------------------------------------------------------
                         slack                                  8.468    

Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        10.630ns  (logic 0.276ns (2.596%)  route 10.354ns (97.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 118.654 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.866ns = ( 98.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.728    98.134    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.223    98.357 f  rst_all_reg/Q
                         net (fo=1668, routed)        9.760   108.117    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.053   108.170 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.594   108.764    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.560   118.654    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y90          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/C
                         clock pessimism             -0.832   117.823    
                         clock uncertainty           -0.215   117.608    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.376   117.232    DISPLAY/P2S_SEG/buff_reg_r
  -------------------------------------------------------------------
                         required time                        117.232    
                         arrival time                        -108.764    
  -------------------------------------------------------------------
                         slack                                  8.468    

Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        10.630ns  (logic 0.276ns (2.596%)  route 10.354ns (97.404%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 118.654 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.866ns = ( 98.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.728    98.134    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.223    98.357 f  rst_all_reg/Q
                         net (fo=1668, routed)        9.760   108.117    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.053   108.170 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.594   108.764    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.560   118.654    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y90          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/C
                         clock pessimism             -0.832   117.823    
                         clock uncertainty           -0.215   117.608    
    SLICE_X2Y90          FDRE (Setup_fdre_C_R)       -0.376   117.232    DISPLAY/P2S_SEG/buff_reg_r_0
  -------------------------------------------------------------------
                         required time                        117.232    
                         arrival time                        -108.764    
  -------------------------------------------------------------------
                         slack                                  8.468    

Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        10.542ns  (logic 0.276ns (2.618%)  route 10.266ns (97.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 118.653 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.866ns = ( 98.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.728    98.134    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.223    98.357 f  rst_all_reg/Q
                         net (fo=1668, routed)        9.760   108.117    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.053   108.170 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.506   108.676    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.559   118.653    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y90          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
                         clock pessimism             -0.832   117.822    
                         clock uncertainty           -0.215   117.607    
    SLICE_X4Y90          FDRE (Setup_fdre_C_R)       -0.399   117.208    DISPLAY/P2S_SEG/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.208    
                         arrival time                        -108.676    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        10.542ns  (logic 0.276ns (2.618%)  route 10.266ns (97.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 118.653 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.866ns = ( 98.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.728    98.134    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.223    98.357 f  rst_all_reg/Q
                         net (fo=1668, routed)        9.760   108.117    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.053   108.170 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.506   108.676    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.559   118.653    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y90          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/C
                         clock pessimism             -0.832   117.822    
                         clock uncertainty           -0.215   117.607    
    SLICE_X4Y90          FDRE (Setup_fdre_C_R)       -0.399   117.208    DISPLAY/P2S_SEG/buff_reg[21]
  -------------------------------------------------------------------
                         required time                        117.208    
                         arrival time                        -108.676    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        10.542ns  (logic 0.276ns (2.618%)  route 10.266ns (97.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 118.653 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.866ns = ( 98.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.728    98.134    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.223    98.357 f  rst_all_reg/Q
                         net (fo=1668, routed)        9.760   108.117    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.053   108.170 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.506   108.676    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.559   118.653    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y90          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/C
                         clock pessimism             -0.832   117.822    
                         clock uncertainty           -0.215   117.607    
    SLICE_X4Y90          FDRE (Setup_fdre_C_R)       -0.399   117.208    DISPLAY/P2S_SEG/buff_reg[29]
  -------------------------------------------------------------------
                         required time                        117.208    
                         arrival time                        -108.676    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        10.542ns  (logic 0.276ns (2.618%)  route 10.266ns (97.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 118.653 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.866ns = ( 98.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.728    98.134    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.223    98.357 f  rst_all_reg/Q
                         net (fo=1668, routed)        9.760   108.117    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.053   108.170 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.506   108.676    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.559   118.653    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y90          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/C
                         clock pessimism             -0.832   117.822    
                         clock uncertainty           -0.215   117.607    
    SLICE_X4Y90          FDRE (Setup_fdre_C_R)       -0.399   117.208    DISPLAY/P2S_SEG/buff_reg[37]
  -------------------------------------------------------------------
                         required time                        117.208    
                         arrival time                        -108.676    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        10.542ns  (logic 0.276ns (2.618%)  route 10.266ns (97.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 118.653 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.866ns = ( 98.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.728    98.134    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.223    98.357 f  rst_all_reg/Q
                         net (fo=1668, routed)        9.760   108.117    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.053   108.170 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.506   108.676    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.559   118.653    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y90          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/C
                         clock pessimism             -0.832   117.822    
                         clock uncertainty           -0.215   117.607    
    SLICE_X4Y90          FDRE (Setup_fdre_C_R)       -0.399   117.208    DISPLAY/P2S_SEG/buff_reg[45]
  -------------------------------------------------------------------
                         required time                        117.208    
                         arrival time                        -108.676    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        10.542ns  (logic 0.276ns (2.618%)  route 10.266ns (97.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 118.653 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.866ns = ( 98.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.728    98.134    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.223    98.357 f  rst_all_reg/Q
                         net (fo=1668, routed)        9.760   108.117    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.053   108.170 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.506   108.676    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.559   118.653    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y90          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/C
                         clock pessimism             -0.832   117.822    
                         clock uncertainty           -0.215   117.607    
    SLICE_X4Y90          FDRE (Setup_fdre_C_R)       -0.399   117.208    DISPLAY/P2S_SEG/buff_reg[53]
  -------------------------------------------------------------------
                         required time                        117.208    
                         arrival time                        -108.676    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        10.542ns  (logic 0.276ns (2.618%)  route 10.266ns (97.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 118.653 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.866ns = ( 98.134 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.728    98.134    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.223    98.357 f  rst_all_reg/Q
                         net (fo=1668, routed)        9.760   108.117    DISPLAY/P2S_SEG/rst_all
    SLICE_X2Y93          LUT2 (Prop_lut2_I0_O)        0.053   108.170 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.506   108.676    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X4Y90          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.559   118.653    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y90          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[61]/C
                         clock pessimism             -0.832   117.822    
                         clock uncertainty           -0.215   117.607    
    SLICE_X4Y90          FDRE (Setup_fdre_C_R)       -0.399   117.208    DISPLAY/P2S_SEG/buff_reg[61]
  -------------------------------------------------------------------
                         required time                        117.208    
                         arrival time                        -108.676    
  -------------------------------------------------------------------
                         slack                                  8.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.719ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 0.100ns (1.905%)  route 5.149ns (98.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.694    -0.499    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.399 r  rst_all_reg/Q
                         net (fo=1668, routed)        5.149     4.750    DISPLAY/P2S_SEG/rst_all
    SLICE_X8Y84          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.930    -0.528    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X8Y84          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.339    -0.190    
                         clock uncertainty            0.215     0.025    
    SLICE_X8Y84          FDRE (Hold_fdre_C_R)         0.006     0.031    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.031    
                         arrival time                           4.750    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.723ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 0.100ns (1.904%)  route 5.153ns (98.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.694    -0.499    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.399 r  rst_all_reg/Q
                         net (fo=1668, routed)        5.153     4.755    DISPLAY/P2S_SEG/rst_all
    SLICE_X8Y85          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.527    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X8Y85          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.215     0.026    
    SLICE_X8Y85          FDRE (Hold_fdre_C_R)         0.006     0.032    DISPLAY/P2S_SEG/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           4.755    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.723ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 0.100ns (1.904%)  route 5.153ns (98.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.694    -0.499    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.399 r  rst_all_reg/Q
                         net (fo=1668, routed)        5.153     4.755    DISPLAY/P2S_SEG/rst_all
    SLICE_X8Y85          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.527    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X8Y85          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.215     0.026    
    SLICE_X8Y85          FDRE (Hold_fdre_C_R)         0.006     0.032    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           4.755    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.723ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 0.100ns (1.904%)  route 5.153ns (98.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.694    -0.499    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.399 r  rst_all_reg/Q
                         net (fo=1668, routed)        5.153     4.755    DISPLAY/P2S_SEG/rst_all
    SLICE_X8Y85          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.527    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X8Y85          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.215     0.026    
    SLICE_X8Y85          FDRE (Hold_fdre_C_R)         0.006     0.032    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           4.755    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.723ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 0.100ns (1.904%)  route 5.153ns (98.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.694    -0.499    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.399 r  rst_all_reg/Q
                         net (fo=1668, routed)        5.153     4.755    DISPLAY/P2S_SEG/rst_all
    SLICE_X8Y85          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.527    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X8Y85          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.215     0.026    
    SLICE_X8Y85          FDRE (Hold_fdre_C_R)         0.006     0.032    DISPLAY/P2S_SEG/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           4.755    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.723ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.253ns  (logic 0.100ns (1.904%)  route 5.153ns (98.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.694    -0.499    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.399 r  rst_all_reg/Q
                         net (fo=1668, routed)        5.153     4.755    DISPLAY/P2S_SEG/rst_all
    SLICE_X8Y85          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.527    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X8Y85          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.215     0.026    
    SLICE_X8Y85          FDRE (Hold_fdre_C_R)         0.006     0.032    DISPLAY/P2S_SEG/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.032    
                         arrival time                           4.755    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.739ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 0.100ns (1.905%)  route 5.149ns (98.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.694    -0.499    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.399 r  rst_all_reg/Q
                         net (fo=1668, routed)        5.149     4.750    DISPLAY/P2S_SEG/rst_all
    SLICE_X9Y84          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.930    -0.528    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X9Y84          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.339    -0.190    
                         clock uncertainty            0.215     0.025    
    SLICE_X9Y84          FDRE (Hold_fdre_C_R)        -0.014     0.011    DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.011    
                         arrival time                           4.750    
  -------------------------------------------------------------------
                         slack                                  4.739    

Slack (MET) :             4.925ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 0.131ns (2.360%)  route 5.420ns (97.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.694    -0.499    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.399 f  rst_all_reg/Q
                         net (fo=1668, routed)        5.420     5.022    DISPLAY/P2S_SEG/rst_all
    SLICE_X7Y85          LUT4 (Prop_lut4_I3_O)        0.031     5.053 r  DISPLAY/P2S_SEG/s_clk_i_1/O
                         net (fo=1, routed)           0.000     5.053    DISPLAY/P2S_SEG/s_clk_i_1_n_0
    SLICE_X7Y85          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X7Y85          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.070     0.127    DISPLAY/P2S_SEG/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           5.053    
  -------------------------------------------------------------------
                         slack                                  4.925    

Slack (MET) :             4.937ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 0.128ns (2.324%)  route 5.380ns (97.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.694    -0.499    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.399 f  rst_all_reg/Q
                         net (fo=1668, routed)        5.308     4.909    DISPLAY/P2S_LED/rst_all
    SLICE_X4Y94          LUT6 (Prop_lut6_I5_O)        0.028     4.937 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.072     5.009    DISPLAY/P2S_LED/buff_0
    SLICE_X5Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.215     0.062    
    SLICE_X5Y94          FDRE (Hold_fdre_C_CE)        0.010     0.072    DISPLAY/P2S_LED/buff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           5.009    
  -------------------------------------------------------------------
                         slack                                  4.937    

Slack (MET) :             4.937ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.508ns  (logic 0.128ns (2.324%)  route 5.380ns (97.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.694    -0.499    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.399 f  rst_all_reg/Q
                         net (fo=1668, routed)        5.308     4.909    DISPLAY/P2S_LED/rst_all
    SLICE_X4Y94          LUT6 (Prop_lut6_I5_O)        0.028     4.937 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.072     5.009    DISPLAY/P2S_LED/buff_0
    SLICE_X5Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y94          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.215     0.062    
    SLICE_X5Y94          FDRE (Hold_fdre_C_CE)        0.010     0.072    DISPLAY/P2S_LED/buff_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           5.009    
  -------------------------------------------------------------------
                         slack                                  4.937    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       91.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.480ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.915ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[0]_replica_3/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.314ns  (logic 0.223ns (2.394%)  route 9.092ns (97.606%))
  Logic Levels:           0  
  Clock Path Skew:        1.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.359ns = ( 100.359 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.728    -1.866    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.643 f  rst_all_reg/Q
                         net (fo=1668, routed)        9.092     7.448    core/reg_EXE_MEM/rst_all
    SLICE_X27Y51         FDCE                                         f  core/reg_EXE_MEM/Datao_MEM_reg[0]_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    98.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.315 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    98.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    98.858 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.501   100.359    core/reg_EXE_MEM/debug_clk
    SLICE_X27Y51         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[0]_replica_3/C
                         clock pessimism             -0.689    99.670    
                         clock uncertainty           -0.095    99.575    
    SLICE_X27Y51         FDCE (Recov_fdce_C_CLR)     -0.212    99.363    core/reg_EXE_MEM/Datao_MEM_reg[0]_replica_3
  -------------------------------------------------------------------
                         required time                         99.363    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                 91.915    

Slack (MET) :             92.037ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[3]_rep__2_replica_6/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 0.223ns (2.426%)  route 8.968ns (97.574%))
  Logic Levels:           0  
  Clock Path Skew:        1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.358ns = ( 100.358 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.728    -1.866    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.643 f  rst_all_reg/Q
                         net (fo=1668, routed)        8.968     7.325    core/reg_EXE_MEM/rst_all
    SLICE_X30Y50         FDCE                                         f  core/reg_EXE_MEM/Datao_MEM_reg[3]_rep__2_replica_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    98.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.315 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    98.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    98.858 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.500   100.358    core/reg_EXE_MEM/debug_clk
    SLICE_X30Y50         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[3]_rep__2_replica_6/C
                         clock pessimism             -0.689    99.669    
                         clock uncertainty           -0.095    99.574    
    SLICE_X30Y50         FDCE (Recov_fdce_C_CLR)     -0.212    99.362    core/reg_EXE_MEM/Datao_MEM_reg[3]_rep__2_replica_6
  -------------------------------------------------------------------
                         required time                         99.362    
                         arrival time                          -7.325    
  -------------------------------------------------------------------
                         slack                                 92.037    

Slack (MET) :             92.138ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__13/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.261ns  (logic 0.223ns (2.408%)  route 9.038ns (97.592%))
  Logic Levels:           0  
  Clock Path Skew:        1.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.529ns = ( 100.529 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.728    -1.866    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.643 f  rst_all_reg/Q
                         net (fo=1668, routed)        9.038     7.395    core/reg_EXE_MEM/rst_all
    SLICE_X24Y44         FDCE                                         f  core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__13/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    98.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.315 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    98.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    98.858 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.671   100.529    core/reg_EXE_MEM/debug_clk
    SLICE_X24Y44         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__13/C
                         clock pessimism             -0.689    99.840    
                         clock uncertainty           -0.095    99.745    
    SLICE_X24Y44         FDCE (Recov_fdce_C_CLR)     -0.212    99.533    core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__13
  -------------------------------------------------------------------
                         required time                         99.533    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                 92.138    

Slack (MET) :             92.164ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__4_replica_4/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.065ns  (logic 0.223ns (2.460%)  route 8.842ns (97.540%))
  Logic Levels:           0  
  Clock Path Skew:        1.535ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.358ns = ( 100.358 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.728    -1.866    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.643 f  rst_all_reg/Q
                         net (fo=1668, routed)        8.842     7.199    core/reg_EXE_MEM/rst_all
    SLICE_X25Y57         FDCE                                         f  core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__4_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    98.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.315 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    98.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    98.858 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.500   100.358    core/reg_EXE_MEM/debug_clk
    SLICE_X25Y57         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__4_replica_4/C
                         clock pessimism             -0.689    99.669    
                         clock uncertainty           -0.095    99.574    
    SLICE_X25Y57         FDCE (Recov_fdce_C_CLR)     -0.212    99.362    core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__4_replica_4
  -------------------------------------------------------------------
                         required time                         99.362    
                         arrival time                          -7.199    
  -------------------------------------------------------------------
                         slack                                 92.164    

Slack (MET) :             92.260ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__1/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.125ns  (logic 0.223ns (2.444%)  route 8.902ns (97.556%))
  Logic Levels:           0  
  Clock Path Skew:        1.692ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.515ns = ( 100.515 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.728    -1.866    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.643 f  rst_all_reg/Q
                         net (fo=1668, routed)        8.902     7.259    core/reg_EXE_MEM/rst_all
    SLICE_X25Y26         FDCE                                         f  core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    98.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.315 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    98.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    98.858 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.657   100.515    core/reg_EXE_MEM/debug_clk
    SLICE_X25Y26         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__1/C
                         clock pessimism             -0.689    99.826    
                         clock uncertainty           -0.095    99.731    
    SLICE_X25Y26         FDCE (Recov_fdce_C_CLR)     -0.212    99.519    core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         99.519    
                         arrival time                          -7.259    
  -------------------------------------------------------------------
                         slack                                 92.260    

Slack (MET) :             92.404ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__4_replica_3/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.829ns  (logic 0.223ns (2.526%)  route 8.606ns (97.474%))
  Logic Levels:           0  
  Clock Path Skew:        1.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.362ns = ( 100.362 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.728    -1.866    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.643 f  rst_all_reg/Q
                         net (fo=1668, routed)        8.606     6.963    core/reg_EXE_MEM/rst_all
    SLICE_X23Y56         FDCE                                         f  core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__4_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    98.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.315 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    98.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    98.858 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.504   100.362    core/reg_EXE_MEM/debug_clk
    SLICE_X23Y56         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__4_replica_3/C
                         clock pessimism             -0.689    99.673    
                         clock uncertainty           -0.095    99.578    
    SLICE_X23Y56         FDCE (Recov_fdce_C_CLR)     -0.212    99.366    core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__4_replica_3
  -------------------------------------------------------------------
                         required time                         99.366    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                 92.404    

Slack (MET) :             92.442ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[4]_rep__0/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 0.223ns (2.490%)  route 8.733ns (97.510%))
  Logic Levels:           0  
  Clock Path Skew:        1.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.527ns = ( 100.527 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.728    -1.866    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.643 f  rst_all_reg/Q
                         net (fo=1668, routed)        8.733     7.089    core/reg_EXE_MEM/rst_all
    SLICE_X31Y42         FDCE                                         f  core/reg_EXE_MEM/Datao_MEM_reg[4]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    98.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.315 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    98.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    98.858 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.669   100.527    core/reg_EXE_MEM/debug_clk
    SLICE_X31Y42         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[4]_rep__0/C
                         clock pessimism             -0.689    99.838    
                         clock uncertainty           -0.095    99.743    
    SLICE_X31Y42         FDCE (Recov_fdce_C_CLR)     -0.212    99.531    core/reg_EXE_MEM/Datao_MEM_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         99.531    
                         arrival time                          -7.089    
  -------------------------------------------------------------------
                         slack                                 92.442    

Slack (MET) :             92.449ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[2]_rep_replica_4/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 0.223ns (2.539%)  route 8.559ns (97.461%))
  Logic Levels:           0  
  Clock Path Skew:        1.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.361ns = ( 100.361 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.728    -1.866    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.643 f  rst_all_reg/Q
                         net (fo=1668, routed)        8.559     6.916    core/reg_EXE_MEM/rst_all
    SLICE_X19Y60         FDCE                                         f  core/reg_EXE_MEM/Datao_MEM_reg[2]_rep_replica_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    98.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.315 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    98.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    98.858 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.503   100.361    core/reg_EXE_MEM/debug_clk
    SLICE_X19Y60         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[2]_rep_replica_4/C
                         clock pessimism             -0.689    99.672    
                         clock uncertainty           -0.095    99.577    
    SLICE_X19Y60         FDCE (Recov_fdce_C_CLR)     -0.212    99.365    core/reg_EXE_MEM/Datao_MEM_reg[2]_rep_replica_4
  -------------------------------------------------------------------
                         required time                         99.365    
                         arrival time                          -6.916    
  -------------------------------------------------------------------
                         slack                                 92.449    

Slack (MET) :             92.539ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/ALUO_WB_reg[14]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 0.223ns (2.517%)  route 8.635ns (97.483%))
  Logic Levels:           0  
  Clock Path Skew:        1.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.527ns = ( 100.527 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.728    -1.866    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.643 f  rst_all_reg/Q
                         net (fo=1668, routed)        8.635     6.992    core/reg_MEM_WB/rst_all
    SLICE_X17Y33         FDCE                                         f  core/reg_MEM_WB/ALUO_WB_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    98.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.315 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    98.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    98.858 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.669   100.527    core/reg_MEM_WB/debug_clk
    SLICE_X17Y33         FDCE                                         r  core/reg_MEM_WB/ALUO_WB_reg[14]/C
                         clock pessimism             -0.689    99.838    
                         clock uncertainty           -0.095    99.743    
    SLICE_X17Y33         FDCE (Recov_fdce_C_CLR)     -0.212    99.531    core/reg_MEM_WB/ALUO_WB_reg[14]
  -------------------------------------------------------------------
                         required time                         99.531    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                 92.539    

Slack (MET) :             92.539ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/ALUO_WB_reg[27]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clkout3 rise@100.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 0.223ns (2.517%)  route 8.635ns (97.483%))
  Logic Levels:           0  
  Clock Path Skew:        1.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.527ns = ( 100.527 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.866ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.728    -1.866    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.223    -1.643 f  rst_all_reg/Q
                         net (fo=1668, routed)        8.635     6.992    core/reg_MEM_WB/rst_all
    SLICE_X17Y33         FDCE                                         f  core/reg_MEM_WB/ALUO_WB_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.184    98.279    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.315 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.460    98.775    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    98.858 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        1.669   100.527    core/reg_MEM_WB/debug_clk
    SLICE_X17Y33         FDCE                                         r  core/reg_MEM_WB/ALUO_WB_reg[27]/C
                         clock pessimism             -0.689    99.838    
                         clock uncertainty           -0.095    99.743    
    SLICE_X17Y33         FDCE (Recov_fdce_C_CLR)     -0.212    99.531    core/reg_MEM_WB/ALUO_WB_reg[27]
  -------------------------------------------------------------------
                         required time                         99.531    
                         arrival time                          -6.992    
  -------------------------------------------------------------------
                         slack                                 92.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[1]_rep__8/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.877ns  (logic 0.100ns (5.328%)  route 1.777ns (94.672%))
  Logic Levels:           0  
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.694    -0.499    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.399 f  rst_all_reg/Q
                         net (fo=1668, routed)        1.777     1.378    core/reg_EXE_MEM/rst_all
    SLICE_X38Y32         FDCE                                         f  core/reg_EXE_MEM/Datao_MEM_reg[1]_rep__8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.987     0.683    core/reg_EXE_MEM/debug_clk
    SLICE_X38Y32         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[1]_rep__8/C
                         clock pessimism              0.266     0.949    
    SLICE_X38Y32         FDCE (Remov_fdce_C_CLR)     -0.050     0.899    core/reg_EXE_MEM/Datao_MEM_reg[1]_rep__8
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[2]_rep__6/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.100ns (5.325%)  route 1.778ns (94.675%))
  Logic Levels:           0  
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.683ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.694    -0.499    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.399 f  rst_all_reg/Q
                         net (fo=1668, routed)        1.778     1.379    core/reg_EXE_MEM/rst_all
    SLICE_X40Y32         FDCE                                         f  core/reg_EXE_MEM/Datao_MEM_reg[2]_rep__6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.987     0.683    core/reg_EXE_MEM/debug_clk
    SLICE_X40Y32         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[2]_rep__6/C
                         clock pessimism              0.266     0.949    
    SLICE_X40Y32         FDCE (Remov_fdce_C_CLR)     -0.069     0.880    core/reg_EXE_MEM/Datao_MEM_reg[2]_rep__6
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[3]_rep__2_replica_8/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 0.100ns (5.076%)  route 1.870ns (94.924%))
  Logic Levels:           0  
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.688ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.694    -0.499    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.399 f  rst_all_reg/Q
                         net (fo=1668, routed)        1.870     1.472    core/reg_EXE_MEM/rst_all
    SLICE_X36Y35         FDCE                                         f  core/reg_EXE_MEM/Datao_MEM_reg[3]_rep__2_replica_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.992     0.688    core/reg_EXE_MEM/debug_clk
    SLICE_X36Y35         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[3]_rep__2_replica_8/C
                         clock pessimism              0.266     0.954    
    SLICE_X36Y35         FDCE (Remov_fdce_C_CLR)     -0.069     0.885    core/reg_EXE_MEM/Datao_MEM_reg[3]_rep__2_replica_8
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[0]_rep/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.100ns (4.850%)  route 1.962ns (95.150%))
  Logic Levels:           0  
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.690ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.694    -0.499    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.399 f  rst_all_reg/Q
                         net (fo=1668, routed)        1.962     1.563    core/reg_EXE_MEM/rst_all
    SLICE_X35Y36         FDCE                                         f  core/reg_EXE_MEM/Datao_MEM_reg[0]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.994     0.690    core/reg_EXE_MEM/debug_clk
    SLICE_X35Y36         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[0]_rep/C
                         clock pessimism              0.266     0.956    
    SLICE_X35Y36         FDCE (Remov_fdce_C_CLR)     -0.069     0.887    core/reg_EXE_MEM/Datao_MEM_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.563    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__1_replica_3/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.100ns (4.746%)  route 2.007ns (95.254%))
  Logic Levels:           0  
  Clock Path Skew:        1.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.686ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.694    -0.499    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.399 f  rst_all_reg/Q
                         net (fo=1668, routed)        2.007     1.608    core/reg_EXE_MEM/rst_all
    SLICE_X41Y36         FDCE                                         f  core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__1_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.990     0.686    core/reg_EXE_MEM/debug_clk
    SLICE_X41Y36         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__1_replica_3/C
                         clock pessimism              0.266     0.952    
    SLICE_X41Y36         FDCE (Remov_fdce_C_CLR)     -0.069     0.883    core/reg_EXE_MEM/Datao_MEM_reg[0]_rep__1_replica_3
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[1]_rep__2_replica_3/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.100ns (4.746%)  route 2.007ns (95.254%))
  Logic Levels:           0  
  Clock Path Skew:        1.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.686ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.694    -0.499    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.399 f  rst_all_reg/Q
                         net (fo=1668, routed)        2.007     1.608    core/reg_EXE_MEM/rst_all
    SLICE_X41Y36         FDCE                                         f  core/reg_EXE_MEM/Datao_MEM_reg[1]_rep__2_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.990     0.686    core/reg_EXE_MEM/debug_clk
    SLICE_X41Y36         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[1]_rep__2_replica_3/C
                         clock pessimism              0.266     0.952    
    SLICE_X41Y36         FDCE (Remov_fdce_C_CLR)     -0.069     0.883    core/reg_EXE_MEM/Datao_MEM_reg[1]_rep__2_replica_3
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[2]_replica/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.107ns  (logic 0.100ns (4.746%)  route 2.007ns (95.254%))
  Logic Levels:           0  
  Clock Path Skew:        1.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.686ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.694    -0.499    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.399 f  rst_all_reg/Q
                         net (fo=1668, routed)        2.007     1.608    core/reg_EXE_MEM/rst_all
    SLICE_X41Y36         FDCE                                         f  core/reg_EXE_MEM/Datao_MEM_reg[2]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.990     0.686    core/reg_EXE_MEM/debug_clk
    SLICE_X41Y36         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[2]_replica/C
                         clock pessimism              0.266     0.952    
    SLICE_X41Y36         FDCE (Remov_fdce_C_CLR)     -0.069     0.883    core/reg_EXE_MEM/Datao_MEM_reg[2]_replica
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[2]_rep__3/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.100ns (4.442%)  route 2.151ns (95.558%))
  Logic Levels:           0  
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.690ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.694    -0.499    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.399 f  rst_all_reg/Q
                         net (fo=1668, routed)        2.151     1.753    core/reg_EXE_MEM/rst_all
    SLICE_X39Y41         FDCE                                         f  core/reg_EXE_MEM/Datao_MEM_reg[2]_rep__3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.994     0.690    core/reg_EXE_MEM/debug_clk
    SLICE_X39Y41         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[2]_rep__3/C
                         clock pessimism              0.266     0.956    
    SLICE_X39Y41         FDCE (Remov_fdce_C_CLR)     -0.069     0.887    core/reg_EXE_MEM/Datao_MEM_reg[2]_rep__3
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[2]_rep__5/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.100ns (4.442%)  route 2.151ns (95.558%))
  Logic Levels:           0  
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.690ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.694    -0.499    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.399 f  rst_all_reg/Q
                         net (fo=1668, routed)        2.151     1.753    core/reg_EXE_MEM/rst_all
    SLICE_X39Y41         FDCE                                         f  core/reg_EXE_MEM/Datao_MEM_reg[2]_rep__5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.994     0.690    core/reg_EXE_MEM/debug_clk
    SLICE_X39Y41         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[2]_rep__5/C
                         clock pessimism              0.266     0.956    
    SLICE_X39Y41         FDCE (Remov_fdce_C_CLR)     -0.069     0.887    core/reg_EXE_MEM/Datao_MEM_reg[2]_rep__5
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/Datao_MEM_reg[1]_rep__0_replica/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.100ns (4.281%)  route 2.236ns (95.719%))
  Logic Levels:           0  
  Clock Path Skew:        1.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.690ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.694    -0.499    clk_cpu
    SLICE_X51Y32         FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.100    -0.399 f  rst_all_reg/Q
                         net (fo=1668, routed)        2.236     1.837    core/reg_EXE_MEM/rst_all
    SLICE_X41Y42         FDCE                                         f  core/reg_EXE_MEM/Datao_MEM_reg[1]_rep__0_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.803    -0.655    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.620 r  BTN_SCAN/data[126][7]_i_11/O
                         net (fo=1, routed)           0.286    -0.334    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.304 r  data_reg[126][7]_i_3/O
                         net (fo=2645, routed)        0.994     0.690    core/reg_EXE_MEM/debug_clk
    SLICE_X41Y42         FDCE                                         r  core/reg_EXE_MEM/Datao_MEM_reg[1]_rep__0_replica/C
                         clock pessimism              0.266     0.956    
    SLICE_X41Y42         FDCE (Remov_fdce_C_CLR)     -0.069     0.887    core/reg_EXE_MEM/Datao_MEM_reg[1]_rep__0_replica
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.951    





