

================================================================
== Vitis HLS Report for 'mmul'
================================================================
* Date:           Fri Feb 17 16:27:30 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        mmul
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.787 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       81|       81|  0.324 us|  0.324 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_col_prod  |       79|       79|         9|          1|          1|    72|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    1|       -|       -|    -|
|Expression       |        -|    -|       0|     191|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     117|    -|
|Register         |        -|    -|     301|      96|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    1|     301|     404|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_16ns_16_4_1_U1  |mac_muladd_16s_16s_16ns_16_4_1  |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_197_p2     |         +|   0|  0|  14|           6|           1|
    |add_ln10_fu_275_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln12_fu_328_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln1317_fu_310_p2     |         +|   0|  0|  13|           4|           4|
    |add_ln1319_fu_401_p2     |         +|   0|  0|   7|           5|           5|
    |add_ln16_fu_371_p2       |         +|   0|  0|   7|           5|           5|
    |add_ln8_1_fu_179_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln8_fu_230_p2        |         +|   0|  0|  10|           2|           1|
    |sub_ln1319_fu_395_p2     |         -|   0|  0|   7|           5|           5|
    |sub_ln16_fu_362_p2       |         -|   0|  0|   7|           5|           5|
    |and_ln8_fu_269_p2        |       and|   0|  0|   2|           1|           1|
    |ap_condition_189         |       and|   0|  0|   2|           1|           1|
    |ap_condition_191         |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_188_p2      |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln12_fu_263_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln14_fu_316_p2      |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln16_fu_322_p2      |      icmp|   0|  0|   8|           3|           2|
    |icmp_ln8_fu_173_p2       |      icmp|   0|  0|  10|           7|           7|
    |or_ln10_fu_281_p2        |        or|   0|  0|   2|           1|           1|
    |grp_fu_437_p2            |    select|   0|  0|  16|           1|           1|
    |select_ln10_1_fu_298_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln10_2_fu_203_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln10_fu_286_p3    |    select|   0|  0|   3|           1|           1|
    |select_ln8_1_fu_243_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln8_fu_236_p3     |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln8_fu_258_p2        |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 191|          79|          65|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |acc_V_1_fu_78                           |   9|          2|   16|         32|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_V_1_load           |   9|          2|   16|         32|
    |ap_sig_allocacmp_indvar_flatten16_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load_1  |   9|          2|    6|         12|
    |ap_sig_allocacmp_k_load                 |   9|          2|    3|          6|
    |i_fu_94                                 |   9|          2|    2|          4|
    |indvar_flatten16_fu_98                  |   9|          2|    7|         14|
    |indvar_flatten_fu_90                    |   9|          2|    6|         12|
    |j_fu_86                                 |   9|          2|    3|          6|
    |k_fu_82                                 |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 117|         26|   77|        154|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_V_1_fu_78                     |  16|   0|   16|          0|
    |acc_V_reg_581                     |  16|   0|   16|          0|
    |add_ln12_reg_536                  |   3|   0|    3|          0|
    |add_ln1317_reg_522                |   4|   0|    4|          0|
    |add_ln1317_reg_522_pp0_iter2_reg  |   4|   0|    4|          0|
    |add_ln1319_reg_546                |   5|   0|    5|          0|
    |add_ln16_reg_541                  |   5|   0|    5|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |c_addr_reg_576                    |   5|   0|    5|          0|
    |i_fu_94                           |   2|   0|    2|          0|
    |icmp_ln10_reg_493                 |   1|   0|    1|          0|
    |icmp_ln14_reg_527                 |   1|   0|    1|          0|
    |icmp_ln16_reg_532                 |   1|   0|    1|          0|
    |indvar_flatten16_fu_98            |   7|   0|    7|          0|
    |indvar_flatten_fu_90              |   6|   0|    6|          0|
    |j_fu_86                           |   3|   0|    3|          0|
    |k_fu_82                           |   3|   0|    3|          0|
    |select_ln10_1_reg_517             |   3|   0|    3|          0|
    |select_ln10_reg_507               |   3|   0|    3|          0|
    |select_ln8_1_reg_501              |   2|   0|    2|          0|
    |trunc_ln10_reg_512                |   2|   0|    2|          0|
    |add_ln16_reg_541                  |  64|  32|    5|          0|
    |icmp_ln14_reg_527                 |  64|  32|    1|          0|
    |icmp_ln16_reg_532                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 301|  96|  116|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|          mmul|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|          mmul|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|          mmul|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|          mmul|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|          mmul|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|          mmul|  return value|
|a_address0  |  out|    4|   ap_memory|             a|         array|
|a_ce0       |  out|    1|   ap_memory|             a|         array|
|a_q0        |   in|   16|   ap_memory|             a|         array|
|b_address0  |  out|    5|   ap_memory|             b|         array|
|b_ce0       |  out|    1|   ap_memory|             b|         array|
|b_q0        |   in|   16|   ap_memory|             b|         array|
|c_address0  |  out|    5|   ap_memory|             c|         array|
|c_ce0       |  out|    1|   ap_memory|             c|         array|
|c_we0       |  out|    1|   ap_memory|             c|         array|
|c_d0        |  out|   16|   ap_memory|             c|         array|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.54>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%acc_V_1 = alloca i32 1"   --->   Operation 12 'alloca' 'acc_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 13 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten16 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [mmul.cpp:3]   --->   Operation 18 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %a"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %b"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %c, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %c"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.83ns)   --->   "%store_ln8 = store i7 0, i7 %indvar_flatten16" [mmul.cpp:8]   --->   Operation 25 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 26 [1/1] (0.83ns)   --->   "%store_ln8 = store i2 0, i2 %i" [mmul.cpp:8]   --->   Operation 26 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 27 [1/1] (0.83ns)   --->   "%store_ln8 = store i6 0, i6 %indvar_flatten" [mmul.cpp:8]   --->   Operation 27 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 28 [1/1] (0.83ns)   --->   "%store_ln8 = store i3 0, i3 %j" [mmul.cpp:8]   --->   Operation 28 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 29 [1/1] (0.83ns)   --->   "%store_ln8 = store i3 0, i3 %k" [mmul.cpp:8]   --->   Operation 29 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 30 [1/1] (0.83ns)   --->   "%store_ln8 = store i16 0, i16 %acc_V_1" [mmul.cpp:8]   --->   Operation 30 'store' 'store_ln8' <Predicate = true> <Delay = 0.83>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln8 = br void %for.body6" [mmul.cpp:8]   --->   Operation 31 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten16_load = load i7 %indvar_flatten16" [mmul.cpp:8]   --->   Operation 32 'load' 'indvar_flatten16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.92ns)   --->   "%icmp_ln8 = icmp_eq  i7 %indvar_flatten16_load, i7 72" [mmul.cpp:8]   --->   Operation 33 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.27ns)   --->   "%add_ln8_1 = add i7 %indvar_flatten16_load, i7 1" [mmul.cpp:8]   --->   Operation 34 'add' 'add_ln8_1' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc25, void %for.end27" [mmul.cpp:8]   --->   Operation 35 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i6 %indvar_flatten" [mmul.cpp:10]   --->   Operation 36 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.90ns)   --->   "%icmp_ln10 = icmp_eq  i6 %indvar_flatten_load_1, i6 24" [mmul.cpp:10]   --->   Operation 37 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i6 %indvar_flatten" [mmul.cpp:10]   --->   Operation 38 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.18ns)   --->   "%add_ln10_1 = add i6 %indvar_flatten_load, i6 1" [mmul.cpp:10]   --->   Operation 39 'add' 'add_ln10_1' <Predicate = (!icmp_ln8)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.52ns)   --->   "%select_ln10_2 = select i1 %icmp_ln10, i6 1, i6 %add_ln10_1" [mmul.cpp:10]   --->   Operation 40 'select' 'select_ln10_2' <Predicate = (!icmp_ln8)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.83ns)   --->   "%store_ln12 = store i7 %add_ln8_1, i7 %indvar_flatten16" [mmul.cpp:12]   --->   Operation 41 'store' 'store_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.83>
ST_1 : Operation 42 [1/1] (0.83ns)   --->   "%store_ln12 = store i6 %select_ln10_2, i6 %indvar_flatten" [mmul.cpp:12]   --->   Operation 42 'store' 'store_ln12' <Predicate = (!icmp_ln8)> <Delay = 0.83>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%k_load = load i3 %k" [mmul.cpp:12]   --->   Operation 43 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [mmul.cpp:8]   --->   Operation 44 'load' 'j_load' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [mmul.cpp:8]   --->   Operation 45 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.85ns)   --->   "%add_ln8 = add i2 %i_load, i2 1" [mmul.cpp:8]   --->   Operation 46 'add' 'add_ln8' <Predicate = (icmp_ln10)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.51ns)   --->   "%select_ln8 = select i1 %icmp_ln10, i3 0, i3 %j_load" [mmul.cpp:8]   --->   Operation 47 'select' 'select_ln8' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.48ns)   --->   "%select_ln8_1 = select i1 %icmp_ln10, i2 %add_ln8, i2 %i_load" [mmul.cpp:8]   --->   Operation 48 'select' 'select_ln8_1' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln8_1, i2 0"   --->   Operation 49 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln8)   --->   "%xor_ln8 = xor i1 %icmp_ln10, i1 1" [mmul.cpp:8]   --->   Operation 50 'xor' 'xor_ln8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.68ns)   --->   "%icmp_ln12 = icmp_eq  i3 %k_load, i3 4" [mmul.cpp:12]   --->   Operation 51 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.47ns) (out node of the LUT)   --->   "%and_ln8 = and i1 %icmp_ln12, i1 %xor_ln8" [mmul.cpp:8]   --->   Operation 52 'and' 'and_ln8' <Predicate = true> <Delay = 0.47> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.93ns)   --->   "%add_ln10 = add i3 %select_ln8, i3 1" [mmul.cpp:10]   --->   Operation 53 'add' 'add_ln10' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln10)   --->   "%or_ln10 = or i1 %and_ln8, i1 %icmp_ln10" [mmul.cpp:10]   --->   Operation 54 'or' 'or_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.51ns) (out node of the LUT)   --->   "%select_ln10 = select i1 %or_ln10, i3 0, i3 %k_load" [mmul.cpp:10]   --->   Operation 55 'select' 'select_ln10' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i3 %select_ln10" [mmul.cpp:10]   --->   Operation 56 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.51ns)   --->   "%select_ln10_1 = select i1 %and_ln8, i3 %add_ln10, i3 %select_ln8" [mmul.cpp:10]   --->   Operation 57 'select' 'select_ln10_1' <Predicate = true> <Delay = 0.51> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1317 = zext i3 %select_ln10"   --->   Operation 58 'zext' 'zext_ln1317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.01ns)   --->   "%add_ln1317 = add i4 %tmp, i4 %zext_ln1317"   --->   Operation 59 'add' 'add_ln1317' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.68ns)   --->   "%icmp_ln14 = icmp_eq  i3 %select_ln10, i3 0" [mmul.cpp:14]   --->   Operation 60 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.68ns)   --->   "%icmp_ln16 = icmp_eq  i3 %select_ln10, i3 3" [mmul.cpp:16]   --->   Operation 61 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc, void %if.then16" [mmul.cpp:16]   --->   Operation 62 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.93ns)   --->   "%add_ln12 = add i3 %select_ln10, i3 1" [mmul.cpp:12]   --->   Operation 63 'add' 'add_ln12' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.83ns)   --->   "%store_ln12 = store i2 %select_ln8_1, i2 %i" [mmul.cpp:12]   --->   Operation 64 'store' 'store_ln12' <Predicate = true> <Delay = 0.83>
ST_2 : Operation 65 [1/1] (0.83ns)   --->   "%store_ln12 = store i3 %select_ln10_1, i3 %j" [mmul.cpp:12]   --->   Operation 65 'store' 'store_ln12' <Predicate = true> <Delay = 0.83>

State 3 <SV = 2> <Delay = 1.92>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %select_ln8_1, i3 0" [mmul.cpp:16]   --->   Operation 66 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln8_1, i1 0" [mmul.cpp:16]   --->   Operation 67 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i3 %tmp_2" [mmul.cpp:16]   --->   Operation 68 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln16 = sub i5 %tmp_1, i5 %zext_ln16" [mmul.cpp:16]   --->   Operation 69 'sub' 'sub_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i3 %select_ln10_1" [mmul.cpp:16]   --->   Operation 70 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.92ns) (root node of TernaryAdder)   --->   "%add_ln16 = add i5 %sub_ln16, i5 %zext_ln16_1" [mmul.cpp:16]   --->   Operation 71 'add' 'add_ln16' <Predicate = true> <Delay = 1.92> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln10, i3 0"   --->   Operation 72 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln10, i1 0"   --->   Operation 73 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1319 = zext i4 %tmp_4"   --->   Operation 74 'zext' 'zext_ln1319' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1319 = sub i5 %tmp_3, i5 %zext_ln1319"   --->   Operation 75 'sub' 'sub_ln1319' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (1.92ns) (root node of TernaryAdder)   --->   "%add_ln1319 = add i5 %sub_ln1319, i5 %zext_ln16_1"   --->   Operation 76 'add' 'add_ln1319' <Predicate = true> <Delay = 1.92> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (0.83ns)   --->   "%store_ln12 = store i3 %add_ln12, i3 %k" [mmul.cpp:12]   --->   Operation 77 'store' 'store_ln12' <Predicate = true> <Delay = 0.83>

State 4 <SV = 3> <Delay = 1.14>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1317_1 = zext i4 %add_ln1317"   --->   Operation 78 'zext' 'zext_ln1317_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i16 %a, i64 0, i64 %zext_ln1317_1"   --->   Operation 79 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1319_1 = zext i5 %add_ln1319"   --->   Operation 80 'zext' 'zext_ln1319_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i16 %b, i64 0, i64 %zext_ln1319_1"   --->   Operation 81 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (1.14ns)   --->   "%a_load = load i4 %a_addr"   --->   Operation 82 'load' 'a_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_4 : Operation 83 [2/2] (1.14ns)   --->   "%b_load = load i5 %b_addr"   --->   Operation 83 'load' 'b_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>

State 5 <SV = 4> <Delay = 2.16>
ST_5 : Operation 84 [1/2] (1.14ns)   --->   "%a_load = load i4 %a_addr"   --->   Operation 84 'load' 'a_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12> <RAM>
ST_5 : Operation 85 [1/2] (1.14ns)   --->   "%b_load = load i5 %b_addr"   --->   Operation 85 'load' 'b_load' <Predicate = true> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 24> <RAM>
ST_5 : Operation 86 [3/3] (1.02ns) (grouped into DSP with root node acc_V)   --->   "%mul_ln859 = mul i16 %b_load, i16 %a_load"   --->   Operation 86 'mul' 'mul_ln859' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.02>
ST_6 : Operation 87 [2/3] (1.02ns) (grouped into DSP with root node acc_V)   --->   "%mul_ln859 = mul i16 %b_load, i16 %a_load"   --->   Operation 87 'mul' 'mul_ln859' <Predicate = true> <Delay = 1.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.88>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%acc_V_1_load = load i16 %acc_V_1" [mmul.cpp:14]   --->   Operation 88 'load' 'acc_V_1_load' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.39ns)   --->   "%acc_V_2 = select i1 %icmp_ln14, i16 0, i16 %acc_V_1_load" [mmul.cpp:14]   --->   Operation 89 'select' 'acc_V_2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 90 [1/3] (0.00ns) (grouped into DSP with root node acc_V)   --->   "%mul_ln859 = mul i16 %b_load, i16 %a_load"   --->   Operation 90 'mul' 'mul_ln859' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 91 [2/2] (1.49ns) (root node of the DSP)   --->   "%acc_V = add i16 %mul_ln859, i16 %acc_V_2"   --->   Operation 91 'add' 'acc_V' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_col_prod_str"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 72, i64 72, i64 72"   --->   Operation 93 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @col_prod_str"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i5 %add_ln16" [mmul.cpp:16]   --->   Operation 95 'zext' 'zext_ln16_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i16 %c, i64 0, i64 %zext_ln16_2" [mmul.cpp:16]   --->   Operation 96 'getelementptr' 'c_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln7 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [Z:/ECC/Desktop/Winter2023/ELEN226/Assignment3/mmul/solution2/directives.tcl:7]   --->   Operation 97 'specpipeline' 'specpipeline_ln7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [mmul.cpp:6]   --->   Operation 98 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/2] (1.49ns) (root node of the DSP)   --->   "%acc_V = add i16 %mul_ln859, i16 %acc_V_2"   --->   Operation 99 'add' 'acc_V' <Predicate = true> <Delay = 1.49> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 1.54> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 100 [1/1] (0.83ns)   --->   "%store_ln12 = store i16 %acc_V, i16 %acc_V_1" [mmul.cpp:12]   --->   Operation 100 'store' 'store_ln12' <Predicate = true> <Delay = 0.83>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body6" [mmul.cpp:12]   --->   Operation 101 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [mmul.cpp:20]   --->   Operation 104 'ret' 'ret_ln20' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.14>
ST_9 : Operation 102 [1/1] (1.14ns)   --->   "%store_ln16 = store i16 %acc_V, i5 %c_addr" [mmul.cpp:16]   --->   Operation 102 'store' 'store_ln16' <Predicate = (icmp_ln16)> <Delay = 1.14> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.14> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 18> <RAM>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [mmul.cpp:16]   --->   Operation 103 'br' 'br_ln16' <Predicate = (icmp_ln16)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_V_1               (alloca           ) [ 0111111110]
k                     (alloca           ) [ 0111000000]
j                     (alloca           ) [ 0110000000]
indvar_flatten        (alloca           ) [ 0100000000]
i                     (alloca           ) [ 0110000000]
indvar_flatten16      (alloca           ) [ 0100000000]
spectopmodule_ln3     (spectopmodule    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000]
store_ln8             (store            ) [ 0000000000]
store_ln8             (store            ) [ 0000000000]
store_ln8             (store            ) [ 0000000000]
store_ln8             (store            ) [ 0000000000]
store_ln8             (store            ) [ 0000000000]
store_ln8             (store            ) [ 0000000000]
br_ln8                (br               ) [ 0000000000]
indvar_flatten16_load (load             ) [ 0000000000]
icmp_ln8              (icmp             ) [ 0111111110]
add_ln8_1             (add              ) [ 0000000000]
br_ln8                (br               ) [ 0000000000]
indvar_flatten_load_1 (load             ) [ 0000000000]
icmp_ln10             (icmp             ) [ 0110000000]
indvar_flatten_load   (load             ) [ 0000000000]
add_ln10_1            (add              ) [ 0000000000]
select_ln10_2         (select           ) [ 0000000000]
store_ln12            (store            ) [ 0000000000]
store_ln12            (store            ) [ 0000000000]
k_load                (load             ) [ 0000000000]
j_load                (load             ) [ 0000000000]
i_load                (load             ) [ 0000000000]
add_ln8               (add              ) [ 0000000000]
select_ln8            (select           ) [ 0000000000]
select_ln8_1          (select           ) [ 0101000000]
tmp                   (bitconcatenate   ) [ 0000000000]
xor_ln8               (xor              ) [ 0000000000]
icmp_ln12             (icmp             ) [ 0000000000]
and_ln8               (and              ) [ 0000000000]
add_ln10              (add              ) [ 0000000000]
or_ln10               (or               ) [ 0000000000]
select_ln10           (select           ) [ 0101000000]
trunc_ln10            (trunc            ) [ 0101000000]
select_ln10_1         (select           ) [ 0101000000]
zext_ln1317           (zext             ) [ 0000000000]
add_ln1317            (add              ) [ 0101100000]
icmp_ln14             (icmp             ) [ 0101111100]
icmp_ln16             (icmp             ) [ 0101111111]
br_ln16               (br               ) [ 0000000000]
add_ln12              (add              ) [ 0101000000]
store_ln12            (store            ) [ 0000000000]
store_ln12            (store            ) [ 0000000000]
tmp_1                 (bitconcatenate   ) [ 0000000000]
tmp_2                 (bitconcatenate   ) [ 0000000000]
zext_ln16             (zext             ) [ 0000000000]
sub_ln16              (sub              ) [ 0000000000]
zext_ln16_1           (zext             ) [ 0000000000]
add_ln16              (add              ) [ 0100111110]
tmp_3                 (bitconcatenate   ) [ 0000000000]
tmp_4                 (bitconcatenate   ) [ 0000000000]
zext_ln1319           (zext             ) [ 0000000000]
sub_ln1319            (sub              ) [ 0000000000]
add_ln1319            (add              ) [ 0100100000]
store_ln12            (store            ) [ 0000000000]
zext_ln1317_1         (zext             ) [ 0000000000]
a_addr                (getelementptr    ) [ 0100010000]
zext_ln1319_1         (zext             ) [ 0000000000]
b_addr                (getelementptr    ) [ 0100010000]
a_load                (load             ) [ 0100001100]
b_load                (load             ) [ 0100001100]
acc_V_1_load          (load             ) [ 0000000000]
acc_V_2               (select           ) [ 0100000010]
mul_ln859             (mul              ) [ 0100000010]
specloopname_ln0      (specloopname     ) [ 0000000000]
empty                 (speclooptripcount) [ 0000000000]
specloopname_ln0      (specloopname     ) [ 0000000000]
zext_ln16_2           (zext             ) [ 0000000000]
c_addr                (getelementptr    ) [ 0100000001]
specpipeline_ln7      (specpipeline     ) [ 0000000000]
specloopname_ln6      (specloopname     ) [ 0000000000]
acc_V                 (add              ) [ 0100000001]
store_ln12            (store            ) [ 0000000000]
br_ln12               (br               ) [ 0000000000]
store_ln16            (store            ) [ 0000000000]
br_ln16               (br               ) [ 0000000000]
ret_ln20              (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_col_prod_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_prod_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="acc_V_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="k_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="j_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten16_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten16/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="a_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="b_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="5" slack="0"/>
<pin id="113" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/4 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="c_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="5" slack="0"/>
<pin id="132" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/8 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln16_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="1"/>
<pin id="137" dir="0" index="1" bw="16" slack="1"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/9 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln8_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="7" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln8_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="2" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln8_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="6" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln8_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln8_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="3" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln8_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="16" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="indvar_flatten16_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten16_load/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln8_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="0"/>
<pin id="175" dir="0" index="1" bw="7" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln8_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_1/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="indvar_flatten_load_1_load_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load_1/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln10_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="6" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="indvar_flatten_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln10_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="6" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="select_ln10_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="6" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_2/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln12_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="0"/>
<pin id="213" dir="0" index="1" bw="7" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln12_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="0" index="1" bw="6" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="k_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="1"/>
<pin id="223" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="j_load_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="1"/>
<pin id="226" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="i_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="2" slack="1"/>
<pin id="229" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln8_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="2" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="select_ln8_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="0" index="2" bw="3" slack="0"/>
<pin id="240" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="select_ln8_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="2" slack="0"/>
<pin id="246" dir="0" index="2" bw="2" slack="0"/>
<pin id="247" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="0" index="1" bw="2" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="xor_ln8_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln8/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln12_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="0" index="1" bw="3" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="and_ln8_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln8/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln10_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="or_ln10_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="1"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln10_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="3" slack="0"/>
<pin id="289" dir="0" index="2" bw="3" slack="0"/>
<pin id="290" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln10_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="select_ln10_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="3" slack="0"/>
<pin id="301" dir="0" index="2" bw="3" slack="0"/>
<pin id="302" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_1/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln1317_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1317/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln1317_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="4" slack="0"/>
<pin id="312" dir="0" index="1" bw="3" slack="0"/>
<pin id="313" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1317/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln14_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="0"/>
<pin id="318" dir="0" index="1" bw="3" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln16_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="0" index="1" bw="3" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln12_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln12_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="2" slack="0"/>
<pin id="336" dir="0" index="1" bw="2" slack="1"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln12_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="0" index="1" bw="3" slack="1"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="5" slack="0"/>
<pin id="346" dir="0" index="1" bw="2" slack="1"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="3" slack="0"/>
<pin id="353" dir="0" index="1" bw="2" slack="1"/>
<pin id="354" dir="0" index="2" bw="1" slack="0"/>
<pin id="355" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln16_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="3" slack="0"/>
<pin id="360" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sub_ln16_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="5" slack="0"/>
<pin id="364" dir="0" index="1" bw="3" slack="0"/>
<pin id="365" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln16/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln16_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="1"/>
<pin id="370" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="add_ln16_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="0" index="1" bw="3" slack="0"/>
<pin id="374" dir="1" index="2" bw="5" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_3_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="0" index="1" bw="2" slack="1"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_4_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="3" slack="1"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln1319_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="0"/>
<pin id="393" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="sub_ln1319_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="0" index="1" bw="4" slack="0"/>
<pin id="398" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1319/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="add_ln1319_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="3" slack="0"/>
<pin id="404" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1319/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln12_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="3" slack="1"/>
<pin id="409" dir="0" index="1" bw="3" slack="2"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln1317_1_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="2"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1317_1/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln1319_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="1"/>
<pin id="417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1319_1/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="acc_V_1_load_load_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="6"/>
<pin id="421" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_V_1_load/7 "/>
</bind>
</comp>

<comp id="422" class="1004" name="acc_V_2_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="5"/>
<pin id="424" dir="0" index="1" bw="16" slack="0"/>
<pin id="425" dir="0" index="2" bw="16" slack="0"/>
<pin id="426" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_V_2/7 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln16_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="5"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_2/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln12_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="0" index="1" bw="16" slack="7"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/8 "/>
</bind>
</comp>

<comp id="437" class="1007" name="grp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="16" slack="0"/>
<pin id="439" dir="0" index="1" bw="16" slack="0"/>
<pin id="440" dir="0" index="2" bw="16" slack="0"/>
<pin id="441" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln859/5 acc_V/7 "/>
</bind>
</comp>

<comp id="446" class="1005" name="acc_V_1_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc_V_1 "/>
</bind>
</comp>

<comp id="453" class="1005" name="k_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="3" slack="0"/>
<pin id="455" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="460" class="1005" name="j_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="467" class="1005" name="indvar_flatten_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="6" slack="0"/>
<pin id="469" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="475" class="1005" name="i_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="2" slack="0"/>
<pin id="477" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="482" class="1005" name="indvar_flatten16_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="0"/>
<pin id="484" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten16 "/>
</bind>
</comp>

<comp id="489" class="1005" name="icmp_ln8_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="7"/>
<pin id="491" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="493" class="1005" name="icmp_ln10_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="501" class="1005" name="select_ln8_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="2" slack="1"/>
<pin id="503" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln8_1 "/>
</bind>
</comp>

<comp id="507" class="1005" name="select_ln10_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="3" slack="1"/>
<pin id="509" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln10 "/>
</bind>
</comp>

<comp id="512" class="1005" name="trunc_ln10_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="2" slack="1"/>
<pin id="514" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10 "/>
</bind>
</comp>

<comp id="517" class="1005" name="select_ln10_1_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="3" slack="1"/>
<pin id="519" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln10_1 "/>
</bind>
</comp>

<comp id="522" class="1005" name="add_ln1317_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="2"/>
<pin id="524" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="add_ln1317 "/>
</bind>
</comp>

<comp id="527" class="1005" name="icmp_ln14_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="5"/>
<pin id="529" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="532" class="1005" name="icmp_ln16_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="7"/>
<pin id="534" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="536" class="1005" name="add_ln12_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="3" slack="1"/>
<pin id="538" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="541" class="1005" name="add_ln16_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="5" slack="5"/>
<pin id="543" dir="1" index="1" bw="5" slack="5"/>
</pin_list>
<bind>
<opset="add_ln16 "/>
</bind>
</comp>

<comp id="546" class="1005" name="add_ln1319_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="1"/>
<pin id="548" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1319 "/>
</bind>
</comp>

<comp id="551" class="1005" name="a_addr_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="4" slack="1"/>
<pin id="553" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="556" class="1005" name="b_addr_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="5" slack="1"/>
<pin id="558" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="561" class="1005" name="a_load_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="16" slack="1"/>
<pin id="563" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="566" class="1005" name="b_load_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="1"/>
<pin id="568" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="571" class="1005" name="acc_V_2_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="16" slack="1"/>
<pin id="573" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_2 "/>
</bind>
</comp>

<comp id="576" class="1005" name="c_addr_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="1"/>
<pin id="578" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="581" class="1005" name="acc_V_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="1"/>
<pin id="583" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="acc_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="62" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="62" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="102" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="109" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="62" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="30" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="34" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="170" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="192"><net_src comp="185" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="201"><net_src comp="194" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="208"><net_src comp="188" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="197" pin="2"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="179" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="203" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="234"><net_src comp="227" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="42" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="30" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="242"><net_src comp="224" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="230" pin="2"/><net_sink comp="243" pin=1"/></net>

<net id="249"><net_src comp="227" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="255"><net_src comp="44" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="243" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="26" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="267"><net_src comp="221" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="48" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="263" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="258" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="236" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="50" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="269" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="30" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="221" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="297"><net_src comp="286" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="269" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="275" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="236" pin="3"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="286" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="250" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="306" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="286" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="30" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="286" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="52" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="286" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="243" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="298" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="54" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="30" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="56" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="58" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="361"><net_src comp="351" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="344" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="358" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="375"><net_src comp="362" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="54" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="30" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="389"><net_src comp="60" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="58" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="394"><net_src comp="384" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="377" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="368" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="414"><net_src comp="411" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="418"><net_src comp="415" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="427"><net_src comp="32" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="432"><net_src comp="429" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="442"><net_src comp="122" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="116" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="422" pin="3"/><net_sink comp="437" pin=2"/></net>

<net id="445"><net_src comp="437" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="449"><net_src comp="78" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="452"><net_src comp="446" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="456"><net_src comp="82" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="459"><net_src comp="453" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="463"><net_src comp="86" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="466"><net_src comp="460" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="470"><net_src comp="90" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="473"><net_src comp="467" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="474"><net_src comp="467" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="478"><net_src comp="94" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="481"><net_src comp="475" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="485"><net_src comp="98" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="488"><net_src comp="482" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="492"><net_src comp="173" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="188" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="500"><net_src comp="493" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="504"><net_src comp="243" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="510"><net_src comp="286" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="515"><net_src comp="294" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="520"><net_src comp="298" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="525"><net_src comp="310" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="530"><net_src comp="316" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="535"><net_src comp="322" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="328" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="544"><net_src comp="371" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="549"><net_src comp="401" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="554"><net_src comp="102" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="559"><net_src comp="109" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="564"><net_src comp="116" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="569"><net_src comp="122" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="574"><net_src comp="422" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="579"><net_src comp="128" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="584"><net_src comp="437" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="135" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c | {9 }
 - Input state : 
	Port: mmul : a | {4 5 }
	Port: mmul : b | {4 5 }
  - Chain level:
	State 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		store_ln8 : 1
		indvar_flatten16_load : 1
		icmp_ln8 : 2
		add_ln8_1 : 2
		br_ln8 : 3
		indvar_flatten_load_1 : 1
		icmp_ln10 : 2
		indvar_flatten_load : 1
		add_ln10_1 : 2
		select_ln10_2 : 3
		store_ln12 : 3
		store_ln12 : 4
	State 2
		add_ln8 : 1
		select_ln8 : 1
		select_ln8_1 : 2
		tmp : 3
		icmp_ln12 : 1
		and_ln8 : 2
		add_ln10 : 2
		or_ln10 : 2
		select_ln10 : 2
		trunc_ln10 : 3
		select_ln10_1 : 3
		zext_ln1317 : 3
		add_ln1317 : 4
		icmp_ln14 : 3
		icmp_ln16 : 3
		br_ln16 : 4
		add_ln12 : 3
		store_ln12 : 3
		store_ln12 : 4
	State 3
		zext_ln16 : 1
		sub_ln16 : 2
		add_ln16 : 3
		zext_ln1319 : 1
		sub_ln1319 : 2
		add_ln1319 : 3
	State 4
		a_addr : 1
		b_addr : 1
		a_load : 2
		b_load : 2
	State 5
		mul_ln859 : 1
	State 6
	State 7
		acc_V_2 : 1
		acc_V : 2
	State 8
		c_addr : 1
		store_ln12 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln8_1_fu_179   |    0    |    0    |    14   |
|          |   add_ln10_1_fu_197  |    0    |    0    |    14   |
|          |    add_ln8_fu_230    |    0    |    0    |    10   |
|    add   |    add_ln10_fu_275   |    0    |    0    |    11   |
|          |   add_ln1317_fu_310  |    0    |    0    |    13   |
|          |    add_ln12_fu_328   |    0    |    0    |    11   |
|          |    add_ln16_fu_371   |    0    |    0    |    7    |
|          |   add_ln1319_fu_401  |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_173   |    0    |    0    |    10   |
|          |   icmp_ln10_fu_188   |    0    |    0    |    10   |
|   icmp   |   icmp_ln12_fu_263   |    0    |    0    |    8    |
|          |   icmp_ln14_fu_316   |    0    |    0    |    8    |
|          |   icmp_ln16_fu_322   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          | select_ln10_2_fu_203 |    0    |    0    |    6    |
|          |   select_ln8_fu_236  |    0    |    0    |    3    |
|  select  |  select_ln8_1_fu_243 |    0    |    0    |    2    |
|          |  select_ln10_fu_286  |    0    |    0    |    3    |
|          | select_ln10_1_fu_298 |    0    |    0    |    3    |
|          |    acc_V_2_fu_422    |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln16_fu_362   |    0    |    0    |    7    |
|          |   sub_ln1319_fu_395  |    0    |    0    |    7    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln8_fu_258    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln8_fu_269    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln10_fu_281    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_437      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_250      |    0    |    0    |    0    |
|          |     tmp_1_fu_344     |    0    |    0    |    0    |
|bitconcatenate|     tmp_2_fu_351     |    0    |    0    |    0    |
|          |     tmp_3_fu_377     |    0    |    0    |    0    |
|          |     tmp_4_fu_384     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln10_fu_294  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln1317_fu_306  |    0    |    0    |    0    |
|          |   zext_ln16_fu_358   |    0    |    0    |    0    |
|          |  zext_ln16_1_fu_368  |    0    |    0    |    0    |
|   zext   |  zext_ln1319_fu_391  |    0    |    0    |    0    |
|          | zext_ln1317_1_fu_411 |    0    |    0    |    0    |
|          | zext_ln1319_1_fu_415 |    0    |    0    |    0    |
|          |  zext_ln16_2_fu_429  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   184   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     a_addr_reg_551     |    4   |
|     a_load_reg_561     |   16   |
|     acc_V_1_reg_446    |   16   |
|     acc_V_2_reg_571    |   16   |
|      acc_V_reg_581     |   16   |
|    add_ln12_reg_536    |    3   |
|   add_ln1317_reg_522   |    4   |
|   add_ln1319_reg_546   |    5   |
|    add_ln16_reg_541    |    5   |
|     b_addr_reg_556     |    5   |
|     b_load_reg_566     |   16   |
|     c_addr_reg_576     |    5   |
|        i_reg_475       |    2   |
|    icmp_ln10_reg_493   |    1   |
|    icmp_ln14_reg_527   |    1   |
|    icmp_ln16_reg_532   |    1   |
|    icmp_ln8_reg_489    |    1   |
|indvar_flatten16_reg_482|    7   |
| indvar_flatten_reg_467 |    6   |
|        j_reg_460       |    3   |
|        k_reg_453       |    3   |
|  select_ln10_1_reg_517 |    3   |
|   select_ln10_reg_507  |    3   |
|  select_ln8_1_reg_501  |    2   |
|   trunc_ln10_reg_512   |    2   |
+------------------------+--------+
|          Total         |   146  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_116 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_122 |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_437    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_437    |  p1  |   3  |  16  |   48   ||    13   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   98   || 3.34693 ||    40   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   184  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   40   |
|  Register |    -   |    -   |   146  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   146  |   224  |
+-----------+--------+--------+--------+--------+
