Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Sep 22 22:38:23 2022
| Host         : TWT-Studio-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file time_recorder_control_sets_placed.rpt
| Design       : time_recorder
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+---------------+-------------------------------------------+------------------+----------------+
|           Clock Signal          | Enable Signal |              Set/Reset Signal             | Slice Load Count | Bel Load Count |
+---------------------------------+---------------+-------------------------------------------+------------------+----------------+
|  sys_clk_in_IBUF_BUFG           |               |                                           |                4 |              4 |
|  sys_clk_in_IBUF_BUFG           |               | display_time/segs_division/cnt[0]_i_1_n_0 |                5 |             17 |
|  seg_cs_pin_temp_reg[7]_i_1_n_0 |               |                                           |                8 |             21 |
|  seg_cs_pin_temp_reg[7]_i_1_n_0 |               | display_time/bcd_array_pos[31]_i_1_n_0    |                8 |             29 |
+---------------------------------+---------------+-------------------------------------------+------------------+----------------+


