--
--	Conversion of CamaraClimatica.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Fri Aug 20 16:37:12 2021
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
TERMINAL Net_273 : bit;
TERMINAL Net_337 : bit;
SIGNAL tmpOE__LCD1_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__LCD1_net_0 : bit;
SIGNAL tmpIO_0__LCD1_net_0 : bit;
TERMINAL tmpSIOVREF__LCD1_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__LCD1_net_0 : bit;
SIGNAL tmpOE__BUZZER_net_0 : bit;
SIGNAL tmpFB_0__BUZZER_net_0 : bit;
SIGNAL tmpIO_0__BUZZER_net_0 : bit;
TERMINAL tmpSIOVREF__BUZZER_net_0 : bit;
SIGNAL tmpINTERRUPT_0__BUZZER_net_0 : bit;
SIGNAL Net_10 : bit;
SIGNAL \Timer:Net_260\ : bit;
SIGNAL \Timer:Net_266\ : bit;
SIGNAL Net_12 : bit;
SIGNAL \Timer:Net_51\ : bit;
SIGNAL \Timer:Net_261\ : bit;
SIGNAL \Timer:Net_57\ : bit;
SIGNAL Net_682 : bit;
SIGNAL Net_8 : bit;
SIGNAL \Timer:Net_102\ : bit;
SIGNAL tmpOE__CR5_net_0 : bit;
SIGNAL tmpFB_0__CR5_net_0 : bit;
SIGNAL tmpIO_0__CR5_net_0 : bit;
TERMINAL tmpSIOVREF__CR5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CR5_net_0 : bit;
SIGNAL tmpOE__RTD_Negative_net_0 : bit;
SIGNAL tmpFB_0__RTD_Negative_net_0 : bit;
TERMINAL Net_1117 : bit;
SIGNAL tmpIO_0__RTD_Negative_net_0 : bit;
TERMINAL tmpSIOVREF__RTD_Negative_net_0 : bit;
TERMINAL Net_966 : bit;
SIGNAL tmpINTERRUPT_0__RTD_Negative_net_0 : bit;
SIGNAL \UART_1:Net_9\ : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_648 : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL Net_654 : bit;
SIGNAL \UART_1:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_655 : bit;
SIGNAL \UART_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_1:BUART:tx_status_3\ : bit;
SIGNAL Net_650 : bit;
SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_1:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_1:BUART:pollingrange\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\ : bit;
SIGNAL Net_653 : bit;
SIGNAL add_vv_vv_MODGEN_2_1 : bit;
SIGNAL \UART_1:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_2_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_1 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_0 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL MODIN5_1 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL MODIN5_0 : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_649 : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_5 : bit;
SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_1:BUART:rx_last\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_6 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_3\ : bit;
SIGNAL MODIN6_6 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_2\ : bit;
SIGNAL MODIN6_5 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_1\ : bit;
SIGNAL MODIN6_4 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newa_0\ : bit;
SIGNAL MODIN6_3 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_5:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xeq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xneq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xlt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xlte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xgt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:g1:a0:xgte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_6:lt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_6:lt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_6:eq\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_6:eq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_6:gt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_6:gt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_6:gte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_6:gte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_6:lte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_6:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL tmpOE__CR4_net_0 : bit;
SIGNAL tmpFB_0__CR4_net_0 : bit;
SIGNAL tmpIO_0__CR4_net_0 : bit;
TERMINAL tmpSIOVREF__CR4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CR4_net_0 : bit;
SIGNAL tmpOE__SSR_2_net_0 : bit;
SIGNAL Net_1610 : bit;
SIGNAL tmpFB_0__SSR_2_net_0 : bit;
SIGNAL tmpIO_0__SSR_2_net_0 : bit;
TERMINAL tmpSIOVREF__SSR_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SSR_2_net_0 : bit;
SIGNAL tmpOE__DOOR_net_0 : bit;
SIGNAL tmpFB_0__DOOR_net_0 : bit;
SIGNAL tmpIO_0__DOOR_net_0 : bit;
TERMINAL tmpSIOVREF__DOOR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DOOR_net_0 : bit;
SIGNAL tmpOE__LCD2_net_0 : bit;
SIGNAL tmpFB_0__LCD2_net_0 : bit;
SIGNAL tmpIO_0__LCD2_net_0 : bit;
TERMINAL tmpSIOVREF__LCD2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LCD2_net_0 : bit;
TERMINAL Net_748 : bit;
TERMINAL Net_735 : bit;
TERMINAL Net_730 : bit;
TERMINAL Net_1112 : bit;
TERMINAL Net_1094 : bit;
TERMINAL Net_1098 : bit;
SIGNAL tmpOE__LM35_net_0 : bit;
SIGNAL tmpFB_0__LM35_net_0 : bit;
TERMINAL Net_1212 : bit;
SIGNAL tmpIO_0__LM35_net_0 : bit;
TERMINAL tmpSIOVREF__LM35_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LM35_net_0 : bit;
SIGNAL tmpOE__CR2_net_0 : bit;
SIGNAL tmpFB_0__CR2_net_0 : bit;
SIGNAL tmpIO_0__CR2_net_0 : bit;
TERMINAL tmpSIOVREF__CR2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CR2_net_0 : bit;
SIGNAL \I2C:sda_x_wire\ : bit;
SIGNAL \I2C:Net_643_1\ : bit;
SIGNAL \I2C:Net_697\ : bit;
SIGNAL \I2C:bus_clk\ : bit;
SIGNAL \I2C:Net_1109_0\ : bit;
SIGNAL \I2C:Net_1109_1\ : bit;
SIGNAL \I2C:Net_643_0\ : bit;
SIGNAL \I2C:Net_643_2\ : bit;
SIGNAL \I2C:scl_x_wire\ : bit;
SIGNAL \I2C:Net_969\ : bit;
SIGNAL \I2C:Net_968\ : bit;
SIGNAL \I2C:udb_clk\ : bit;
SIGNAL \I2C:Net_970\ : bit;
SIGNAL Net_912 : bit;
SIGNAL \I2C:Net_973\ : bit;
SIGNAL Net_913 : bit;
SIGNAL \I2C:Net_974\ : bit;
SIGNAL \I2C:scl_yfb\ : bit;
SIGNAL \I2C:sda_yfb\ : bit;
SIGNAL \I2C:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL Net_874 : bit;
SIGNAL \I2C:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL Net_885 : bit;
SIGNAL \I2C:timeout_clk\ : bit;
SIGNAL Net_918 : bit;
SIGNAL \I2C:Net_975\ : bit;
SIGNAL Net_916 : bit;
SIGNAL Net_917 : bit;
SIGNAL tmpOE__SDA_net_0 : bit;
SIGNAL tmpFB_0__SDA_net_0 : bit;
TERMINAL tmpSIOVREF__SDA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_net_0 : bit;
SIGNAL tmpOE__SCL_net_0 : bit;
SIGNAL tmpFB_0__SCL_net_0 : bit;
TERMINAL tmpSIOVREF__SCL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_net_0 : bit;
SIGNAL \UART_2:Net_9\ : bit;
SIGNAL \UART_2:Net_61\ : bit;
SIGNAL \UART_2:BUART:clock_op\ : bit;
SIGNAL \UART_2:BUART:reset_reg\ : bit;
SIGNAL \UART_2:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_2:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_2:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_2:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_2:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_2:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_2:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_2:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_2:BUART:reset_sr\ : bit;
SIGNAL \UART_2:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_1232 : bit;
SIGNAL \UART_2:BUART:txn\ : bit;
SIGNAL Net_1236 : bit;
SIGNAL \UART_2:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_1231 : bit;
SIGNAL \UART_2:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_2:BUART:tx_state_1\ : bit;
SIGNAL \UART_2:BUART:tx_state_0\ : bit;
SIGNAL \UART_2:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_2:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:tx_shift_out\ : bit;
SIGNAL \UART_2:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_2:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_2:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:counter_load_not\ : bit;
SIGNAL \UART_2:BUART:tx_state_2\ : bit;
SIGNAL \UART_2:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_2:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_2:BUART:sc_out_7\ : bit;
SIGNAL \UART_2:BUART:sc_out_6\ : bit;
SIGNAL \UART_2:BUART:sc_out_5\ : bit;
SIGNAL \UART_2:BUART:sc_out_4\ : bit;
SIGNAL \UART_2:BUART:sc_out_3\ : bit;
SIGNAL \UART_2:BUART:sc_out_2\ : bit;
SIGNAL \UART_2:BUART:sc_out_1\ : bit;
SIGNAL \UART_2:BUART:sc_out_0\ : bit;
SIGNAL \UART_2:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_2:BUART:tx_status_6\ : bit;
SIGNAL \UART_2:BUART:tx_status_5\ : bit;
SIGNAL \UART_2:BUART:tx_status_4\ : bit;
SIGNAL \UART_2:BUART:tx_status_0\ : bit;
SIGNAL \UART_2:BUART:tx_status_1\ : bit;
SIGNAL \UART_2:BUART:tx_status_2\ : bit;
SIGNAL \UART_2:BUART:tx_status_3\ : bit;
SIGNAL Net_1235 : bit;
SIGNAL \UART_2:BUART:tx_bitclk\ : bit;
SIGNAL \UART_2:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_2:BUART:tx_mark\ : bit;
SIGNAL \UART_2:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_2:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_2:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_2:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_2:BUART:rx_state_1\ : bit;
SIGNAL \UART_2:BUART:rx_state_0\ : bit;
SIGNAL \UART_2:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_2:BUART:rx_postpoll\ : bit;
SIGNAL \UART_2:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_2:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:hd_shift_out\ : bit;
SIGNAL \UART_2:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_2:BUART:rx_fifofull\ : bit;
SIGNAL \UART_2:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_2:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_2:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:rx_counter_load\ : bit;
SIGNAL \UART_2:BUART:rx_state_3\ : bit;
SIGNAL \UART_2:BUART:rx_state_2\ : bit;
SIGNAL \UART_2:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_2:BUART:rx_count_2\ : bit;
SIGNAL \UART_2:BUART:rx_count_1\ : bit;
SIGNAL \UART_2:BUART:rx_count_0\ : bit;
SIGNAL \UART_2:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_2:BUART:rx_count_6\ : bit;
SIGNAL \UART_2:BUART:rx_count_5\ : bit;
SIGNAL \UART_2:BUART:rx_count_4\ : bit;
SIGNAL \UART_2:BUART:rx_count_3\ : bit;
SIGNAL \UART_2:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_2:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_2:BUART:rx_bitclk\ : bit;
SIGNAL \UART_2:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_2:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_2:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_2:BUART:pollingrange\ : bit;
SIGNAL \UART_2:BUART:pollcount_1\ : bit;
SIGNAL Net_1228 : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_7_1\ : bit;
SIGNAL \UART_2:BUART:pollcount_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:add_vv_vv_MODGEN_7_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_9\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN7_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN7_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN8_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN8_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN9_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODIN9_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:newb_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:dataa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:datab_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:lta_0\ : bit;
SIGNAL \UART_2:BUART:sRX:s23Poll:MODULE_9:g2:a0:gta_0\ : bit;
SIGNAL \UART_2:BUART:rx_status_0\ : bit;
SIGNAL \UART_2:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_2:BUART:rx_status_1\ : bit;
SIGNAL \UART_2:BUART:rx_status_2\ : bit;
SIGNAL \UART_2:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_2:BUART:rx_status_3\ : bit;
SIGNAL \UART_2:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_2:BUART:rx_status_4\ : bit;
SIGNAL \UART_2:BUART:rx_status_5\ : bit;
SIGNAL \UART_2:BUART:rx_status_6\ : bit;
SIGNAL \UART_2:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1227 : bit;
SIGNAL \UART_2:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_2:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_2:BUART:rx_break_status\ : bit;
SIGNAL \UART_2:BUART:sRX:cmp_vv_vv_MODGEN_10\ : bit;
SIGNAL \UART_2:BUART:rx_address_detected\ : bit;
SIGNAL \UART_2:BUART:rx_last\ : bit;
SIGNAL \UART_2:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_2:BUART:sRX:cmp_vv_vv_MODGEN_11\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newa_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newa_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newa_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newa_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODIN10_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newa_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODIN10_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODIN10_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODIN10_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newb_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newb_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newb_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newb_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newb_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newb_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:newb_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:dataa_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:dataa_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:dataa_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:dataa_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:dataa_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:dataa_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:dataa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:datab_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:datab_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:datab_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:datab_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:datab_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:datab_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:datab_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:lta_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:gta_6\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:lta_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:gta_5\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:lta_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:gta_4\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:lta_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:gta_3\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:lta_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:gta_2\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:lta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:gta_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:lta_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_10:g2:a0:gta_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:newa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:newb_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:dataa_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:datab_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:xeq\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:xneq\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:xlt\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:xlte\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:xgt\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:g1:a0:xgte\ : bit;
SIGNAL \UART_2:BUART:sRX:MODULE_11:lt\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:MODULE_11:lt\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:MODULE_11:eq\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:MODULE_11:eq\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:MODULE_11:gt\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:MODULE_11:gt\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:MODULE_11:gte\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:MODULE_11:gte\:SIGNAL IS 2;
SIGNAL \UART_2:BUART:sRX:MODULE_11:lte\ : bit;
ATTRIBUTE port_state_att of \UART_2:BUART:sRX:MODULE_11:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_2_net_0 : bit;
SIGNAL tmpIO_0__Rx_2_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_2_net_0 : bit;
SIGNAL tmpOE__Tx_2_net_0 : bit;
SIGNAL tmpFB_0__Tx_2_net_0 : bit;
SIGNAL tmpIO_0__Tx_2_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_2_net_0 : bit;
TERMINAL Net_1223 : bit;
SIGNAL tmpOE__RTD_Current_net_0 : bit;
SIGNAL tmpFB_0__RTD_Current_net_0 : bit;
TERMINAL Net_318 : bit;
SIGNAL tmpIO_0__RTD_Current_net_0 : bit;
TERMINAL tmpSIOVREF__RTD_Current_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RTD_Current_net_0 : bit;
SIGNAL tmpOE__RTD_Positive_net_0 : bit;
SIGNAL tmpFB_0__RTD_Positive_net_0 : bit;
TERMINAL Net_180 : bit;
SIGNAL tmpIO_0__RTD_Positive_net_0 : bit;
TERMINAL tmpSIOVREF__RTD_Positive_net_0 : bit;
TERMINAL Net_733 : bit;
SIGNAL tmpINTERRUPT_0__RTD_Positive_net_0 : bit;
SIGNAL tmpOE__CR1_net_0 : bit;
SIGNAL tmpFB_0__CR1_net_0 : bit;
SIGNAL tmpIO_0__CR1_net_0 : bit;
TERMINAL tmpSIOVREF__CR1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CR1_net_0 : bit;
TERMINAL Net_1125 : bit;
TERMINAL Net_317 : bit;
TERMINAL Net_1109 : bit;
SIGNAL \IDAC:Net_125\ : bit;
SIGNAL \IDAC:Net_158\ : bit;
SIGNAL \IDAC:Net_123\ : bit;
TERMINAL \IDAC:Net_124\ : bit;
SIGNAL \IDAC:Net_157\ : bit;
SIGNAL \IDAC:Net_194\ : bit;
SIGNAL \IDAC:Net_195\ : bit;
SIGNAL tmpOE__RefRes_Current_net_0 : bit;
SIGNAL tmpFB_0__RefRes_Current_net_0 : bit;
SIGNAL tmpIO_0__RefRes_Current_net_0 : bit;
TERMINAL tmpSIOVREF__RefRes_Current_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RefRes_Current_net_0 : bit;
TERMINAL Net_185 : bit;
TERMINAL Net_186 : bit;
TERMINAL Net_1100 : bit;
TERMINAL Net_1120 : bit;
TERMINAL Net_1118 : bit;
TERMINAL Net_1101 : bit;
TERMINAL \ADC:Net_690\ : bit;
TERMINAL \ADC:Net_35\ : bit;
TERMINAL \ADC:Net_34\ : bit;
TERMINAL \ADC:Net_677\ : bit;
SIGNAL \ADC:Net_488\ : bit;
TERMINAL \ADC:Net_520\ : bit;
SIGNAL \ADC:Net_481\ : bit;
SIGNAL \ADC:Net_482\ : bit;
SIGNAL \ADC:mod_reset\ : bit;
SIGNAL \ADC:Net_93\ : bit;
TERMINAL \ADC:Net_573\ : bit;
TERMINAL \ADC:Net_41\ : bit;
TERMINAL \ADC:Net_109\ : bit;
SIGNAL \ADC:aclock\ : bit;
SIGNAL \ADC:mod_dat_3\ : bit;
SIGNAL \ADC:mod_dat_2\ : bit;
SIGNAL \ADC:mod_dat_1\ : bit;
SIGNAL \ADC:mod_dat_0\ : bit;
SIGNAL \ADC:Net_245_7\ : bit;
SIGNAL \ADC:Net_245_6\ : bit;
SIGNAL \ADC:Net_245_5\ : bit;
SIGNAL \ADC:Net_245_4\ : bit;
SIGNAL \ADC:Net_245_3\ : bit;
SIGNAL \ADC:Net_245_2\ : bit;
SIGNAL \ADC:Net_245_1\ : bit;
SIGNAL \ADC:Net_245_0\ : bit;
TERMINAL \ADC:Net_352\ : bit;
TERMINAL \ADC:Net_257\ : bit;
TERMINAL \ADC:Net_249\ : bit;
SIGNAL Net_1103 : bit;
SIGNAL \ADC:Net_250\ : bit;
SIGNAL \ADC:Net_252\ : bit;
SIGNAL \ADC:soc\ : bit;
SIGNAL \ADC:Net_268\ : bit;
SIGNAL \ADC:Net_270\ : bit;
SIGNAL tmpOE__RefRes_Negative_net_0 : bit;
SIGNAL tmpFB_0__RefRes_Negative_net_0 : bit;
SIGNAL tmpIO_0__RefRes_Negative_net_0 : bit;
TERMINAL tmpSIOVREF__RefRes_Negative_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RefRes_Negative_net_0 : bit;
SIGNAL tmpOE__RefRes_Positive_net_0 : bit;
SIGNAL tmpFB_0__RefRes_Positive_net_0 : bit;
SIGNAL tmpIO_0__RefRes_Positive_net_0 : bit;
TERMINAL tmpSIOVREF__RefRes_Positive_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RefRes_Positive_net_0 : bit;
TERMINAL Net_1095 : bit;
SIGNAL tmpOE__CR3_net_0 : bit;
SIGNAL tmpFB_0__CR3_net_0 : bit;
SIGNAL tmpIO_0__CR3_net_0 : bit;
TERMINAL tmpSIOVREF__CR3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CR3_net_0 : bit;
TERMINAL Net_1119 : bit;
TERMINAL Net_1121 : bit;
SIGNAL tmpOE__RTD_Negative_1_net_0 : bit;
SIGNAL tmpFB_0__RTD_Negative_1_net_0 : bit;
SIGNAL tmpIO_0__RTD_Negative_1_net_0 : bit;
TERMINAL tmpSIOVREF__RTD_Negative_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RTD_Negative_1_net_0 : bit;
SIGNAL tmpOE__RTD_Positive_1_net_0 : bit;
SIGNAL tmpFB_0__RTD_Positive_1_net_0 : bit;
SIGNAL tmpIO_0__RTD_Positive_1_net_0 : bit;
TERMINAL tmpSIOVREF__RTD_Positive_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RTD_Positive_1_net_0 : bit;
SIGNAL tmpOE__RTD_Current_1_net_0 : bit;
SIGNAL tmpFB_0__RTD_Current_1_net_0 : bit;
SIGNAL tmpIO_0__RTD_Current_1_net_0 : bit;
TERMINAL tmpSIOVREF__RTD_Current_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RTD_Current_1_net_0 : bit;
SIGNAL tmpOE__DS1302_IO_PIN_net_0 : bit;
SIGNAL tmpFB_0__DS1302_IO_PIN_net_0 : bit;
SIGNAL tmpIO_0__DS1302_IO_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__DS1302_IO_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DS1302_IO_PIN_net_0 : bit;
SIGNAL tmpOE__DS1302_SCLK_PIN_net_0 : bit;
SIGNAL tmpFB_0__DS1302_SCLK_PIN_net_0 : bit;
SIGNAL tmpIO_0__DS1302_SCLK_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__DS1302_SCLK_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DS1302_SCLK_PIN_net_0 : bit;
SIGNAL tmpOE__DS1302_CE_PIN_net_0 : bit;
SIGNAL tmpFB_0__DS1302_CE_PIN_net_0 : bit;
SIGNAL tmpIO_0__DS1302_CE_PIN_net_0 : bit;
TERMINAL tmpSIOVREF__DS1302_CE_PIN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__DS1302_CE_PIN_net_0 : bit;
SIGNAL tmpOE__LEVEL_net_0 : bit;
SIGNAL tmpFB_0__LEVEL_net_0 : bit;
SIGNAL tmpIO_0__LEVEL_net_0 : bit;
TERMINAL tmpSIOVREF__LEVEL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LEVEL_net_0 : bit;
SIGNAL tmpOE__TERM_net_0 : bit;
SIGNAL tmpFB_0__TERM_net_0 : bit;
SIGNAL tmpIO_0__TERM_net_0 : bit;
TERMINAL tmpSIOVREF__TERM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TERM_net_0 : bit;
SIGNAL tmpOE__HUMEDAD_net_0 : bit;
SIGNAL tmpFB_0__HUMEDAD_net_0 : bit;
TERMINAL Net_1460 : bit;
SIGNAL tmpIO_0__HUMEDAD_net_0 : bit;
TERMINAL tmpSIOVREF__HUMEDAD_net_0 : bit;
SIGNAL tmpINTERRUPT_0__HUMEDAD_net_0 : bit;
SIGNAL tmpOE__NTC_net_0 : bit;
SIGNAL tmpFB_0__NTC_net_0 : bit;
TERMINAL Net_1459 : bit;
SIGNAL tmpIO_0__NTC_net_0 : bit;
TERMINAL tmpSIOVREF__NTC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__NTC_net_0 : bit;
SIGNAL tmpOE__CR6_net_0 : bit;
SIGNAL tmpFB_0__CR6_net_0 : bit;
SIGNAL tmpIO_0__CR6_net_0 : bit;
TERMINAL tmpSIOVREF__CR6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CR6_net_0 : bit;
SIGNAL tmpOE__CR7_net_0 : bit;
SIGNAL tmpFB_0__CR7_net_0 : bit;
SIGNAL tmpIO_0__CR7_net_0 : bit;
TERMINAL tmpSIOVREF__CR7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CR7_net_0 : bit;
SIGNAL tmpOE__CR8_net_0 : bit;
SIGNAL tmpFB_0__CR8_net_0 : bit;
SIGNAL tmpIO_0__CR8_net_0 : bit;
TERMINAL tmpSIOVREF__CR8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CR8_net_0 : bit;
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_1214 : bit;
SIGNAL \USBUART:Net_1889\ : bit;
SIGNAL \USBUART:Net_1876\ : bit;
SIGNAL \USBUART:ep_int_8\ : bit;
SIGNAL \USBUART:ep_int_7\ : bit;
SIGNAL \USBUART:ep_int_6\ : bit;
SIGNAL \USBUART:ep_int_5\ : bit;
SIGNAL \USBUART:ep_int_4\ : bit;
SIGNAL \USBUART:ep_int_3\ : bit;
SIGNAL \USBUART:ep_int_2\ : bit;
SIGNAL \USBUART:ep_int_1\ : bit;
SIGNAL \USBUART:ep_int_0\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_request_7\ : bit;
SIGNAL \USBUART:dma_request_6\ : bit;
SIGNAL \USBUART:dma_request_5\ : bit;
SIGNAL \USBUART:dma_request_4\ : bit;
SIGNAL \USBUART:dma_request_3\ : bit;
SIGNAL \USBUART:dma_request_2\ : bit;
SIGNAL \USBUART:dma_request_1\ : bit;
SIGNAL \USBUART:dma_request_0\ : bit;
SIGNAL \USBUART:dma_terminate\ : bit;
SIGNAL \USBUART:dma_complete_0\ : bit;
SIGNAL \USBUART:Net_1922\ : bit;
SIGNAL \USBUART:dma_complete_1\ : bit;
SIGNAL \USBUART:Net_1921\ : bit;
SIGNAL \USBUART:dma_complete_2\ : bit;
SIGNAL \USBUART:Net_1920\ : bit;
SIGNAL \USBUART:dma_complete_3\ : bit;
SIGNAL \USBUART:Net_1919\ : bit;
SIGNAL \USBUART:dma_complete_4\ : bit;
SIGNAL \USBUART:Net_1918\ : bit;
SIGNAL \USBUART:dma_complete_5\ : bit;
SIGNAL \USBUART:Net_1917\ : bit;
SIGNAL \USBUART:dma_complete_6\ : bit;
SIGNAL \USBUART:Net_1916\ : bit;
SIGNAL \USBUART:dma_complete_7\ : bit;
SIGNAL \USBUART:Net_1915\ : bit;
SIGNAL tmpOE__ETH_MISO_1_net_0 : bit;
SIGNAL Net_19 : bit;
SIGNAL tmpIO_0__ETH_MISO_1_net_0 : bit;
TERMINAL tmpSIOVREF__ETH_MISO_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ETH_MISO_1_net_0 : bit;
SIGNAL tmpOE__ETH_MOSI_1_net_0 : bit;
SIGNAL Net_23 : bit;
SIGNAL tmpFB_0__ETH_MOSI_1_net_0 : bit;
SIGNAL tmpIO_0__ETH_MOSI_1_net_0 : bit;
TERMINAL tmpSIOVREF__ETH_MOSI_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ETH_MOSI_1_net_0 : bit;
SIGNAL tmpOE__ETH_SCLK_1_net_0 : bit;
SIGNAL Net_25 : bit;
SIGNAL tmpFB_0__ETH_SCLK_1_net_0 : bit;
SIGNAL tmpIO_0__ETH_SCLK_1_net_0 : bit;
TERMINAL tmpSIOVREF__ETH_SCLK_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ETH_SCLK_1_net_0 : bit;
SIGNAL \SPI0:Net_276\ : bit;
SIGNAL \SPI0:Net_288\ : bit;
SIGNAL \SPI0:BSPIM:clk_fin\ : bit;
SIGNAL \SPI0:BSPIM:load_rx_data\ : bit;
SIGNAL \SPI0:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPI0:BSPIM:pol_supprt\ : bit;
SIGNAL \SPI0:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPI0:Net_244\ : bit;
SIGNAL \SPI0:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPI0:BSPIM:so_send\ : bit;
SIGNAL \SPI0:BSPIM:so_send_reg\ : bit;
SIGNAL \SPI0:BSPIM:mosi_reg\ : bit;
SIGNAL \SPI0:BSPIM:mosi_fin\ : bit;
SIGNAL \SPI0:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SPI0:BSPIM:state_2\ : bit;
SIGNAL \SPI0:BSPIM:state_1\ : bit;
SIGNAL \SPI0:BSPIM:state_0\ : bit;
SIGNAL \SPI0:BSPIM:mosi_from_dp\ : bit;
SIGNAL Net_1 : bit;
SIGNAL \SPI0:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPI0:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPI0:BSPIM:pre_mosi\ : bit;
SIGNAL \SPI0:BSPIM:count_4\ : bit;
SIGNAL \SPI0:BSPIM:count_3\ : bit;
SIGNAL \SPI0:BSPIM:count_2\ : bit;
SIGNAL \SPI0:BSPIM:count_1\ : bit;
SIGNAL \SPI0:BSPIM:count_0\ : bit;
SIGNAL \SPI0:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPI0:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPI0:BSPIM:load_cond\ : bit;
SIGNAL \SPI0:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPI0:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPI0:BSPIM:tx_status_0\ : bit;
SIGNAL \SPI0:BSPIM:tx_status_1\ : bit;
SIGNAL \SPI0:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPI0:BSPIM:tx_status_2\ : bit;
SIGNAL \SPI0:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPI0:BSPIM:tx_status_3\ : bit;
SIGNAL \SPI0:BSPIM:tx_status_4\ : bit;
SIGNAL \SPI0:BSPIM:rx_status_4\ : bit;
SIGNAL \SPI0:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPI0:BSPIM:rx_status_5\ : bit;
SIGNAL \SPI0:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPI0:BSPIM:rx_status_6\ : bit;
SIGNAL \SPI0:BSPIM:tx_status_6\ : bit;
SIGNAL \SPI0:BSPIM:tx_status_5\ : bit;
SIGNAL \SPI0:BSPIM:rx_status_3\ : bit;
SIGNAL \SPI0:BSPIM:rx_status_2\ : bit;
SIGNAL \SPI0:BSPIM:rx_status_1\ : bit;
SIGNAL \SPI0:BSPIM:rx_status_0\ : bit;
SIGNAL \SPI0:BSPIM:control_7\ : bit;
SIGNAL \SPI0:BSPIM:control_6\ : bit;
SIGNAL \SPI0:BSPIM:control_5\ : bit;
SIGNAL \SPI0:BSPIM:control_4\ : bit;
SIGNAL \SPI0:BSPIM:control_3\ : bit;
SIGNAL \SPI0:BSPIM:control_2\ : bit;
SIGNAL \SPI0:BSPIM:control_1\ : bit;
SIGNAL \SPI0:BSPIM:control_0\ : bit;
SIGNAL \SPI0:Net_294\ : bit;
SIGNAL \SPI0:Net_273\ : bit;
SIGNAL \SPI0:BSPIM:ld_ident\ : bit;
SIGNAL \SPI0:BSPIM:cnt_enable\ : bit;
SIGNAL \SPI0:BSPIM:count_6\ : bit;
SIGNAL \SPI0:BSPIM:count_5\ : bit;
SIGNAL \SPI0:BSPIM:cnt_tc\ : bit;
SIGNAL Net_1220 : bit;
SIGNAL Net_1218 : bit;
SIGNAL \SPI0:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI0:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPI0:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPI0:Net_289\ : bit;
SIGNAL tmpOE__ETH_CSN_1_net_0 : bit;
SIGNAL tmpFB_0__ETH_CSN_1_net_0 : bit;
SIGNAL tmpIO_0__ETH_CSN_1_net_0 : bit;
TERMINAL tmpSIOVREF__ETH_CSN_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ETH_CSN_1_net_0 : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_enable\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_is_active\ : bit;
ATTRIBUTE soft of \ADC_SAR:AMuxHw_2_Decoder_is_active\:SIGNAL IS '1';
SIGNAL \ADC_SAR:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \ADC_SAR:clock\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ : bit;
SIGNAL \ADC_SAR:ch_addr_5\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ : bit;
SIGNAL \ADC_SAR:ch_addr_4\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ : bit;
SIGNAL \ADC_SAR:ch_addr_3\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ : bit;
SIGNAL \ADC_SAR:ch_addr_2\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ : bit;
SIGNAL \ADC_SAR:ch_addr_1\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ : bit;
SIGNAL \ADC_SAR:ch_addr_0\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\ : bit;
TERMINAL Net_1551 : bit;
TERMINAL Net_1550 : bit;
TERMINAL Net_1549 : bit;
TERMINAL Net_1548 : bit;
TERMINAL Net_1547 : bit;
TERMINAL Net_1546 : bit;
TERMINAL Net_1545 : bit;
TERMINAL Net_1544 : bit;
TERMINAL Net_1543 : bit;
TERMINAL Net_1542 : bit;
TERMINAL Net_1541 : bit;
TERMINAL Net_1540 : bit;
TERMINAL Net_1539 : bit;
TERMINAL Net_1538 : bit;
TERMINAL Net_1537 : bit;
TERMINAL Net_1535 : bit;
TERMINAL Net_1510 : bit;
TERMINAL Net_1534 : bit;
TERMINAL Net_1507 : bit;
TERMINAL Net_1505 : bit;
TERMINAL Net_1532 : bit;
TERMINAL Net_1501 : bit;
TERMINAL Net_1500 : bit;
TERMINAL Net_1531 : bit;
TERMINAL Net_1497 : bit;
TERMINAL Net_1496 : bit;
TERMINAL Net_1530 : bit;
TERMINAL Net_1493 : bit;
TERMINAL Net_1492 : bit;
TERMINAL Net_1529 : bit;
TERMINAL Net_1489 : bit;
TERMINAL Net_1488 : bit;
TERMINAL Net_1528 : bit;
TERMINAL Net_1485 : bit;
TERMINAL Net_1484 : bit;
TERMINAL Net_1527 : bit;
TERMINAL Net_1480 : bit;
TERMINAL Net_1479 : bit;
TERMINAL Net_1526 : bit;
TERMINAL Net_1476 : bit;
TERMINAL Net_1475 : bit;
TERMINAL Net_1525 : bit;
TERMINAL Net_1472 : bit;
TERMINAL Net_1471 : bit;
TERMINAL Net_1524 : bit;
TERMINAL Net_1468 : bit;
TERMINAL Net_1467 : bit;
TERMINAL Net_1523 : bit;
TERMINAL Net_1464 : bit;
TERMINAL Net_1463 : bit;
TERMINAL Net_1553 : bit;
TERMINAL Net_1521 : bit;
TERMINAL Net_1520 : bit;
TERMINAL Net_1552 : bit;
TERMINAL Net_1517 : bit;
TERMINAL Net_1516 : bit;
TERMINAL Net_1536 : bit;
TERMINAL Net_1513 : bit;
TERMINAL Net_1512 : bit;
TERMINAL Net_1533 : bit;
TERMINAL Net_1503 : bit;
TERMINAL \ADC_SAR:V_single\ : bit;
TERMINAL \ADC_SAR:SAR:Net_248\ : bit;
TERMINAL \ADC_SAR:SAR:Net_235\ : bit;
SIGNAL \ADC_SAR:SAR:vp_ctl_0\ : bit;
SIGNAL \ADC_SAR:SAR:vp_ctl_2\ : bit;
SIGNAL \ADC_SAR:SAR:vn_ctl_1\ : bit;
SIGNAL \ADC_SAR:SAR:vn_ctl_3\ : bit;
SIGNAL \ADC_SAR:SAR:vp_ctl_1\ : bit;
SIGNAL \ADC_SAR:SAR:vp_ctl_3\ : bit;
SIGNAL \ADC_SAR:SAR:vn_ctl_0\ : bit;
SIGNAL \ADC_SAR:SAR:vn_ctl_2\ : bit;
SIGNAL \ADC_SAR:SAR:Net_188\ : bit;
TERMINAL \ADC_SAR:Net_2803\ : bit;
TERMINAL \ADC_SAR:SAR:Net_126\ : bit;
TERMINAL \ADC_SAR:SAR:Net_215\ : bit;
TERMINAL \ADC_SAR:SAR:Net_257\ : bit;
SIGNAL \ADC_SAR:SAR:soc\ : bit;
SIGNAL \ADC_SAR:SAR:Net_252\ : bit;
SIGNAL Net_1555 : bit;
SIGNAL \ADC_SAR:SAR:Net_207_11\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_10\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_9\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_8\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_7\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_6\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_5\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_4\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_3\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_2\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_1\ : bit;
SIGNAL \ADC_SAR:SAR:Net_207_0\ : bit;
SIGNAL \ADC_SAR:Net_3830\ : bit;
TERMINAL \ADC_SAR:SAR:Net_209\ : bit;
TERMINAL \ADC_SAR:SAR:Net_149\ : bit;
TERMINAL \ADC_SAR:SAR:Net_255\ : bit;
TERMINAL \ADC_SAR:SAR:Net_368\ : bit;
SIGNAL \ADC_SAR:SAR:Net_221\ : bit;
SIGNAL \ADC_SAR:SAR:Net_383\ : bit;
SIGNAL \ADC_SAR:SAR:Net_385\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:enable\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:control_0\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:load_period\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:control_1\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:sw_soc\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:control_2\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:clk_fin\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:clk_ctrl\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:count_5\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:count_4\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:count_3\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:count_2\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:count_1\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:count_0\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:status_7\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:status_6\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:status_5\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:status_4\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:status_3\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:status_2\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:status_1\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:status_0\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:nrq_edge_detect_reg\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:cnt_enable\ : bit;
SIGNAL \ADC_SAR:Net_3710\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
SIGNAL \ADC_SAR:Net_3935\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:nrq_reg\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:nrq_edge_detect\ : bit;
SIGNAL Net_1554 : bit;
SIGNAL \ADC_SAR:soc_out\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:control_7\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:control_6\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:control_5\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:control_4\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:control_3\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:count_6\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:cnt_tc\ : bit;
SIGNAL \ADC_SAR:Net_3874\ : bit;
SIGNAL \ADC_SAR:Net_3698\ : bit;
SIGNAL \ADC_SAR:nrq\ : bit;
SIGNAL \ADC_SAR:Net_3905\ : bit;
SIGNAL \ADC_SAR:Net_3867\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newa_5\ : bit;
SIGNAL \ADC_SAR:MODIN1_5\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newa_4\ : bit;
SIGNAL \ADC_SAR:MODIN1_4\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newa_3\ : bit;
SIGNAL \ADC_SAR:MODIN1_3\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newa_2\ : bit;
SIGNAL \ADC_SAR:MODIN1_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \ADC_SAR:MODIN1_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \ADC_SAR:MODIN1_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newb_5\ : bit;
SIGNAL \ADC_SAR:MODIN2_5\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newb_4\ : bit;
SIGNAL \ADC_SAR:MODIN2_4\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newb_3\ : bit;
SIGNAL \ADC_SAR:MODIN2_3\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newb_2\ : bit;
SIGNAL \ADC_SAR:MODIN2_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \ADC_SAR:MODIN2_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \ADC_SAR:MODIN2_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:dataa_5\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:dataa_4\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:dataa_3\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:dataa_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:datab_5\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:datab_4\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:datab_3\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:datab_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:a_5\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:a_4\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:a_3\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:a_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:b_5\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:b_4\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:b_3\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:b_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_5\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_4\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_3\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_3\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_4\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:eq_5\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:albi_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:agbi_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_3\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_3\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_4\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_4\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_5\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_5\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:lti_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:gti_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_2\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \ADC_SAR:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \ADC_SAR:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \ADC_SAR:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \ADC_SAR:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \ADC_SAR:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \ADC_SAR:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \ADC_SAR:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:km_run\ : bit;
SIGNAL \PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_1601 : bit;
SIGNAL \PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM:PWMUDB:control_7\ : bit;
SIGNAL \PWM:PWMUDB:control_6\ : bit;
SIGNAL \PWM:PWMUDB:control_5\ : bit;
SIGNAL \PWM:PWMUDB:control_4\ : bit;
SIGNAL \PWM:PWMUDB:control_3\ : bit;
SIGNAL \PWM:PWMUDB:control_2\ : bit;
SIGNAL \PWM:PWMUDB:control_1\ : bit;
SIGNAL \PWM:PWMUDB:control_0\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM:PWMUDB:trig_last\ : bit;
SIGNAL \PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM:PWMUDB:trig_out\ : bit;
SIGNAL \PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_1611 : bit;
SIGNAL \PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM:PWMUDB:final_enable\ : bit;
SIGNAL \PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM:PWMUDB:tc_i\ : bit;
SIGNAL \PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM:PWMUDB:min_kill\ : bit;
SIGNAL \PWM:PWMUDB:final_kill\ : bit;
SIGNAL \PWM:PWMUDB:km_tc\ : bit;
SIGNAL \PWM:PWMUDB:db_tc\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_1\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_0\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM:PWMUDB:status_6\ : bit;
SIGNAL \PWM:PWMUDB:status_5\ : bit;
SIGNAL \PWM:PWMUDB:status_4\ : bit;
SIGNAL \PWM:PWMUDB:status_3\ : bit;
SIGNAL \PWM:PWMUDB:status_2\ : bit;
SIGNAL \PWM:PWMUDB:status_1\ : bit;
SIGNAL \PWM:PWMUDB:status_0\ : bit;
SIGNAL \PWM:Net_55\ : bit;
SIGNAL \PWM:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM:PWMUDB:cmp1\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM:PWMUDB:prevCompare2\ : bit;
SIGNAL \PWM:PWMUDB:cmp2\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM:PWMUDB:final_capture\ : bit;
SIGNAL \PWM:PWMUDB:nc2\ : bit;
SIGNAL \PWM:PWMUDB:nc3\ : bit;
SIGNAL \PWM:PWMUDB:nc1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:nc4\ : bit;
SIGNAL \PWM:PWMUDB:nc5\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:nc6\ : bit;
SIGNAL \PWM:PWMUDB:nc7\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:compare1\ : bit;
SIGNAL \PWM:PWMUDB:compare2\ : bit;
SIGNAL \PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM:Net_101\ : bit;
SIGNAL \PWM:Net_96\ : bit;
SIGNAL Net_1609 : bit;
SIGNAL \PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:b_0\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_1\ : bit;
SIGNAL \PWM:PWMUDB:MODIN11_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:a_0\ : bit;
SIGNAL \PWM:PWMUDB:MODIN11_0\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:b_0\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_31\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_30\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_29\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_28\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_27\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_26\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_25\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_24\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_23\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_22\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_21\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_20\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_19\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_18\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_17\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_16\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_15\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_14\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_13\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_12\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_11\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_10\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_9\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_8\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_7\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_6\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_5\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_4\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_3\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_12_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:s_0\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_1608 : bit;
SIGNAL Net_1604 : bit;
SIGNAL Net_1612 : bit;
SIGNAL \PWM:Net_113\ : bit;
SIGNAL \PWM:Net_107\ : bit;
SIGNAL \PWM:Net_114\ : bit;
SIGNAL tmpOE__SSR_1_net_0 : bit;
SIGNAL tmpFB_0__SSR_1_net_0 : bit;
SIGNAL tmpIO_0__SSR_1_net_0 : bit;
TERMINAL tmpSIOVREF__SSR_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SSR_1_net_0 : bit;
SIGNAL tmpOE__Pin_3_net_0 : bit;
SIGNAL tmpFB_0__Pin_3_net_0 : bit;
SIGNAL tmpIO_0__Pin_3_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_3_net_0 : bit;
SIGNAL tmpOE__Pin_2_net_0 : bit;
SIGNAL tmpFB_0__Pin_2_net_0 : bit;
SIGNAL tmpIO_0__Pin_2_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_2_net_0 : bit;
SIGNAL tmpOE__Pin_1_net_0 : bit;
SIGNAL tmpFB_0__Pin_1_net_0 : bit;
SIGNAL tmpIO_0__Pin_1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_1_net_0 : bit;
SIGNAL tmpOE__Pin_4_net_0 : bit;
SIGNAL tmpFB_0__Pin_4_net_0 : bit;
SIGNAL tmpIO_0__Pin_4_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_4_net_0 : bit;
SIGNAL tmpOE__Pin_5_net_0 : bit;
SIGNAL tmpFB_0__Pin_5_net_0 : bit;
SIGNAL tmpIO_0__Pin_5_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_5_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_5_net_0 : bit;
SIGNAL tmpOE__Pin_6_net_0 : bit;
SIGNAL tmpFB_0__Pin_6_net_0 : bit;
SIGNAL tmpIO_0__Pin_6_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_6_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_6_net_0 : bit;
SIGNAL tmpOE__Pin_7_net_0 : bit;
SIGNAL tmpFB_0__Pin_7_net_0 : bit;
SIGNAL tmpIO_0__Pin_7_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_7_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_7_net_0 : bit;
SIGNAL tmpOE__Pin_8_net_0 : bit;
SIGNAL tmpFB_0__Pin_8_net_0 : bit;
SIGNAL tmpIO_0__Pin_8_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_8_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_8_net_0 : bit;
SIGNAL tmpOE__Pin_9_net_0 : bit;
SIGNAL tmpFB_0__Pin_9_net_0 : bit;
SIGNAL tmpIO_0__Pin_9_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_9_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_9_net_0 : bit;
SIGNAL tmpOE__Pin_10_net_0 : bit;
SIGNAL tmpFB_0__Pin_10_net_0 : bit;
SIGNAL tmpIO_0__Pin_10_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_10_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_10_net_0 : bit;
SIGNAL tmpOE__Pin_11_net_0 : bit;
SIGNAL tmpFB_0__Pin_11_net_0 : bit;
SIGNAL tmpIO_0__Pin_11_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_11_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_11_net_0 : bit;
SIGNAL tmpOE__Pin_12_net_0 : bit;
SIGNAL tmpFB_0__Pin_12_net_0 : bit;
SIGNAL tmpIO_0__Pin_12_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_12_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_12_net_0 : bit;
SIGNAL tmpOE__Pin_13_net_0 : bit;
SIGNAL tmpFB_0__Pin_13_net_0 : bit;
SIGNAL tmpIO_0__Pin_13_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_13_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_13_net_0 : bit;
SIGNAL tmpOE__Pin_14_net_0 : bit;
SIGNAL tmpFB_0__Pin_14_net_0 : bit;
SIGNAL tmpIO_0__Pin_14_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_14_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_14_net_0 : bit;
SIGNAL tmpOE__Pin_15_net_0 : bit;
SIGNAL tmpFB_0__Pin_15_net_0 : bit;
SIGNAL tmpIO_0__Pin_15_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_15_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_15_net_0 : bit;
SIGNAL tmpOE__Pin_16_net_0 : bit;
SIGNAL tmpFB_0__Pin_16_net_0 : bit;
SIGNAL tmpIO_0__Pin_16_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_16_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_16_net_0 : bit;
SIGNAL tmpOE__Pin_17_net_0 : bit;
SIGNAL tmpFB_0__Pin_17_net_0 : bit;
SIGNAL tmpIO_0__Pin_17_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_17_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_17_net_0 : bit;
SIGNAL tmpOE__Pin_18_net_0 : bit;
SIGNAL tmpFB_0__Pin_18_net_0 : bit;
SIGNAL tmpIO_0__Pin_18_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_18_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_18_net_0 : bit;
SIGNAL tmpOE__Pin_19_net_0 : bit;
SIGNAL tmpFB_0__Pin_19_net_0 : bit;
SIGNAL tmpIO_0__Pin_19_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_19_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_19_net_0 : bit;
SIGNAL tmpOE__Pin_20_net_0 : bit;
SIGNAL tmpFB_0__Pin_20_net_0 : bit;
SIGNAL tmpIO_0__Pin_20_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_20_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_20_net_0 : bit;
SIGNAL tmpOE__Pin_21_net_0 : bit;
SIGNAL tmpFB_0__Pin_21_net_0 : bit;
SIGNAL tmpIO_0__Pin_21_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_21_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_21_net_0 : bit;
SIGNAL tmpOE__Pin_22_net_0 : bit;
SIGNAL tmpFB_0__Pin_22_net_0 : bit;
SIGNAL tmpIO_0__Pin_22_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_22_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_22_net_0 : bit;
SIGNAL tmpOE__Pin_23_net_0 : bit;
SIGNAL tmpFB_0__Pin_23_net_0 : bit;
SIGNAL tmpIO_0__Pin_23_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_23_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_23_net_0 : bit;
SIGNAL tmpOE__Pin_24_net_0 : bit;
SIGNAL tmpFB_0__Pin_24_net_0 : bit;
SIGNAL tmpIO_0__Pin_24_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_24_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_24_net_0 : bit;
SIGNAL tmpOE__Pin_25_net_0 : bit;
SIGNAL tmpFB_0__Pin_25_net_0 : bit;
SIGNAL tmpIO_0__Pin_25_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_25_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_25_net_0 : bit;
SIGNAL tmpOE__Pin_26_net_0 : bit;
SIGNAL tmpFB_0__Pin_26_net_0 : bit;
SIGNAL tmpIO_0__Pin_26_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_26_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_26_net_0 : bit;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_650D : bit;
SIGNAL \UART_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_1:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \UART_2:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_2:BUART:txn\\D\ : bit;
SIGNAL \UART_2:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_2:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_2:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_1235D : bit;
SIGNAL \UART_2:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_2:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_2:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_2:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_2:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_2:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_2:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_2:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_2:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_2:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_2:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_2:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_2:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_2:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_2:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_2:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_2:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_2:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_2:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_2:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_2:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_2:BUART:rx_last\\D\ : bit;
SIGNAL \UART_2:BUART:rx_parity_bit\\D\ : bit;
SIGNAL Net_25D : bit;
SIGNAL \SPI0:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPI0:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPI0:BSPIM:state_2\\D\ : bit;
SIGNAL \SPI0:BSPIM:state_1\\D\ : bit;
SIGNAL \SPI0:BSPIM:state_0\\D\ : bit;
SIGNAL Net_1D : bit;
SIGNAL \SPI0:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPI0:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPI0:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPI0:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPI0:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPI0:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_5\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_4\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_3\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_2\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_1\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_0\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\\D\ : bit;
SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\\D\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:nrq_edge_detect_reg\\D\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\\D\ : bit;
SIGNAL \ADC_SAR:bSAR_SEQ:nrq_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM:PWMUDB:prevCompare2\\D\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__LCD1_net_0 <=  ('1') ;

Net_648 <= (not \UART_1:BUART:txn\);

\UART_1:BUART:counter_load_not\ <= ((not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR \UART_1:BUART:tx_state_0\
	OR \UART_1:BUART:tx_state_1\);

\UART_1:BUART:tx_status_0\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_status_2\ <= (not \UART_1:BUART:tx_fifo_notfull\);

Net_650D <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_bitclk\\D\ <= ((not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk_enable_pre\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:tx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_fifo_empty\ and not \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_parity_bit\\D\ <= ((not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR \UART_1:BUART:tx_parity_bit\);

\UART_1:BUART:rx_counter_load\ <= ((not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

\UART_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_1:BUART:rx_state_2\
	OR not \UART_1:BUART:rx_state_3\
	OR \UART_1:BUART:rx_state_0\
	OR \UART_1:BUART:rx_state_1\);

\UART_1:BUART:pollcount_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not MODIN3_1 and Net_653 and MODIN3_0)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not MODIN3_0 and MODIN3_1)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_653 and MODIN3_1));

\UART_1:BUART:pollcount_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not MODIN3_0 and Net_653)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not Net_653 and MODIN3_0));

\UART_1:BUART:rx_postpoll\ <= ((Net_653 and MODIN3_0)
	OR MODIN3_1);

\UART_1:BUART:rx_status_4\ <= ((\UART_1:BUART:rx_load_fifo\ and \UART_1:BUART:rx_fifofull\));

\UART_1:BUART:rx_status_5\ <= ((\UART_1:BUART:rx_fifonotempty\ and \UART_1:BUART:rx_state_stop1_reg\));

\UART_1:BUART:rx_stop_bit_error\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not MODIN3_1 and not MODIN3_0 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not Net_653 and not MODIN3_1 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_load_fifo\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not MODIN6_6 and not MODIN6_4 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not MODIN6_6 and not MODIN6_5 and \UART_1:BUART:rx_state_0\));

\UART_1:BUART:rx_state_3\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not MODIN6_6 and not MODIN6_4 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not MODIN6_6 and not MODIN6_5 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_2\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not Net_653 and \UART_1:BUART:rx_last\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not MODIN6_6 and not MODIN6_4 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not MODIN6_6 and not MODIN6_5 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:rx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not MODIN3_1 and not MODIN3_0 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not Net_653 and not MODIN3_1 and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and MODIN6_5 and MODIN6_4)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and MODIN6_6)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_last\\D\ <= ((not \UART_1:BUART:reset_reg\ and Net_653));

\UART_1:BUART:rx_address_detected\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_address_detected\));

Net_1232 <= (not \UART_2:BUART:txn\);

\UART_2:BUART:counter_load_not\ <= ((not \UART_2:BUART:tx_bitclk_enable_pre\ and \UART_2:BUART:tx_state_2\)
	OR \UART_2:BUART:tx_state_0\
	OR \UART_2:BUART:tx_state_1\);

\UART_2:BUART:tx_status_0\ <= ((not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_bitclk_enable_pre\ and \UART_2:BUART:tx_fifo_empty\ and \UART_2:BUART:tx_state_2\));

\UART_2:BUART:tx_status_2\ <= (not \UART_2:BUART:tx_fifo_notfull\);

Net_1235D <= ((not \UART_2:BUART:reset_reg\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:tx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:tx_state_1\));

\UART_2:BUART:tx_bitclk\\D\ <= ((not \UART_2:BUART:tx_state_2\ and \UART_2:BUART:tx_bitclk_enable_pre\)
	OR (\UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_bitclk_enable_pre\)
	OR (\UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_bitclk_enable_pre\));

\UART_2:BUART:tx_mark\\D\ <= ((not \UART_2:BUART:reset_reg\ and \UART_2:BUART:tx_mark\));

\UART_2:BUART:tx_state_2\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_2\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_counter_dp\ and \UART_2:BUART:tx_bitclk\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_2\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_bitclk\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_bitclk_enable_pre\ and \UART_2:BUART:tx_state_2\));

\UART_2:BUART:tx_state_1\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_2\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_bitclk\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_2\ and not \UART_2:BUART:tx_bitclk\ and \UART_2:BUART:tx_state_1\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_bitclk_enable_pre\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_0\ and not \UART_2:BUART:tx_counter_dp\ and \UART_2:BUART:tx_state_1\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_2\));

\UART_2:BUART:tx_state_0\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_fifo_empty\ and \UART_2:BUART:tx_bitclk_enable_pre\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_0\ and not \UART_2:BUART:tx_fifo_empty\ and not \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_bitclk_enable_pre\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_2\ and not \UART_2:BUART:tx_bitclk\ and \UART_2:BUART:tx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_fifo_empty\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_state_2\));

\UART_2:BUART:txn\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_0\ and not \UART_2:BUART:tx_shift_out\ and not \UART_2:BUART:tx_state_2\ and not \UART_2:BUART:tx_counter_dp\ and \UART_2:BUART:tx_state_1\ and \UART_2:BUART:tx_bitclk\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_2\ and not \UART_2:BUART:tx_bitclk\ and \UART_2:BUART:tx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_shift_out\ and not \UART_2:BUART:tx_state_2\ and \UART_2:BUART:tx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:tx_bitclk\ and \UART_2:BUART:txn\ and \UART_2:BUART:tx_state_1\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:txn\ and \UART_2:BUART:tx_state_2\));

\UART_2:BUART:tx_parity_bit\\D\ <= ((not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:txn\ and \UART_2:BUART:tx_parity_bit\)
	OR (not \UART_2:BUART:tx_state_1\ and not \UART_2:BUART:tx_state_0\ and \UART_2:BUART:tx_parity_bit\)
	OR \UART_2:BUART:tx_parity_bit\);

\UART_2:BUART:rx_counter_load\ <= ((not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_state_2\));

\UART_2:BUART:rx_bitclk_pre\ <= ((not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:rx_count_0\));

\UART_2:BUART:rx_state_stop1_reg\\D\ <= (not \UART_2:BUART:rx_state_2\
	OR not \UART_2:BUART:rx_state_3\
	OR \UART_2:BUART:rx_state_0\
	OR \UART_2:BUART:rx_state_1\);

\UART_2:BUART:pollcount_1\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:pollcount_1\ and Net_1228 and \UART_2:BUART:pollcount_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:pollcount_0\ and \UART_2:BUART:pollcount_1\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not Net_1228 and \UART_2:BUART:pollcount_1\));

\UART_2:BUART:pollcount_0\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not \UART_2:BUART:pollcount_0\ and Net_1228)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_count_2\ and not \UART_2:BUART:rx_count_1\ and not Net_1228 and \UART_2:BUART:pollcount_0\));

\UART_2:BUART:rx_postpoll\ <= ((Net_1228 and \UART_2:BUART:pollcount_0\)
	OR \UART_2:BUART:pollcount_1\);

\UART_2:BUART:rx_status_4\ <= ((\UART_2:BUART:rx_load_fifo\ and \UART_2:BUART:rx_fifofull\));

\UART_2:BUART:rx_status_5\ <= ((\UART_2:BUART:rx_fifonotempty\ and \UART_2:BUART:rx_state_stop1_reg\));

\UART_2:BUART:rx_stop_bit_error\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\ and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_3\ and \UART_2:BUART:rx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:pollcount_1\ and not Net_1228 and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_3\ and \UART_2:BUART:rx_state_2\));

\UART_2:BUART:rx_load_fifo\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:rx_state_2\ and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_state_2\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_4\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_state_2\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\ and \UART_2:BUART:rx_state_0\));

\UART_2:BUART:rx_state_3\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_2\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_4\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_2\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_1\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_2\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_state_3\));

\UART_2:BUART:rx_state_2\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_state_2\ and not Net_1228 and \UART_2:BUART:rx_last\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_0\ and not \UART_2:BUART:rx_state_2\ and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_4\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:rx_count_6\ and not \UART_2:BUART:rx_count_5\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_1\ and \UART_2:BUART:rx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_state_2\));

\UART_2:BUART:rx_state_1\\D\ <= ((not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_1\));

\UART_2:BUART:rx_state_0\\D\ <= ((not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:pollcount_1\ and not \UART_2:BUART:pollcount_0\ and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and not \UART_2:BUART:rx_state_1\ and not \UART_2:BUART:rx_state_3\ and not \UART_2:BUART:pollcount_1\ and not Net_1228 and \UART_2:BUART:rx_bitclk_enable\ and \UART_2:BUART:rx_state_2\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_count_5\ and \UART_2:BUART:rx_count_4\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_count_6\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_state_3\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_1\ and \UART_2:BUART:rx_state_0\)
	OR (not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_state_0\ and \UART_2:BUART:rx_state_2\));

\UART_2:BUART:rx_last\\D\ <= ((not \UART_2:BUART:reset_reg\ and Net_1228));

\UART_2:BUART:rx_address_detected\\D\ <= ((not \UART_2:BUART:reset_reg\ and \UART_2:BUART:rx_address_detected\));

\SPI0:BSPIM:load_rx_data\ <= ((not \SPI0:BSPIM:count_4\ and not \SPI0:BSPIM:count_3\ and not \SPI0:BSPIM:count_2\ and not \SPI0:BSPIM:count_1\ and \SPI0:BSPIM:count_0\));

\SPI0:BSPIM:load_cond\\D\ <= ((not \SPI0:BSPIM:state_1\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_2\)
	OR (\SPI0:BSPIM:count_0\ and \SPI0:BSPIM:load_cond\)
	OR (\SPI0:BSPIM:count_1\ and \SPI0:BSPIM:load_cond\)
	OR (\SPI0:BSPIM:count_2\ and \SPI0:BSPIM:load_cond\)
	OR (\SPI0:BSPIM:count_3\ and \SPI0:BSPIM:load_cond\)
	OR (\SPI0:BSPIM:count_4\ and \SPI0:BSPIM:load_cond\));

\SPI0:BSPIM:tx_status_0\ <= ((not \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_0\));

\SPI0:BSPIM:tx_status_4\ <= ((not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_1\ and not \SPI0:BSPIM:state_0\));

\SPI0:BSPIM:rx_status_6\ <= ((not \SPI0:BSPIM:count_4\ and not \SPI0:BSPIM:count_3\ and not \SPI0:BSPIM:count_2\ and not \SPI0:BSPIM:count_1\ and \SPI0:BSPIM:count_0\ and \SPI0:BSPIM:rx_status_4\));

\SPI0:BSPIM:state_2\\D\ <= ((not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and not \SPI0:BSPIM:count_4\ and not \SPI0:BSPIM:count_3\ and not \SPI0:BSPIM:count_2\ and not \SPI0:BSPIM:count_0\ and not \SPI0:BSPIM:ld_ident\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:count_1\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:count_4\ and not \SPI0:BSPIM:count_3\ and not \SPI0:BSPIM:count_1\ and not \SPI0:BSPIM:tx_status_1\ and \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:count_2\ and \SPI0:BSPIM:count_0\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\));

\SPI0:BSPIM:state_1\\D\ <= ((not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:count_0\)
	OR (\SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:count_1\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:count_0\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:count_2\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:count_2\ and not \SPI0:BSPIM:count_1\ and \SPI0:BSPIM:state_1\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:ld_ident\)
	OR (\SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:tx_status_1\)
	OR (not \SPI0:BSPIM:state_1\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_2\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\)
	OR (\SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\)
	OR (not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:count_3\)
	OR (not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:count_4\));

\SPI0:BSPIM:state_0\\D\ <= ((not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and not \SPI0:BSPIM:tx_status_1\)
	OR (\SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\)
	OR (not \SPI0:BSPIM:state_1\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_2\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_1\));

Net_1D <= ((not \SPI0:BSPIM:state_0\ and Net_1)
	OR (not \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_0\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_1\ and not \SPI0:BSPIM:state_0\)
	OR (not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_1\)
	OR (\SPI0:BSPIM:state_1\ and Net_1));

\SPI0:BSPIM:cnt_enable\\D\ <= ((not \SPI0:BSPIM:state_1\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:cnt_enable\)
	OR (not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\)
	OR (\SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:cnt_enable\)
	OR (not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:cnt_enable\)
	OR (not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:cnt_enable\));

\SPI0:BSPIM:mosi_reg\\D\ <= ((not \SPI0:BSPIM:state_1\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:mosi_from_dp\)
	OR (\SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:mosi_from_dp\)
	OR (not \SPI0:BSPIM:state_2\ and Net_23 and \SPI0:BSPIM:state_0\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:mosi_from_dp\ and \SPI0:BSPIM:ld_ident\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:mosi_from_dp\ and \SPI0:BSPIM:count_0\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and not \SPI0:BSPIM:count_1\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:mosi_from_dp\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:mosi_from_dp\ and \SPI0:BSPIM:count_2\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:mosi_from_dp\ and \SPI0:BSPIM:count_3\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:mosi_from_dp\ and \SPI0:BSPIM:count_4\));

Net_25D <= ((not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\)
	OR (Net_25 and \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:state_0\));

\SPI0:BSPIM:ld_ident\\D\ <= ((not \SPI0:BSPIM:state_1\ and not \SPI0:BSPIM:state_0\ and \SPI0:BSPIM:state_2\)
	OR (not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:count_0\ and \SPI0:BSPIM:ld_ident\)
	OR (not \SPI0:BSPIM:state_2\ and not \SPI0:BSPIM:count_1\ and \SPI0:BSPIM:ld_ident\)
	OR (not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:count_2\ and \SPI0:BSPIM:ld_ident\)
	OR (not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:count_3\ and \SPI0:BSPIM:ld_ident\)
	OR (not \SPI0:BSPIM:state_2\ and \SPI0:BSPIM:count_4\ and \SPI0:BSPIM:ld_ident\)
	OR (\SPI0:BSPIM:state_0\ and \SPI0:BSPIM:ld_ident\)
	OR (not \SPI0:BSPIM:state_1\ and \SPI0:BSPIM:ld_ident\));

\ADC_SAR:AMuxHw_2_Decoder_is_active\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (\ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\\D\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\));

\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\\D\ <= ((\ADC_SAR:AMuxHw_2_Decoder_is_active\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\));

\ADC_SAR:bSAR_SEQ:cnt_enable\ <= (\ADC_SAR:bSAR_SEQ:load_period\
	OR Net_1555);

\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\\D\ <= ((not Net_1554 and \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\)
	OR \ADC_SAR:Net_3935\);

\ADC_SAR:bSAR_SEQ:nrq_edge_detect\ <= ((not \ADC_SAR:bSAR_SEQ:nrq_reg\ and \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\));

\ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_5\ <= ((not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR:ch_addr_4\ and not \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR:ch_addr_3\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_3\)
	OR (not \ADC_SAR:ch_addr_5\ and not \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SAR:ch_addr_4\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_4\)
	OR (not \ADC_SAR:ch_addr_5\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_5\));

\ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_5\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:ch_addr_3\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_4\ and \ADC_SAR:ch_addr_3\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:ch_addr_3\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ and \ADC_SAR:ch_addr_3\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_5\ and \ADC_SAR:ch_addr_4\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ and \ADC_SAR:ch_addr_4\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ and \ADC_SAR:ch_addr_5\));

\ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_2\ <= ((not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR:ch_addr_1\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR:ch_addr_0\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_0\)
	OR (not \ADC_SAR:ch_addr_2\ and not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SAR:ch_addr_1\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_1\)
	OR (not \ADC_SAR:ch_addr_2\ and \ADC_SAR:AMuxHw_2_Decoder_old_id_2\));

\ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_2\ <= ((not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_1\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ and \ADC_SAR:ch_addr_0\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_2\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and not \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ and \ADC_SAR:ch_addr_1\)
	OR (not \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ and \ADC_SAR:ch_addr_2\));

\PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM:PWMUDB:tc_i\);

\PWM:PWMUDB:dith_count_1\\D\ <= ((not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:tc_i\ and \PWM:PWMUDB:dith_count_0\)
	OR (not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:tc_i\ and \PWM:PWMUDB:dith_count_1\));

\PWM:PWMUDB:dith_count_0\\D\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:tc_i\)
	OR (not \PWM:PWMUDB:tc_i\ and \PWM:PWMUDB:dith_count_0\));

\PWM:PWMUDB:cmp1_status\ <= ((not \PWM:PWMUDB:prevCompare1\ and \PWM:PWMUDB:cmp1_less\));

\PWM:PWMUDB:cmp2_status\ <= ((not \PWM:PWMUDB:prevCompare2\ and \PWM:PWMUDB:cmp2_less\));

\PWM:PWMUDB:status_2\ <= ((\PWM:PWMUDB:runmode_enable\ and \PWM:PWMUDB:tc_i\));

\PWM:PWMUDB:pwm1_i\ <= ((\PWM:PWMUDB:runmode_enable\ and \PWM:PWMUDB:cmp1_less\));

\PWM:PWMUDB:pwm2_i\ <= ((\PWM:PWMUDB:runmode_enable\ and \PWM:PWMUDB:cmp2_less\));

Rref:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_273, Net_337));
GND_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_273);
LCD1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b51ee93e-a2f4-408a-a111-b211ded76f0e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LCD1_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD1_net_0),
		siovref=>(tmpSIOVREF__LCD1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD1_net_0);
BUZZER:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__BUZZER_net_0),
		analog=>(open),
		io=>(tmpIO_0__BUZZER_net_0),
		siovref=>(tmpSIOVREF__BUZZER_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__BUZZER_net_0);
\Timer:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_10,
		kill=>zero,
		enable=>tmpOE__LCD1_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>Net_8,
		compare=>\Timer:Net_261\,
		interrupt=>\Timer:Net_57\);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
Reloj:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_8);
CR5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"134b7860-074b-494d-b80d-3d63fee6bb50",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CR5_net_0),
		analog=>(open),
		io=>(tmpIO_0__CR5_net_0),
		siovref=>(tmpSIOVREF__CR5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CR5_net_0);
RTD_Negative:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6880b678-3918-429d-86ca-250e59c03275",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RTD_Negative_net_0),
		analog=>Net_1117,
		io=>(tmpIO_0__RTD_Negative_net_0),
		siovref=>(tmpSIOVREF__RTD_Negative_net_0),
		annotation=>Net_966,
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RTD_Negative_net_0);
\UART_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_1:Net_9\,
		dig_domain_out=>open);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_1:Net_9\,
		enable=>tmpOE__LCD1_net_0,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:tx_state_1\, \UART_1:BUART:tx_state_0\, \UART_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_1:BUART:sc_out_7\, \UART_1:BUART:sc_out_6\, \UART_1:BUART:sc_out_5\, \UART_1:BUART:sc_out_4\,
			\UART_1:BUART:sc_out_3\, \UART_1:BUART:sc_out_2\, \UART_1:BUART:sc_out_1\, \UART_1:BUART:sc_out_0\));
\UART_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_1:BUART:tx_fifo_notfull\,
			\UART_1:BUART:tx_status_2\, \UART_1:BUART:tx_fifo_empty\, \UART_1:BUART:tx_status_0\),
		interrupt=>\UART_1:BUART:tx_interrupt_out\);
\UART_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:rx_state_1\, \UART_1:BUART:rx_state_0\, \UART_1:BUART:rx_bitclk_enable\),
		route_si=>\UART_1:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_1:BUART:clock_op\,
		reset=>\UART_1:BUART:reset_reg\,
		load=>\UART_1:BUART:rx_counter_load\,
		enable=>tmpOE__LCD1_net_0,
		count=>(MODIN6_6, MODIN6_5, MODIN6_4, MODIN6_3,
			\UART_1:BUART:rx_count_2\, \UART_1:BUART:rx_count_1\, \UART_1:BUART:rx_count_0\),
		tc=>\UART_1:BUART:rx_count7_tc\);
\UART_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, \UART_1:BUART:rx_status_5\, \UART_1:BUART:rx_status_4\, \UART_1:BUART:rx_status_3\,
			\UART_1:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_655);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>Net_653,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>Net_648,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
RX1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_655);
CR4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a27cc066-51bd-48cc-8637-ebdc26a28fc8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CR4_net_0),
		analog=>(open),
		io=>(tmpIO_0__CR4_net_0),
		siovref=>(tmpSIOVREF__CR4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CR4_net_0);
SSR_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"41203f09-322d-498b-ad09-81e063139ba0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>Net_1610,
		fb=>(tmpFB_0__SSR_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__SSR_2_net_0),
		siovref=>(tmpSIOVREF__SSR_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SSR_2_net_0);
DOOR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"24fd0d79-5272-41d4-b2a7-62fc0c2b0e9b",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DOOR_net_0),
		analog=>(open),
		io=>(tmpIO_0__DOOR_net_0),
		siovref=>(tmpSIOVREF__DOOR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DOOR_net_0);
LCD2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d16ed86b-0826-44e8-9b98-1b510cd6237a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LCD2_net_0),
		analog=>(open),
		io=>(tmpIO_0__LCD2_net_0),
		siovref=>(tmpSIOVREF__LCD2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD2_net_0);
Rw3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_748, Net_966));
Rw1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_735, Net_730));
Rw4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_1112, Net_748));
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_1112);
Rw1_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_1094, Net_1098));
LM35:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"39c9b853-3906-4d58-9641-ec009fa47c2e",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LM35_net_0),
		analog=>Net_1212,
		io=>(tmpIO_0__LM35_net_0),
		siovref=>(tmpSIOVREF__LM35_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LM35_net_0);
CR2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f415bad1-fb74-4a0b-aeb0-dc4168635f68",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CR2_net_0),
		analog=>(open),
		io=>(tmpIO_0__CR2_net_0),
		siovref=>(tmpSIOVREF__CR2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CR2_net_0);
\I2C:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C:Net_697\);
\I2C:I2C_FF\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>\I2C:bus_clk\,
		scl_in=>\I2C:Net_1109_0\,
		sda_in=>\I2C:Net_1109_1\,
		scl_out=>\I2C:Net_643_0\,
		sda_out=>\I2C:sda_x_wire\,
		interrupt=>\I2C:Net_697\);
\I2C:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"a43001be-8318-4047-9d4c-ff7fdb0a3441/5ece924d-20ba-480e-9102-bc082dcdd926",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C:bus_clk\,
		dig_domain_out=>open);
\I2C:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C:Net_643_0\,
		oe=>tmpOE__LCD1_net_0,
		y=>Net_874,
		yfb=>\I2C:Net_1109_0\);
\I2C:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C:sda_x_wire\,
		oe=>tmpOE__LCD1_net_0,
		y=>Net_885,
		yfb=>\I2C:Net_1109_1\);
SDA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"264be2d3-9481-494b-8d9c-c1905a45e9cc",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SDA_net_0),
		analog=>(open),
		io=>Net_885,
		siovref=>(tmpSIOVREF__SDA_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_net_0);
SCL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f59b5415-2388-4729-8e2f-e21ff9b6c3ef",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SCL_net_0),
		analog=>(open),
		io=>Net_874,
		siovref=>(tmpSIOVREF__SCL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_net_0);
\UART_2:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"94dcc601-6477-4fc8-8fc8-c96ee4485513/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART_2:Net_9\,
		dig_domain_out=>open);
\UART_2:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART_2:Net_9\,
		enable=>tmpOE__LCD1_net_0,
		clock_out=>\UART_2:BUART:clock_op\);
\UART_2:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_2:BUART:reset_reg\,
		clk=>\UART_2:BUART:clock_op\,
		cs_addr=>(\UART_2:BUART:tx_state_1\, \UART_2:BUART:tx_state_0\, \UART_2:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_2:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_2:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_2:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_2:BUART:reset_reg\,
		clk=>\UART_2:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_2:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_2:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_2:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_2:BUART:sc_out_7\, \UART_2:BUART:sc_out_6\, \UART_2:BUART:sc_out_5\, \UART_2:BUART:sc_out_4\,
			\UART_2:BUART:sc_out_3\, \UART_2:BUART:sc_out_2\, \UART_2:BUART:sc_out_1\, \UART_2:BUART:sc_out_0\));
\UART_2:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_2:BUART:reset_reg\,
		clock=>\UART_2:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_2:BUART:tx_fifo_notfull\,
			\UART_2:BUART:tx_status_2\, \UART_2:BUART:tx_fifo_empty\, \UART_2:BUART:tx_status_0\),
		interrupt=>\UART_2:BUART:tx_interrupt_out\);
\UART_2:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_2:BUART:reset_reg\,
		clk=>\UART_2:BUART:clock_op\,
		cs_addr=>(\UART_2:BUART:rx_state_1\, \UART_2:BUART:rx_state_0\, \UART_2:BUART:rx_bitclk_enable\),
		route_si=>\UART_2:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_2:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_2:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_2:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_2:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_2:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_2:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_2:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_2:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_2:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_2:BUART:clock_op\,
		reset=>\UART_2:BUART:reset_reg\,
		load=>\UART_2:BUART:rx_counter_load\,
		enable=>tmpOE__LCD1_net_0,
		count=>(\UART_2:BUART:rx_count_6\, \UART_2:BUART:rx_count_5\, \UART_2:BUART:rx_count_4\, \UART_2:BUART:rx_count_3\,
			\UART_2:BUART:rx_count_2\, \UART_2:BUART:rx_count_1\, \UART_2:BUART:rx_count_0\),
		tc=>\UART_2:BUART:rx_count7_tc\);
\UART_2:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_2:BUART:reset_reg\,
		clock=>\UART_2:BUART:clock_op\,
		status=>(zero, \UART_2:BUART:rx_status_5\, \UART_2:BUART:rx_status_4\, \UART_2:BUART:rx_status_3\,
			\UART_2:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_1231);
RX2:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1231);
Rx_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"730e2320-4a58-49ba-810e-e9a897a3efbd",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>Net_1228,
		analog=>(open),
		io=>(tmpIO_0__Rx_2_net_0),
		siovref=>(tmpSIOVREF__Rx_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_2_net_0);
Tx_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"63405911-2a5c-419c-aadd-7678348d643e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>Net_1232,
		fb=>(tmpFB_0__Tx_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_2_net_0),
		siovref=>(tmpSIOVREF__Tx_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_2_net_0);
GND_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_1223);
RTD_Current:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e67fe898-bb29-4d83-89b3-9101977476c4",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RTD_Current_net_0),
		analog=>Net_318,
		io=>(tmpIO_0__RTD_Current_net_0),
		siovref=>(tmpSIOVREF__RTD_Current_net_0),
		annotation=>Net_730,
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RTD_Current_net_0);
RTD_Positive:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e3c80492-547f-42af-8017-03f6ea602313",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RTD_Positive_net_0),
		analog=>Net_180,
		io=>(tmpIO_0__RTD_Positive_net_0),
		siovref=>(tmpSIOVREF__RTD_Positive_net_0),
		annotation=>Net_733,
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RTD_Positive_net_0);
CR1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c2fc43e6-2ee0-4529-b697-d4b5932983c0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CR1_net_0),
		analog=>(open),
		io=>(tmpIO_0__CR1_net_0),
		siovref=>(tmpSIOVREF__CR1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CR1_net_0);
Rw2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_735, Net_733));
RTD_PT100:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Thermistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_735, Net_748));
CurrentMux:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>3,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"000",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_1125, Net_317, Net_318),
		hw_ctrl_en=>(others => zero),
		vout=>Net_1109);
\IDAC:viDAC8\:cy_psoc3_vidac8_v1_0
	GENERIC MAP(cy_registers=>"",
		reg_data=>'0',
		is_all_if_any=>'0')
	PORT MAP(reset=>zero,
		idir=>zero,
		ioff=>zero,
		data=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		strobe=>zero,
		strobe_udb=>zero,
		vout=>\IDAC:Net_124\,
		iout=>Net_1109);
\IDAC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\IDAC:Net_124\);
RefRes_Current:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RefRes_Current_net_0),
		analog=>Net_317,
		io=>(tmpIO_0__RefRes_Current_net_0),
		siovref=>(tmpSIOVREF__RefRes_Current_net_0),
		annotation=>Net_337,
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RefRes_Current_net_0);
ADCMux_CYAMUXSIDE_A:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>3,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"000",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_185, Net_186, Net_180),
		hw_ctrl_en=>(others => zero),
		vout=>Net_1100);
ADCMux_CYAMUXSIDE_B:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>3,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"000",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_1120, Net_1118, Net_1117),
		hw_ctrl_en=>(others => zero),
		vout=>Net_1101);
\ADC:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_690\,
		signal2=>\ADC:Net_35\);
\ADC:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_34\);
\ADC:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_677\,
		signal2=>\ADC:Net_34\);
\ADC:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>20)
	PORT MAP(aclock=>\ADC:Net_488\,
		vplus=>Net_1100,
		vminus=>\ADC:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC:Net_93\,
		ext_pin_1=>\ADC:Net_573\,
		ext_pin_2=>\ADC:Net_41\,
		ext_vssa=>\ADC:Net_109\,
		qtz_ref=>\ADC:Net_677\,
		dec_clock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		dout_udb=>(\ADC:Net_245_7\, \ADC:Net_245_6\, \ADC:Net_245_5\, \ADC:Net_245_4\,
			\ADC:Net_245_3\, \ADC:Net_245_2\, \ADC:Net_245_1\, \ADC:Net_245_0\));
\ADC:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_352\);
\ADC:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_109\,
		signal2=>\ADC:Net_352\);
\ADC:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"94bf4929-1968-44c4-94fa-c20817854173/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC:Net_93\,
		dig_domain_out=>open);
\ADC:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_257\);
\ADC:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_41\,
		signal2=>\ADC:Net_257\);
\ADC:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_573\,
		signal2=>\ADC:Net_249\);
\ADC:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC:Net_520\,
		signal2=>Net_1101);
\ADC:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1103);
\ADC:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"94bf4929-1968-44c4-94fa-c20817854173/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"372300819.061802",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC:Net_488\,
		dig_domain_out=>open);
\ADC:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC:aclock\,
		mod_dat=>(\ADC:mod_dat_3\, \ADC:mod_dat_2\, \ADC:mod_dat_1\, \ADC:mod_dat_0\),
		ext_start=>tmpOE__LCD1_net_0,
		mod_reset=>\ADC:mod_reset\,
		interrupt=>Net_1103);
RefRes_Negative:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e6a78dda-4163-44a3-ba1a-0ebd2091c811",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RefRes_Negative_net_0),
		analog=>Net_1118,
		io=>(tmpIO_0__RefRes_Negative_net_0),
		siovref=>(tmpSIOVREF__RefRes_Negative_net_0),
		annotation=>Net_273,
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RefRes_Negative_net_0);
RefRes_Positive:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a0dc62ab-f805-4720-965d-17dae5646d0d",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RefRes_Positive_net_0),
		analog=>Net_186,
		io=>(tmpIO_0__RefRes_Positive_net_0),
		siovref=>(tmpSIOVREF__RefRes_Positive_net_0),
		annotation=>Net_337,
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RefRes_Positive_net_0);
Rw4_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_1223, Net_1095));
CR3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1fa69b3f-e0da-49bb-a4db-f8b0ff0ea438",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CR3_net_0),
		analog=>(open),
		io=>(tmpIO_0__CR3_net_0),
		siovref=>(tmpSIOVREF__CR3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CR3_net_0);
Rw3_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_1095, Net_1119));
Rw2_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_1094, Net_1121));
RTD_PT100_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Thermistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_1094, Net_1095));
RTD_Negative_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"962f3522-5598-46ee-a4b5-f620da3739d8",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RTD_Negative_1_net_0),
		analog=>Net_1120,
		io=>(tmpIO_0__RTD_Negative_1_net_0),
		siovref=>(tmpSIOVREF__RTD_Negative_1_net_0),
		annotation=>Net_1119,
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RTD_Negative_1_net_0);
RTD_Positive_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3bf1539e-1d78-4706-97ff-365424c9a088",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RTD_Positive_1_net_0),
		analog=>Net_185,
		io=>(tmpIO_0__RTD_Positive_1_net_0),
		siovref=>(tmpSIOVREF__RTD_Positive_1_net_0),
		annotation=>Net_1121,
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RTD_Positive_1_net_0);
RTD_Current_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ebee04e-8281-4af5-a7d0-21795d758ca9",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RTD_Current_1_net_0),
		analog=>Net_1125,
		io=>(tmpIO_0__RTD_Current_1_net_0),
		siovref=>(tmpSIOVREF__RTD_Current_1_net_0),
		annotation=>Net_1098,
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RTD_Current_1_net_0);
DS1302_IO_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b3018da6-65cb-44d2-a7aa-c95889ab96e5",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DS1302_IO_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__DS1302_IO_PIN_net_0),
		siovref=>(tmpSIOVREF__DS1302_IO_PIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DS1302_IO_PIN_net_0);
DS1302_SCLK_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ff83744d-0942-4605-8def-812b24722981",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DS1302_SCLK_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__DS1302_SCLK_PIN_net_0),
		siovref=>(tmpSIOVREF__DS1302_SCLK_PIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DS1302_SCLK_PIN_net_0);
DS1302_CE_PIN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4802c413-cdaa-4ed5-8d5a-68ab274c08d6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__DS1302_CE_PIN_net_0),
		analog=>(open),
		io=>(tmpIO_0__DS1302_CE_PIN_net_0),
		siovref=>(tmpSIOVREF__DS1302_CE_PIN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__DS1302_CE_PIN_net_0);
LEVEL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d8b36601-9c93-4ed9-b3ec-16a4d2fea228",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LEVEL_net_0),
		analog=>(open),
		io=>(tmpIO_0__LEVEL_net_0),
		siovref=>(tmpSIOVREF__LEVEL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LEVEL_net_0);
TERM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c1d9a77e-d613-432b-b31b-80bdab2dda1e",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__TERM_net_0),
		analog=>(open),
		io=>(tmpIO_0__TERM_net_0),
		siovref=>(tmpSIOVREF__TERM_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TERM_net_0);
HUMEDAD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22d3030a-0624-4dd1-bf48-3d92ca42d8a1",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__HUMEDAD_net_0),
		analog=>Net_1460,
		io=>(tmpIO_0__HUMEDAD_net_0),
		siovref=>(tmpSIOVREF__HUMEDAD_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__HUMEDAD_net_0);
NTC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bffc712c-aefc-4d18-ba04-722e38d3e883",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__NTC_net_0),
		analog=>Net_1459,
		io=>(tmpIO_0__NTC_net_0),
		siovref=>(tmpSIOVREF__NTC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__NTC_net_0);
CR6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"df028aeb-c53c-4013-8d10-9006e8a0b4dc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CR6_net_0),
		analog=>(open),
		io=>(tmpIO_0__CR6_net_0),
		siovref=>(tmpSIOVREF__CR6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CR6_net_0);
CR7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"85b87532-dd25-4711-817c-0a5e3e7290d3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CR7_net_0),
		analog=>(open),
		io=>(tmpIO_0__CR7_net_0),
		siovref=>(tmpSIOVREF__CR7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CR7_net_0);
CR8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8b7905c9-bb15-4d16-b057-27b75d7a212a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CR8_net_0),
		analog=>(open),
		io=>(tmpIO_0__CR8_net_0),
		siovref=>(tmpSIOVREF__CR8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CR8_net_0);
\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_1214,
		arb_int=>\USBUART:Net_1889\,
		usb_int=>\USBUART:Net_1876\,
		ept_int=>(\USBUART:ep_int_8\, \USBUART:ep_int_7\, \USBUART:ep_int_6\, \USBUART:ep_int_5\,
			\USBUART:ep_int_4\, \USBUART:ep_int_3\, \USBUART:ep_int_2\, \USBUART:ep_int_1\,
			\USBUART:ep_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_request_7\, \USBUART:dma_request_6\, \USBUART:dma_request_5\, \USBUART:dma_request_4\,
			\USBUART:dma_request_3\, \USBUART:dma_request_2\, \USBUART:dma_request_1\, \USBUART:dma_request_0\),
		dma_termin=>\USBUART:dma_terminate\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_3\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_1\);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1876\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1889\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1214);
ETH_MISO_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"63283f85-e2f6-48d3-b793-4df4becaf063",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>Net_19,
		analog=>(open),
		io=>(tmpIO_0__ETH_MISO_1_net_0),
		siovref=>(tmpSIOVREF__ETH_MISO_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ETH_MISO_1_net_0);
ETH_MOSI_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"11884f99-0531-45ff-a8fc-1cb115df5aea",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>Net_23,
		fb=>(tmpFB_0__ETH_MOSI_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__ETH_MOSI_1_net_0),
		siovref=>(tmpSIOVREF__ETH_MOSI_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ETH_MOSI_1_net_0);
ETH_SCLK_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>Net_25,
		fb=>(tmpFB_0__ETH_SCLK_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__ETH_SCLK_1_net_0),
		siovref=>(tmpSIOVREF__ETH_SCLK_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ETH_SCLK_1_net_0);
\SPI0:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"15cb15b3-05f2-49b1-a67e-9f121bc62871/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPI0:Net_276\,
		dig_domain_out=>open);
\SPI0:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPI0:Net_276\,
		enable=>tmpOE__LCD1_net_0,
		clock_out=>\SPI0:BSPIM:clk_fin\);
\SPI0:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPI0:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPI0:BSPIM:cnt_enable\,
		count=>(\SPI0:BSPIM:count_6\, \SPI0:BSPIM:count_5\, \SPI0:BSPIM:count_4\, \SPI0:BSPIM:count_3\,
			\SPI0:BSPIM:count_2\, \SPI0:BSPIM:count_1\, \SPI0:BSPIM:count_0\),
		tc=>\SPI0:BSPIM:cnt_tc\);
\SPI0:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPI0:BSPIM:clk_fin\,
		status=>(zero, zero, \SPI0:BSPIM:tx_status_4\, \SPI0:BSPIM:load_rx_data\,
			\SPI0:BSPIM:tx_status_2\, \SPI0:BSPIM:tx_status_1\, \SPI0:BSPIM:tx_status_0\),
		interrupt=>Net_1220);
\SPI0:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPI0:BSPIM:clk_fin\,
		status=>(\SPI0:BSPIM:rx_status_6\, \SPI0:BSPIM:rx_status_5\, \SPI0:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_1218);
\SPI0:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPI0:BSPIM:clk_fin\,
		cs_addr=>(\SPI0:BSPIM:state_2\, \SPI0:BSPIM:state_1\, \SPI0:BSPIM:state_0\),
		route_si=>Net_19,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPI0:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPI0:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPI0:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPI0:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPI0:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPI0:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
ETH_CSN_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>Net_1,
		fb=>(tmpFB_0__ETH_CSN_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__ETH_CSN_1_net_0),
		siovref=>(tmpSIOVREF__ETH_CSN_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ETH_CSN_1_net_0);
\ADC_SAR:AMuxHw_2\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>64,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"0000000000000000000000000000000000000000000000000000000000000000",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_1551, Net_1550, Net_1549, Net_1548,
			Net_1547, Net_1546, Net_1545, Net_1544,
			Net_1543, Net_1542, Net_1541, Net_1540,
			Net_1539, Net_1538, Net_1537, Net_1535,
			Net_1510, Net_1534, Net_1507, Net_1505,
			Net_1532, Net_1501, Net_1500, Net_1531,
			Net_1497, Net_1496, Net_1530, Net_1493,
			Net_1492, Net_1529, Net_1489, Net_1488,
			Net_1528, Net_1485, Net_1484, Net_1527,
			Net_1480, Net_1479, Net_1526, Net_1476,
			Net_1475, Net_1525, Net_1472, Net_1471,
			Net_1524, Net_1468, Net_1467, Net_1523,
			Net_1464, Net_1463, Net_1553, Net_1521,
			Net_1520, Net_1552, Net_1517, Net_1516,
			Net_1536, Net_1513, Net_1512, Net_1533,
			Net_1503, Net_1459, Net_1460, Net_1212),
		hw_ctrl_en=>(\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\,
			\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\, \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\),
		vout=>\ADC_SAR:V_single\);
\ADC_SAR:SAR:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:SAR:Net_248\,
		signal2=>\ADC_SAR:SAR:Net_235\);
\ADC_SAR:SAR:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>\ADC_SAR:Net_2803\,
		vminus=>\ADC_SAR:SAR:Net_126\,
		ext_pin=>\ADC_SAR:SAR:Net_215\,
		vrefhi_out=>\ADC_SAR:SAR:Net_257\,
		vref=>\ADC_SAR:SAR:Net_248\,
		clock=>\ADC_SAR:clock\,
		pump_clock=>\ADC_SAR:clock\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_SAR:SAR:Net_252\,
		next_out=>Net_1555,
		data_out=>(\ADC_SAR:SAR:Net_207_11\, \ADC_SAR:SAR:Net_207_10\, \ADC_SAR:SAR:Net_207_9\, \ADC_SAR:SAR:Net_207_8\,
			\ADC_SAR:SAR:Net_207_7\, \ADC_SAR:SAR:Net_207_6\, \ADC_SAR:SAR:Net_207_5\, \ADC_SAR:SAR:Net_207_4\,
			\ADC_SAR:SAR:Net_207_3\, \ADC_SAR:SAR:Net_207_2\, \ADC_SAR:SAR:Net_207_1\, \ADC_SAR:SAR:Net_207_0\),
		eof_udb=>\ADC_SAR:Net_3830\);
\ADC_SAR:SAR:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:SAR:Net_215\,
		signal2=>\ADC_SAR:SAR:Net_209\);
\ADC_SAR:SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:SAR:Net_126\,
		signal2=>\ADC_SAR:SAR:Net_149\);
\ADC_SAR:SAR:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:SAR:Net_209\);
\ADC_SAR:SAR:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:SAR:Net_257\,
		signal2=>\ADC_SAR:SAR:Net_149\);
\ADC_SAR:SAR:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:SAR:Net_255\);
\ADC_SAR:SAR:vRef_Vdda_1\:cy_vref_v1_0
	GENERIC MAP(guid=>"4720866E-BC14-478d-B8A0-3E44F38CADAC",
		name=>"Vdda/2",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_SAR:SAR:Net_235\);
\ADC_SAR:SAR:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_SAR:SAR:Net_368\);
\ADC_SAR:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_SAR:Net_2803\,
		signal2=>\ADC_SAR:V_single\);
\ADC_SAR:bSAR_SEQ:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_SAR:clock\,
		enable=>\ADC_SAR:bSAR_SEQ:enable\,
		clock_out=>\ADC_SAR:bSAR_SEQ:clk_fin\);
\ADC_SAR:bSAR_SEQ:ClkCtrl\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\ADC_SAR:clock\,
		enable=>tmpOE__LCD1_net_0,
		clock_out=>\ADC_SAR:bSAR_SEQ:clk_ctrl\);
\ADC_SAR:bSAR_SEQ:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000110",
		cy_ctrl_mode_0=>"00000111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\ADC_SAR:bSAR_SEQ:clk_ctrl\,
		control=>(\ADC_SAR:bSAR_SEQ:control_7\, \ADC_SAR:bSAR_SEQ:control_6\, \ADC_SAR:bSAR_SEQ:control_5\, \ADC_SAR:bSAR_SEQ:control_4\,
			\ADC_SAR:bSAR_SEQ:control_3\, \ADC_SAR:bSAR_SEQ:control_2\, \ADC_SAR:bSAR_SEQ:load_period\, \ADC_SAR:bSAR_SEQ:enable\));
\ADC_SAR:bSAR_SEQ:ChannelCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0000010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\ADC_SAR:bSAR_SEQ:clk_fin\,
		reset=>zero,
		load=>\ADC_SAR:bSAR_SEQ:load_period\,
		enable=>\ADC_SAR:bSAR_SEQ:cnt_enable\,
		count=>(\ADC_SAR:bSAR_SEQ:count_6\, \ADC_SAR:ch_addr_5\, \ADC_SAR:ch_addr_4\, \ADC_SAR:ch_addr_3\,
			\ADC_SAR:ch_addr_2\, \ADC_SAR:ch_addr_1\, \ADC_SAR:ch_addr_0\),
		tc=>\ADC_SAR:bSAR_SEQ:cnt_tc\);
\ADC_SAR:bSAR_SEQ:EOCSts\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000001")
	PORT MAP(reset=>zero,
		clock=>\ADC_SAR:bSAR_SEQ:clk_fin\,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_1554));
\ADC_SAR:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e68c442a-7559-4c5f-8943-71bb629a5253/9725d809-97e7-404e-b621-dfdbe78d0ca9",
		source_clock_id=>"",
		divisor=>0,
		period=>"625000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR:clock\,
		dig_domain_out=>open);
\ADC_SAR:TempBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SAR:Net_3830\,
		trq=>zero,
		nrq=>\ADC_SAR:Net_3698\);
\ADC_SAR:FinalBuf\:cy_dma_v1_0
	GENERIC MAP(drq_type=>"00",
		num_tds=>0)
	PORT MAP(drq=>\ADC_SAR:Net_3698\,
		trq=>zero,
		nrq=>\ADC_SAR:nrq\);
\ADC_SAR:BusClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e68c442a-7559-4c5f-8943-71bb629a5253/3d23b625-9a71-4c05-baf4-2f904356009b",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_SAR:Net_3710\,
		dig_domain_out=>open);
\ADC_SAR:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1554);
\ADC_SAR:Sync:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>\ADC_SAR:Net_3710\,
		sc_in=>\ADC_SAR:nrq\,
		sc_out=>\ADC_SAR:Net_3935\);
\ADC_SAR:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u1\:cy_buf
	PORT MAP(x=>\ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_5\,
		y=>\ADC_SAR:MODULE_1:g1:a0:gx:u0:lti_1\);
\ADC_SAR:MODULE_1:g1:a0:gx:u0:gne(1):c4:c6:u2\:cy_buf
	PORT MAP(x=>\ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_5\,
		y=>\ADC_SAR:MODULE_1:g1:a0:gx:u0:gti_1\);
\ADC_SAR:MODULE_1:g1:a0:gx:u0:gne(0):c3:u1\:cy_buf
	PORT MAP(x=>\ADC_SAR:MODULE_1:g1:a0:gx:u0:lt_2\,
		y=>\ADC_SAR:MODULE_1:g1:a0:gx:u0:lti_0\);
\ADC_SAR:MODULE_1:g1:a0:gx:u0:gne(0):c3:u2\:cy_buf
	PORT MAP(x=>\ADC_SAR:MODULE_1:g1:a0:gx:u0:gt_2\,
		y=>\ADC_SAR:MODULE_1:g1:a0:gx:u0:gti_0\);
\PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1601,
		enable=>tmpOE__LCD1_net_0,
		clock_out=>\PWM:PWMUDB:ClockOutFromEnBlock\);
\PWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM:PWMUDB:control_7\, \PWM:PWMUDB:control_6\, \PWM:PWMUDB:control_5\, \PWM:PWMUDB:control_4\,
			\PWM:PWMUDB:control_3\, \PWM:PWMUDB:control_2\, \PWM:PWMUDB:control_1\, \PWM:PWMUDB:control_0\));
\PWM:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM:PWMUDB:status_5\, zero, \PWM:PWMUDB:status_3\,
			\PWM:PWMUDB:status_2\, \PWM:PWMUDB:status_1\, \PWM:PWMUDB:status_0\),
		interrupt=>\PWM:Net_55\);
\PWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM:PWMUDB:tc_i\, \PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM:PWMUDB:nc2\,
		cl0=>\PWM:PWMUDB:nc3\,
		z0=>\PWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM:PWMUDB:nc4\,
		cl1=>\PWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM:PWMUDB:nc6\,
		f1_blk_stat=>\PWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM:PWMUDB:sP16:pwmdp:cap_1\, \PWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM:PWMUDB:tc_i\, \PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM:PWMUDB:cmp1_eq\,
		cl0=>\PWM:PWMUDB:cmp1_less\,
		z0=>\PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM:PWMUDB:cmp2_eq\,
		cl1=>\PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM:PWMUDB:sP16:pwmdp:cap_1\, \PWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM:PWMUDB:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_8\);
timer_clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"28d49ded-aacf-4fb0-8d2b-d23717997126",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1601,
		dig_domain_out=>open);
SSR_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2a2148c3-03e3-4311-84d7-2bac559c8fed",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>Net_1609,
		fb=>(tmpFB_0__SSR_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__SSR_1_net_0),
		siovref=>(tmpSIOVREF__SSR_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SSR_1_net_0);
Pin_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2315ee90-255e-4d58-a528-69529d756f1b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_3_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_3_net_0),
		siovref=>(tmpSIOVREF__Pin_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_3_net_0);
Pin_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b824b540-0eb9-4269-bb94-805b9a3098d3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_2_net_0),
		siovref=>(tmpSIOVREF__Pin_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_2_net_0);
Pin_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f77ff006-2665-4d6d-a8e6-5e192c4177f2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_1_net_0),
		siovref=>(tmpSIOVREF__Pin_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_1_net_0);
Pin_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fd627867-1083-4e60-9958-ced617dbd29d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_4_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_4_net_0),
		siovref=>(tmpSIOVREF__Pin_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_4_net_0);
Pin_5:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"838fd1ef-910e-4f03-918b-2f5c280789b9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_5_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_5_net_0),
		siovref=>(tmpSIOVREF__Pin_5_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_5_net_0);
Pin_6:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0413ef8e-2d81-42f1-bfaf-570037be66ab",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_6_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_6_net_0),
		siovref=>(tmpSIOVREF__Pin_6_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_6_net_0);
Pin_7:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4b3306c6-ae00-4150-88c8-1b355defbcc4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_7_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_7_net_0),
		siovref=>(tmpSIOVREF__Pin_7_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_7_net_0);
Pin_8:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"73c85348-d282-431e-af7a-bbebaade27b1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_8_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_8_net_0),
		siovref=>(tmpSIOVREF__Pin_8_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_8_net_0);
Pin_9:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b7f353e1-4452-41b1-bc54-618ef04f87de",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_9_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_9_net_0),
		siovref=>(tmpSIOVREF__Pin_9_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_9_net_0);
Pin_10:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4bbf51c8-5be1-4948-a020-8ff5ae0fab2d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_10_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_10_net_0),
		siovref=>(tmpSIOVREF__Pin_10_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_10_net_0);
Pin_11:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"48986d71-43b0-4890-845c-1ea6f8eab7ad",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_11_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_11_net_0),
		siovref=>(tmpSIOVREF__Pin_11_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_11_net_0);
Pin_12:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bf05e984-1c0b-4503-b9a7-3a9d2739789a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_12_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_12_net_0),
		siovref=>(tmpSIOVREF__Pin_12_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_12_net_0);
Pin_13:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"236f00c3-c931-4af9-b30e-4e98021510b3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_13_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_13_net_0),
		siovref=>(tmpSIOVREF__Pin_13_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_13_net_0);
Pin_14:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0cbdf295-9556-481e-ab34-35449d8f17cc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_14_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_14_net_0),
		siovref=>(tmpSIOVREF__Pin_14_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_14_net_0);
Pin_15:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"adfcf839-48b6-49eb-b8e0-ad909b80af82",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_15_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_15_net_0),
		siovref=>(tmpSIOVREF__Pin_15_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_15_net_0);
Pin_16:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4e4c1b74-47cd-493a-9c3d-9ae346e0b2b8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_16_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_16_net_0),
		siovref=>(tmpSIOVREF__Pin_16_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_16_net_0);
Pin_17:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"41d080fd-9401-4543-afbd-dfe11b3971f8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_17_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_17_net_0),
		siovref=>(tmpSIOVREF__Pin_17_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_17_net_0);
Pin_18:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"84be2436-7fe5-4a51-aeb5-07cc88d60ac7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_18_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_18_net_0),
		siovref=>(tmpSIOVREF__Pin_18_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_18_net_0);
Pin_19:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0e73f2d0-b77a-407e-acaa-5bd72290fd96",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_19_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_19_net_0),
		siovref=>(tmpSIOVREF__Pin_19_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_19_net_0);
Pin_20:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"87893b7f-610e-48da-99ce-a5287464420b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_20_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_20_net_0),
		siovref=>(tmpSIOVREF__Pin_20_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_20_net_0);
Pin_21:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ec15ddd7-74f5-4792-aab0-15ba1f72044f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_21_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_21_net_0),
		siovref=>(tmpSIOVREF__Pin_21_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_21_net_0);
Pin_22:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e0afcb96-8efd-4ec5-bf0c-5c4999e1eed0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_22_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_22_net_0),
		siovref=>(tmpSIOVREF__Pin_22_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_22_net_0);
Pin_23:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8a8e4bd4-5cdb-4142-a8d9-9b1bed51093c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_23_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_23_net_0),
		siovref=>(tmpSIOVREF__Pin_23_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_23_net_0);
Pin_24:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"605ae7e6-44dd-4fc1-a09a-8f90f338a9a7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_24_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_24_net_0),
		siovref=>(tmpSIOVREF__Pin_24_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_24_net_0);
Pin_25:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cfdb6cb9-8e1d-4eb8-99eb-63b60d0cdd24",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_25_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_25_net_0),
		siovref=>(tmpSIOVREF__Pin_25_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_25_net_0);
Pin_26:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f50c9aad-aa86-4370-8688-77f19b44f9ba",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__LCD1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Pin_26_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_26_net_0),
		siovref=>(tmpSIOVREF__Pin_26_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__LCD1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__LCD1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_26_net_0);
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_1\);
\UART_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_0\);
\UART_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_2\);
Net_650:cy_dff
	PORT MAP(d=>Net_650D,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_650);
\UART_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_bitclk\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_bitclk\);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_parity_bit\);
\UART_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_1\);
\UART_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_0\);
\UART_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_load_fifo\);
\UART_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_3\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_3\);
\UART_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_2\);
\UART_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_bitclk_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_bitclk_enable\);
\UART_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_stop1_reg\);
\UART_1:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>MODIN3_1);
\UART_1:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:pollcount_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>MODIN3_0);
\UART_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_status\);
\UART_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_2\);
\UART_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_3\);
\UART_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_addr_match_status\);
\UART_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_pre\);
\UART_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_error_pre\);
\UART_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_break_status\);
\UART_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_address_detected\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_address_detected\);
\UART_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_last\);
\UART_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_bit\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_bit\);
\UART_2:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:reset_reg\);
\UART_2:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_2:BUART:txn\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:txn\);
\UART_2:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_state_1\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_state_1\);
\UART_2:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_state_0\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_state_0\);
\UART_2:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_state_2\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_state_2\);
Net_1235:cy_dff
	PORT MAP(d=>Net_1235D,
		clk=>\UART_2:BUART:clock_op\,
		q=>Net_1235);
\UART_2:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_bitclk\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_bitclk\);
\UART_2:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_ctrl_mark_last\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_ctrl_mark_last\);
\UART_2:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_mark\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_mark\);
\UART_2:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_2:BUART:tx_parity_bit\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:tx_parity_bit\);
\UART_2:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_state_1\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_state_1\);
\UART_2:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_state_0\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_state_0\);
\UART_2:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_load_fifo\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_load_fifo\);
\UART_2:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_state_3\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_state_3\);
\UART_2:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_state_2\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_state_2\);
\UART_2:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_bitclk_pre\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_bitclk_enable\);
\UART_2:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_state_stop1_reg\);
\UART_2:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_2:BUART:pollcount_1\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:pollcount_1\);
\UART_2:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_2:BUART:pollcount_0\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:pollcount_0\);
\UART_2:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_markspace_status\);
\UART_2:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_status_2\);
\UART_2:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_status_3\);
\UART_2:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_addr_match_status\);
\UART_2:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_markspace_pre\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_markspace_pre\);
\UART_2:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_parity_error_pre\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_parity_error_pre\);
\UART_2:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_break_status\);
\UART_2:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_address_detected\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_address_detected\);
\UART_2:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_last\\D\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_last\);
\UART_2:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_2:BUART:rx_parity_bit\,
		clk=>\UART_2:BUART:clock_op\,
		q=>\UART_2:BUART:rx_parity_bit\);
Net_25:cy_dff
	PORT MAP(d=>Net_25D,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>Net_25);
\SPI0:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>\SPI0:BSPIM:so_send_reg\);
\SPI0:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPI0:BSPIM:mosi_reg\\D\,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>Net_23);
\SPI0:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPI0:BSPIM:state_2\\D\,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>\SPI0:BSPIM:state_2\);
\SPI0:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPI0:BSPIM:state_1\\D\,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>\SPI0:BSPIM:state_1\);
\SPI0:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPI0:BSPIM:state_0\\D\,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>\SPI0:BSPIM:state_0\);
Net_1:cy_dff
	PORT MAP(d=>Net_1D,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>Net_1);
\SPI0:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>\SPI0:BSPIM:mosi_pre_reg\);
\SPI0:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPI0:BSPIM:load_cond\\D\,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>\SPI0:BSPIM:load_cond\);
\SPI0:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPI0:BSPIM:load_rx_data\,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>\SPI0:BSPIM:dpcounter_one_reg\);
\SPI0:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPI0:BSPIM:mosi_from_dp\,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>\SPI0:BSPIM:mosi_from_dp_reg\);
\SPI0:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\SPI0:BSPIM:ld_ident\\D\,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>\SPI0:BSPIM:ld_ident\);
\SPI0:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPI0:BSPIM:cnt_enable\\D\,
		clk=>\SPI0:BSPIM:clk_fin\,
		q=>\SPI0:BSPIM:cnt_enable\);
\ADC_SAR:AMuxHw_2_Decoder_old_id_5\:cy_dff
	PORT MAP(d=>\ADC_SAR:ch_addr_5\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_old_id_5\);
\ADC_SAR:AMuxHw_2_Decoder_old_id_4\:cy_dff
	PORT MAP(d=>\ADC_SAR:ch_addr_4\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_old_id_4\);
\ADC_SAR:AMuxHw_2_Decoder_old_id_3\:cy_dff
	PORT MAP(d=>\ADC_SAR:ch_addr_3\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_old_id_3\);
\ADC_SAR:AMuxHw_2_Decoder_old_id_2\:cy_dff
	PORT MAP(d=>\ADC_SAR:ch_addr_2\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_old_id_2\);
\ADC_SAR:AMuxHw_2_Decoder_old_id_1\:cy_dff
	PORT MAP(d=>\ADC_SAR:ch_addr_1\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_old_id_1\);
\ADC_SAR:AMuxHw_2_Decoder_old_id_0\:cy_dff
	PORT MAP(d=>\ADC_SAR:ch_addr_0\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_old_id_0\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_0\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_1\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_2\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_3\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_4\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_5\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_6\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_7\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_8\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_9\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_10\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_11\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_12\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_13\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_14\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_15\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_16\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_17\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_18\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_19\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_20\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_21\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_22\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_23\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_24\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_25\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_26\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_27\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_28\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_29\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_30\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_31\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_32\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_33\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_34\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_35\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_36\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_37\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_38\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_39\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_40\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_41\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_42\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_43\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_44\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_45\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_46\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_47\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_48\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_49\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_50\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_51\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_52\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_53\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_54\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_55\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_56\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_57\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_58\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_59\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_60\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_61\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_62\);
\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\:cy_dff
	PORT MAP(d=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\\D\,
		clk=>\ADC_SAR:clock\,
		q=>\ADC_SAR:AMuxHw_2_Decoder_one_hot_63\);
\ADC_SAR:bSAR_SEQ:nrq_edge_detect_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR:bSAR_SEQ:nrq_edge_detect\,
		clk=>\ADC_SAR:bSAR_SEQ:clk_fin\,
		q=>Net_1554);
\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\\D\,
		clk=>\ADC_SAR:Net_3710\,
		q=>\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\);
\ADC_SAR:bSAR_SEQ:nrq_reg\:cy_dff
	PORT MAP(d=>\ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\,
		clk=>\ADC_SAR:bSAR_SEQ:clk_fin\,
		q=>\ADC_SAR:bSAR_SEQ:nrq_reg\);
\PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__LCD1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:min_kill_reg\);
\PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:prevCapture\);
\PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:trig_last\);
\PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:runmode_enable\);
\PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:sc_kill_tmp\);
\PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__LCD1_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:ltch_kill_reg\);
\PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:dith_count_1\);
\PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:dith_count_0\);
\PWM:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:cmp1_less\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:prevCompare1\);
\PWM:PWMUDB:prevCompare2\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:cmp2_less\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:prevCompare2\);
\PWM:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:status_0\);
\PWM:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:cmp2_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:status_1\);
\PWM:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:status_5\);
\PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:pwm_i_reg\);
\PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:pwm1_i\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1609);
\PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:pwm2_i\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_1610);
\PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:status_2\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:tc_i_reg\);

END R_T_L;
