coreboot-asus_kgpe-d16_v0.3.0-dirty Thu Dec 16 12:42:56 UTC 2021 bootblock starting (log level: 7)...
CPU INIT detected 00000000
CBFS: Found 'fallback/romstage' @0x80 size 0x29920 in mcache @0x00048e2c
BS: bootblock times (exec / console): total (unknown) / 16 ms


coreboot-asus_kgpe-d16_v0.3.0-dirty Thu Dec 16 12:42:56 UTC 2021 romstage starting (log level: 8)...
Initial stack pointer: 00047fd0
sysinfo range: [0x0004d240,0x000577ac]
POST: 0x30
CPU INIT detect 00000000
Warm reset not detected, node 00
CPU APICID 00 start flag set
POST: 0x32
sb700 reset flags: 0020
CBFS: 'microcode_amd.bin' not found.
CBFS: 'microcode_amd_fam15h.bin' not found.
POST: 0x33
cpuSetAMDMSR  done
POST: 0x34
Enter amd_ht_init
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 2 new node: 1
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 0 new node: 2
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 3 new node: 3
Forcing HT links to isochronous mode due to enabled IOMMU
Exit amd_ht_init
amd_ht_fixup
amd_ht_fixup: node 0 (internal node ID 0): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 1 (internal node ID 1): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 2 (internal node ID 0): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 3 (internal node ID 1): disabling defective HT link (L3 connected: 1)
POST: 0x35
cpuSetAMDPCI 00 done
cpuSetAMDPCI 01 done
cpuSetAMDPCI 02 done
cpuSetAMDPCI 03 done
Prep FID/VID Node:00
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475635
Prep FID/VID Node:01
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475635
Prep FID/VID Node:02
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475636
Prep FID/VID Node:03
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475636
setup_remote_node: 01 done
Start node 01 done.
setup_remote_node: 02 done
Start node 02 done.
setup_remote_node: 03 done
Start node 03 done.
core0 started, node 01
core0 started, node 02
core0 started, node 03
WARNING: MC4 Machine Check Exception detected on node 1!
Signature: e208023080110d0f
WARNING: MC4 Machine Check Exception detected on node 3!
Signature: d808bcd4ba15a41a
POST: 0x36
POST: 0x38
sr5650_early_setup()
get_cpu_rev EAX=0x600f20.
CPU Rev is Fam 15.
NB Revision is A12.
fam10_optimization()
sr5650_por_init
Enabling IOMMU
sb700_early_setup()
sb700_devices_por_init()
sb700_devices_por_init(): SMBus Device, BDF:0-20-0
SMBus controller enabled, sb revision is A15
sb700_devices_por_init(): IDE Device, BDF:0-20-1
sb700_devices_por_init(): LPC Device, BDF:0-20-3
sb700_devices_por_init(): P2P Bridge, BDF:0-20-4
sb700_devices_por_init(): SATA Device, BDF:0-17-0
sb700_pmio_por_init()
S3 resume state: 0
Node 00 DIMM voltage set to index 00
Node 01 DIMM voltage set to index 00
start_other_cores()
init node: 00  cores: 07 pass 1
Start other core - nodeid: 00  cores: 07
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
get_boot_apic_id: using 1 as APIC ID for node 0, core 1
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
init node: 01  cores: 07 pass 1
Start other core - nodeid: 01  cores: 07
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
init node: 02  cores: 07 pass 1
Start other core - nodeid: 02  cores: 07
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
init node: 03  cores: 07 pass 1
Start other core - nodeid: 03  cores: 07
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
POST: 0x37
started ap apicid: get_boot_apic_id: using 1 as APIC ID for node 0, core 1
* AP 01started
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
* AP 02started
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
* AP 03started
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
* AP 04started
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
* AP 05started
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
* AP 06started
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
* AP 07started
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
* AP 09started
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
* AP 0astarted
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
* AP 0bstarted
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
* AP 0cstarted
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
* AP 0dstarted
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
* AP 0estarted
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
* AP 0fstarted
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
* AP 21started
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
* AP 22started
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
* AP 23started
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
* AP 24started
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
* AP 25started
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
* AP 26started
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
* AP 27started
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
* AP 29started
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
* AP 2astarted
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
* AP 2bstarted
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
* AP 2cstarted
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
* AP 2dstarted
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
* AP 2estarted
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
* AP 2fstarted


Begin FIDVID MSR 0xc0010071 0x52c6009e 0x40066a4c
POST: 0x39
FIDVID on BSP, APIC_id: 00
BSP fid = 0
get_boot_apic_id: using 0 as APIC ID for node 0, core 0
get_boot_apic_id: using 1 as APIC ID for node 0, core 1
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
get_boot_apic_id: using 8 as APIC ID for node 1, core 0
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
get_boot_apic_id: using 32 as APIC ID for node 2, core 0
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
get_boot_apic_id: using 40 as APIC ID for node 3, core 0
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
Wait for AP stage 1: ap_apicid = 1
	readback = 1000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2
	readback = 2000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 3
	readback = 3000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 4
	readback = 4000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 5
	readback = 5000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 6
	readback = 6000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 7
	readback = 7000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 8
	readback = 8000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 9
	readback = 9000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = a
	readback = a000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = b
	readback = b000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = c
	readback = c000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = d
	readback = d000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = e
	readback = e000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = f
	readback = f000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 20
	readback = 20000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 21
	readback = 21000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 22
	readback = 22000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 23
	readback = 23000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 24
	readback = 24000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 25
	readback = 25000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 26
	readback = 26000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 27
	readback = 27000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 28
	readback = 28000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 29
	readback = 29000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2a
	readback = 2a000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2b
	readback = 2b000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2c
	readback = 2c000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2d
	readback = 2d000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2e
	readback = 2e000014
	common_fid(packed) = 0
Wait for AP stage 1: ap_apicid = 2f
	readback = 2f000014
	common_fid(packed) = 0
common_fid = 0
POST: 0x3a
End FIDVIDMSR 0xc0010071 0x52c6009e 0x40066a4c
POST: 0x38
sr5650_htinit: Node 0 Link 1, HT freq=e.
sr5650_htinit: HT3 mode
...WARM RESET...


soft_reset() called!
 

coreboot-asus_kgpe-d16_v0.3.0-dirty Thu Dec 16 12:42:56 UTC 2021 bootblock starting (log level: 7)...
CPU INIT detected 00000000
CBFS: Found 'fallback/romstage' @0x80 size 0x29920 in mcache @0x00048e2c
BS: bootblock times (exec / console): total (unknown) / 15 ms


coreboot-asus_kgpe-d16_v0.3.0-dirty Thu Dec 16 12:42:56 UTC 2021 romstage starting (log level: 8)...
Initial stack pointer: 00047fd0
sysinfo range: [0x0004d240,0x000577ac]
POST: 0x30
CPU INIT detect 00000000
CPU APICID 00 start flag set
POST: 0x32
sb700 reset flags: 0004
CBFS: 'microcode_amd.bin' not found.
CBFS: 'microcode_amd_fam15h.bin' not found.
POST: 0x33
cpuSetAMDMSR  done
POST: 0x34
Enter amd_ht_init
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 2 new node: 1
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 0 new node: 2
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 3 new node: 3
Forcing HT links to isochronous mode due to enabled IOMMU
Exit amd_ht_init
amd_ht_fixup
amd_ht_fixup: node 0 (internal node ID 0): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 1 (internal node ID 1): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 2 (internal node ID 0): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 3 (internal node ID 1): disabling defective HT link (L3 connected: 1)
POST: 0x35
cpuSetAMDPCI 00 done
cpuSetAMDPCI 01 done
cpuSetAMDPCI 02 done
cpuSetAMDPCI 03 done
Prep FID/VID Node:00
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475635
Prep FID/VID Node:01
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475635
Prep FID/VID Node:02
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475636
Prep FID/VID Node:03
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475636
setup_remote_node: 01 done
Start node 01 done.
setup_remote_node: 02 done
Start node 02 done.
setup_remote_node: 03 done
Start node 03 done.
core0 started, node 01
core0 started, node 02
core0 started, node 03
POST: 0x36
POST: 0x38
sr5650_early_setup()
get_cpu_rev EAX=0x600f20.
CPU Rev is Fam 15.
NB Revision is A12.
fam10_optimization()
sr5650_por_init
Enabling IOMMU
sb700_early_setup()
sb700_devices_por_init()
sb700_devices_por_init(): SMBus Device, BDF:0-20-0
SMBus controller enabled, sb revision is A15
sb700_devices_por_init(): IDE Device, BDF:0-20-1
sb700_devices_por_init(): LPC Device, BDF:0-20-3
sb700_devices_por_init(): P2P Bridge, BDF:0-20-4
sb700_devices_por_init(): SATA Device, BDF:0-17-0
sb700_pmio_por_init()
S3 resume state: 0
Node 00 DIMM voltage set to index 00
Node 01 DIMM voltage set to index 00
start_other_cores()
init node: 00  cores: 07 pass 1
Start other core - nodeid: 00  cores: 07
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
get_boot_apic_id: using 1 as APIC ID for node 0, core 1
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
init node: 01  cores: 07 pass 1
Start other core - nodeid: 01  cores: 07
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
init node: 02  cores: 07 pass 1
Start other core - nodeid: 02  cores: 07
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
init node: 03  cores: 07 pass 1
Start other core - nodeid: 03  cores: 07
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
POST: 0x37
started ap apicid: get_boot_apic_id: using 1 as APIC ID for node 0, core 1
* AP 01started
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
* AP 02started
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
* AP 03started
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
* AP 04started
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
* AP 05started
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
* AP 06started
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
* AP 07started
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
* AP 09started
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
* AP 0astarted
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
* AP 0bstarted
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
* AP 0cstarted
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
* AP 0dstarted
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
* AP 0estarted
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
* AP 0fstarted
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
* AP 21started
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
* AP 22started
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
* AP 23started
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
* AP 24started
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
* AP 25started
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
* AP 26started
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
* AP 27started
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
* AP 29started
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
* AP 2astarted
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
* AP 2bstarted
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
* AP 2cstarted
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
* AP 2dstarted
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
* AP 2estarted
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
* AP 2fstarted


Begin FIDVID MSR 0xc0010071 0x52c6009e 0x40024a0c
POST: 0x39
POST: 0x3a
End FIDVIDMSR 0xc0010071 0x52c6009e 0x40024a0c
POST: 0x38
sr5650_htinit: Node 0 Link 1, HT freq=e.
sr5650_htinit: HT3 mode
...WARM RESET...


soft_reset() called!
 

coreboot-asus_kgpe-d16_v0.3.0-dirty Thu Dec 16 12:42:56 UTC 2021 bootblock starting (log level: 7)...
CPU INIT detected 00000000
CBFS: Found 'fallback/romstage' @0x80 size 0x29920 in mcache @0x00048e2c
BS: bootblock times (exec / console): total (unknown) / 15 ms


coreboot-asus_kgpe-d16_v0.3.0-dirty Thu Dec 16 12:42:56 UTC 2021 romstage starting (log level: 8)...
Initial stack pointer: 00047fd0
sysinfo range: [0x0004d240,0x000577ac]
POST: 0x30
CPU INIT detect 00000000
CPU APICID 00 start flag set
POST: 0x32
sb700 reset flags: 0004
CBFS: 'microcode_amd.bin' not found.
CBFS: 'microcode_amd_fam15h.bin' not found.
POST: 0x33
cpuSetAMDMSR  done
POST: 0x34
Enter amd_ht_init
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 2 new node: 1
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 0 new node: 2
AMD_CB_EventNotify: INFO: HT_EVENT_COH_NODE_DISCOVERED: node 0 link 3 new node: 3
Forcing HT links to isochronous mode due to enabled IOMMU
Exit amd_ht_init
amd_ht_fixup
amd_ht_fixup: node 0 (internal node ID 0): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 1 (internal node ID 1): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 2 (internal node ID 0): disabling defective HT link (L3 connected: 1)
amd_ht_fixup: node 3 (internal node ID 1): disabling defective HT link (L3 connected: 1)
POST: 0x35
cpuSetAMDPCI 00 done
cpuSetAMDPCI 01 done
cpuSetAMDPCI 02 done
cpuSetAMDPCI 03 done
Prep FID/VID Node:00
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475635
Prep FID/VID Node:01
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475635
Prep FID/VID Node:02
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475636
Prep FID/VID Node:03
  F3x80: e20be281
  F3x84: 01e200e2
  F3xD4: c3312f1c
  F3xD8: 03000016
  F3xDC: 05475636
setup_remote_node: 01 done
Start node 01 done.
setup_remote_node: 02 done
Start node 02 done.
setup_remote_node: 03 done
Start node 03 done.
core0 started, node 01
core0 started, node 02
core0 started, node 03
POST: 0x36
POST: 0x38
sr5650_early_setup()
get_cpu_rev EAX=0x600f20.
CPU Rev is Fam 15.
NB Revision is A12.
fam10_optimization()
sr5650_por_init
Enabling IOMMU
sb700_early_setup()
sb700_devices_por_init()
sb700_devices_por_init(): SMBus Device, BDF:0-20-0
SMBus controller enabled, sb revision is A15
sb700_devices_por_init(): IDE Device, BDF:0-20-1
sb700_devices_por_init(): LPC Device, BDF:0-20-3
sb700_devices_por_init(): P2P Bridge, BDF:0-20-4
sb700_devices_por_init(): SATA Device, BDF:0-17-0
sb700_pmio_por_init()
S3 resume state: 0
Node 00 DIMM voltage set to index 00
Node 01 DIMM voltage set to index 00
start_other_cores()
init node: 00  cores: 07 pass 1
Start other core - nodeid: 00  cores: 07
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
get_boot_apic_id: using 1 as APIC ID for node 0, core 1
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
init node: 01  cores: 07 pass 1
Start other core - nodeid: 01  cores: 07
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
init node: 02  cores: 07 pass 1
Start other core - nodeid: 02  cores: 07
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
init node: 03  cores: 07 pass 1
Start other core - nodeid: 03  cores: 07
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
POST: 0x37
started ap apicid: get_boot_apic_id: using 1 as APIC ID for node 0, core 1
* AP 01started
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
* AP 02started
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
* AP 03started
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
* AP 04started
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
* AP 05started
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
* AP 06started
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
* AP 07started
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
* AP 09started
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
* AP 0astarted
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
* AP 0bstarted
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
* AP 0cstarted
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
* AP 0dstarted
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
* AP 0estarted
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
* AP 0fstarted
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
* AP 21started
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
* AP 22started
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
* AP 23started
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
* AP 24started
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
* AP 25started
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
* AP 26started
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
* AP 27started
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
* AP 29started
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
* AP 2astarted
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
* AP 2bstarted
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
* AP 2cstarted
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
* AP 2dstarted
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
* AP 2estarted
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
* AP 2fstarted


Begin FIDVID MSR 0xc0010071 0x52c6009e 0x40024a0c
POST: 0x39
POST: 0x3a
End FIDVIDMSR 0xc0010071 0x52c6009e 0x40024a0c
POST: 0x38
sr5650_htinit: Node 0 Link 1, HT freq=e.
sr5650_htinit: HT3 mode
POST: 0x3b
stopped ap apicid: get_boot_apic_id: using 1 as APIC ID for node 0, core 1
* AP 01stopped
get_boot_apic_id: using 2 as APIC ID for node 0, core 2
* AP 02stopped
get_boot_apic_id: using 3 as APIC ID for node 0, core 3
* AP 03stopped
get_boot_apic_id: using 4 as APIC ID for node 0, core 4
* AP 04stopped
get_boot_apic_id: using 5 as APIC ID for node 0, core 5
* AP 05stopped
get_boot_apic_id: using 6 as APIC ID for node 0, core 6
* AP 06stopped
get_boot_apic_id: using 7 as APIC ID for node 0, core 7
* AP 07stopped
get_boot_apic_id: using 9 as APIC ID for node 1, core 1
* AP 09stopped
get_boot_apic_id: using 10 as APIC ID for node 1, core 2
* AP 0astopped
get_boot_apic_id: using 11 as APIC ID for node 1, core 3
* AP 0bstopped
get_boot_apic_id: using 12 as APIC ID for node 1, core 4
* AP 0cstopped
get_boot_apic_id: using 13 as APIC ID for node 1, core 5
* AP 0dstopped
get_boot_apic_id: using 14 as APIC ID for node 1, core 6
* AP 0estopped
get_boot_apic_id: using 15 as APIC ID for node 1, core 7
* AP 0fstopped
get_boot_apic_id: using 33 as APIC ID for node 2, core 1
* AP 21stopped
get_boot_apic_id: using 34 as APIC ID for node 2, core 2
* AP 22stopped
get_boot_apic_id: using 35 as APIC ID for node 2, core 3
* AP 23stopped
get_boot_apic_id: using 36 as APIC ID for node 2, core 4
* AP 24stopped
get_boot_apic_id: using 37 as APIC ID for node 2, core 5
* AP 25stopped
get_boot_apic_id: using 38 as APIC ID for node 2, core 6
* AP 26stopped
get_boot_apic_id: using 39 as APIC ID for node 2, core 7
* AP 27stopped
get_boot_apic_id: using 41 as APIC ID for node 3, core 1
* AP 29stopped
get_boot_apic_id: using 42 as APIC ID for node 3, core 2
* AP 2astopped
get_boot_apic_id: using 43 as APIC ID for node 3, core 3
* AP 2bstopped
get_boot_apic_id: using 44 as APIC ID for node 3, core 4
* AP 2cstopped
get_boot_apic_id: using 45 as APIC ID for node 3, core 5
* AP 2dstopped
get_boot_apic_id: using 46 as APIC ID for node 3, core 6
* AP 2estopped
get_boot_apic_id: using 47 as APIC ID for node 3, core 7
* AP 2fstopped

POST: 0x3d
fill_mem_ctrl() detected 4 nodes
POST: 0x3d
POST: 0x40
raminit_amdmct begin:
mctAutoInitMCT_D: mct_init Node 0
mctAutoInitMCT_D: mct_InitialMCT_D
mct_InitialMCT_D: mct_ForceNBPState0_En_Fam15
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 00
enable_spd_node0()
mctAutoInitMCT_D: mct_preInitDCT
	 DIMMPresence: DIMMValid=f
	 DIMMPresence: DIMMPresent=f
	 DIMMPresence: RegDIMMPresent=f
	 DIMMPresence: LRDIMMPresent=0
	 DIMMPresence: DimmECCPresent=f
	 DIMMPresence: DimmPARPresent=0
	 DIMMPresence: Dimmx4Present=f
	 DIMMPresence: Dimmx8Present=0
	 DIMMPresence: Dimmx16Present=0
	 DIMMPresence: DimmPlPresent=0
	 DIMMPresence: DimmDRPresent=f
	 DIMMPresence: DimmQRPresent=0
	 DIMMPresence: DATAload[0]=4
	 DIMMPresence: MAload[0]=40
	 DIMMPresence: MAdimms[0]=2
	 DIMMPresence: DATAload[1]=4
	 DIMMPresence: MAload[1]=40
	 DIMMPresence: MAdimms[1]=2
	 DIMMPresence: Status 2005
	 DIMMPresence: ErrStatus 0
	 DIMMPresence: ErrCode 0
	 DIMMPresence: Done

		DCTPreInit_D: mct_DIMMPresence Done
mctAutoInitMCT_D: mct_init Node 1
mctAutoInitMCT_D: mct_InitialMCT_D
mct_InitialMCT_D: mct_ForceNBPState0_En_Fam15
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 01
enable_spd_node1()
mctAutoInitMCT_D: mct_preInitDCT
	 DIMMPresence: DIMMValid=f
	 DIMMPresence: DIMMPresent=f
	 DIMMPresence: RegDIMMPresent=f
	 DIMMPresence: LRDIMMPresent=0
	 DIMMPresence: DimmECCPresent=f
	 DIMMPresence: DimmPARPresent=0
	 DIMMPresence: Dimmx4Present=f
	 DIMMPresence: Dimmx8Present=0
	 DIMMPresence: Dimmx16Present=0
	 DIMMPresence: DimmPlPresent=0
	 DIMMPresence: DimmDRPresent=f
	 DIMMPresence: DimmQRPresent=0
	 DIMMPresence: DATAload[0]=4
	 DIMMPresence: MAload[0]=40
	 DIMMPresence: MAdimms[0]=2
	 DIMMPresence: DATAload[1]=4
	 DIMMPresence: MAload[1]=40
	 DIMMPresence: MAdimms[1]=2
	 DIMMPresence: Status 2005
	 DIMMPresence: ErrStatus 0
	 DIMMPresence: ErrCode 0
	 DIMMPresence: Done

		DCTPreInit_D: mct_DIMMPresence Done
mctAutoInitMCT_D: mct_init Node 2
mctAutoInitMCT_D: mct_InitialMCT_D
mct_InitialMCT_D: mct_ForceNBPState0_En_Fam15
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 02
enable_spd_node2()
mctAutoInitMCT_D: mct_preInitDCT
	 DIMMPresence: DIMMValid=f
	 DIMMPresence: DIMMPresent=f
	 DIMMPresence: RegDIMMPresent=f
	 DIMMPresence: LRDIMMPresent=0
	 DIMMPresence: DimmECCPresent=f
	 DIMMPresence: DimmPARPresent=0
	 DIMMPresence: Dimmx4Present=f
	 DIMMPresence: Dimmx8Present=0
	 DIMMPresence: Dimmx16Present=0
	 DIMMPresence: DimmPlPresent=0
	 DIMMPresence: DimmDRPresent=f
	 DIMMPresence: DimmQRPresent=0
	 DIMMPresence: DATAload[0]=4
	 DIMMPresence: MAload[0]=40
	 DIMMPresence: MAdimms[0]=2
	 DIMMPresence: DATAload[1]=4
	 DIMMPresence: MAload[1]=40
	 DIMMPresence: MAdimms[1]=2
	 DIMMPresence: Status 2005
	 DIMMPresence: ErrStatus 0
	 DIMMPresence: ErrCode 0
	 DIMMPresence: Done

		DCTPreInit_D: mct_DIMMPresence Done
mctAutoInitMCT_D: mct_init Node 3
mctAutoInitMCT_D: mct_InitialMCT_D
mct_InitialMCT_D: mct_ForceNBPState0_En_Fam15
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 03
enable_spd_node3()
mctAutoInitMCT_D: mct_preInitDCT
	 DIMMPresence: DIMMValid=f
	 DIMMPresence: DIMMPresent=f
	 DIMMPresence: RegDIMMPresent=f
	 DIMMPresence: LRDIMMPresent=0
	 DIMMPresence: DimmECCPresent=f
	 DIMMPresence: DimmPARPresent=0
	 DIMMPresence: Dimmx4Present=f
	 DIMMPresence: Dimmx8Present=0
	 DIMMPresence: Dimmx16Present=0
	 DIMMPresence: DimmPlPresent=0
	 DIMMPresence: DimmDRPresent=f
	 DIMMPresence: DimmQRPresent=0
	 DIMMPresence: DATAload[0]=4
	 DIMMPresence: MAload[0]=40
	 DIMMPresence: MAdimms[0]=2
	 DIMMPresence: DATAload[1]=4
	 DIMMPresence: MAload[1]=40
	 DIMMPresence: MAdimms[1]=2
	 DIMMPresence: Status 2005
	 DIMMPresence: ErrStatus 0
	 DIMMPresence: ErrCode 0
	 DIMMPresence: Done

		DCTPreInit_D: mct_DIMMPresence Done
mctAutoInitMCT_D: mct_init Node 4
mctAutoInitMCT_D: mct_init Node 5
mctAutoInitMCT_D: mct_init Node 6
mctAutoInitMCT_D: mct_init Node 7
mctAutoInitMCT_D: DIMMSetVoltage
Node 00 DIMM voltage set to index 00
Node 01 DIMM voltage set to index 00
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 00
enable_spd_node0()
mctAutoInitMCT_D: mct_initDCT
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
GetPresetmaxF_D: Start
GetPresetmaxF_D: Done
SPDGetTCL_D: Start
SPDGetTCL_D: DIMMCASL 6
SPDGetTCL_D: DIMMAutoSpeed 4
SPDGetTCL_D: Status 2005
SPDGetTCL_D: ErrStatus 0
SPDGetTCL_D: ErrCode 0
SPDGetTCL_D: Done

SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = 7ffffff
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 0 timing/termination pattern 00000000 10222222
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 0 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramControlReg_Init_D: Start
mct_DramControlReg_Init_D: F2xA8: 00000300
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC0: 02
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC1: 00
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC2: 04
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC3: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC4: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC5: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC6: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC7: 00
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC8: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC9: 0d
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC10: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC11: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC12: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC13: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC14: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC15: 00
mct_DramControlReg_Init_D: F2xA8: 00000c00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC0: 02
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC1: 00
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC2: 04
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC3: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC4: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC5: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC6: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC7: 00
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC8: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC9: 0d
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC10: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC11: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC12: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC13: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC14: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC15: 00
mct_DramControlReg_Init_D: Done
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR0 control word 00001328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR0 control word 00201328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR0 control word 00401328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR0 control word 00601328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
		DCTInit_D: enabling intra-channel clock skew
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = ffffffe
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 1 timing/termination pattern 00000000 10222222
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 1 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramControlReg_Init_D: Start
mct_DramControlReg_Init_D: F2xA8: 00000300
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC0: 02
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC1: 00
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC2: 04
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC3: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC4: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC5: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC6: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC7: 00
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC8: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC9: 0d
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC10: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC11: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC12: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC13: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC14: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC15: 00
mct_DramControlReg_Init_D: F2xA8: 00000c00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC0: 02
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC1: 00
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC2: 04
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC3: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC4: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC5: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC6: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC7: 00
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC8: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC9: 0d
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC10: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC11: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC12: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC13: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC14: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC15: 00
mct_DramControlReg_Init_D: Done
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR0 control word 00001328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR0 control word 00201328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR0 control word 00401328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR0 control word 00601328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 01
enable_spd_node1()
mctAutoInitMCT_D: mct_initDCT
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
GetPresetmaxF_D: Start
GetPresetmaxF_D: Done
SPDGetTCL_D: Start
SPDGetTCL_D: DIMMCASL 6
SPDGetTCL_D: DIMMAutoSpeed 4
SPDGetTCL_D: Status 2005
SPDGetTCL_D: ErrStatus 0
SPDGetTCL_D: ErrCode 0
SPDGetTCL_D: Done

SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = 7ffffff
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 0 timing/termination pattern 00000000 10222222
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 0 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramControlReg_Init_D: Start
mct_DramControlReg_Init_D: F2xA8: 00000300
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC0: 02
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC1: 00
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC2: 04
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC3: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC4: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC5: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC6: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC7: 00
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC8: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC9: 0d
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC10: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC11: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC12: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC13: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC14: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC15: 00
mct_DramControlReg_Init_D: F2xA8: 00000c00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC0: 02
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC1: 00
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC2: 04
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC3: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC4: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC5: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC6: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC7: 00
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC8: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC9: 0d
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC10: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC11: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC12: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC13: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC14: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC15: 00
mct_DramControlReg_Init_D: Done
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR0 control word 00001328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR0 control word 00201328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR0 control word 00401328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR0 control word 00601328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
		DCTInit_D: enabling intra-channel clock skew
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = ffffffe
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 1 timing/termination pattern 00000000 10222222
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 1 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramControlReg_Init_D: Start
mct_DramControlReg_Init_D: F2xA8: 00000300
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC0: 02
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC1: 00
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC2: 04
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC3: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC4: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC5: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC6: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC7: 00
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC8: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC9: 0d
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC10: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC11: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC12: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC13: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC14: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC15: 00
mct_DramControlReg_Init_D: F2xA8: 00000c00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC0: 02
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC1: 00
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC2: 04
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC3: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC4: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC5: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC6: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC7: 00
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC8: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC9: 0d
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC10: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC11: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC12: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC13: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC14: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC15: 00
mct_DramControlReg_Init_D: Done
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR0 control word 00001328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR0 control word 00201328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR0 control word 00401328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR0 control word 00601328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 02
enable_spd_node2()
mctAutoInitMCT_D: mct_initDCT
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
GetPresetmaxF_D: Start
GetPresetmaxF_D: Done
SPDGetTCL_D: Start
SPDGetTCL_D: DIMMCASL 6
SPDGetTCL_D: DIMMAutoSpeed 4
SPDGetTCL_D: Status 2005
SPDGetTCL_D: ErrStatus 0
SPDGetTCL_D: ErrCode 0
SPDGetTCL_D: Done

SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = 7ffffff
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 0 timing/termination pattern 00000000 10222222
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 0 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramControlReg_Init_D: Start
mct_DramControlReg_Init_D: F2xA8: 00000300
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC0: 02
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC1: 00
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC2: 04
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC3: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC4: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC5: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC6: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC7: 00
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC8: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC9: 0d
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC10: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC11: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC12: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC13: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC14: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC15: 00
mct_DramControlReg_Init_D: F2xA8: 00000c00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC0: 02
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC1: 00
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC2: 04
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC3: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC4: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC5: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC6: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC7: 00
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC8: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC9: 0d
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC10: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC11: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC12: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC13: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC14: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC15: 00
mct_DramControlReg_Init_D: Done
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR0 control word 00001328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR0 control word 00201328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR0 control word 00401328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR0 control word 00601328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
		DCTInit_D: enabling intra-channel clock skew
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = ffffffe
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 1 timing/termination pattern 00000000 10222222
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 1 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramControlReg_Init_D: Start
mct_DramControlReg_Init_D: F2xA8: 00000300
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC0: 02
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC1: 00
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC2: 04
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC3: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC4: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC5: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC6: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC7: 00
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC8: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC9: 0d
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC10: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC11: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC12: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC13: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC14: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC15: 00
mct_DramControlReg_Init_D: F2xA8: 00000c00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC0: 02
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC1: 00
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC2: 04
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC3: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC4: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC5: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC6: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC7: 00
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC8: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC9: 0d
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC10: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC11: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC12: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC13: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC14: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC15: 00
mct_DramControlReg_Init_D: Done
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR0 control word 00001328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR0 control word 00201328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR0 control word 00401328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR0 control word 00601328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
mctAutoInitMCT_D: mctSMBhub_Init
activate_spd_rom() for node 03
enable_spd_node3()
mctAutoInitMCT_D: mct_initDCT
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
GetPresetmaxF_D: Start
GetPresetmaxF_D: Done
SPDGetTCL_D: Start
SPDGetTCL_D: DIMMCASL 6
SPDGetTCL_D: DIMMAutoSpeed 4
SPDGetTCL_D: Status 2005
SPDGetTCL_D: ErrStatus 0
SPDGetTCL_D: ErrCode 0
SPDGetTCL_D: Done

SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = 7ffffff
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 0 timing/termination pattern 00000000 10222222
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 0 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramControlReg_Init_D: Start
mct_DramControlReg_Init_D: F2xA8: 00000300
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC0: 02
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC1: 00
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC2: 04
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC3: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC4: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC5: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC6: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC7: 00
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC8: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC9: 0d
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC10: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC11: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC12: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC13: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC14: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC15: 00
mct_DramControlReg_Init_D: F2xA8: 00000c00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC0: 02
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC1: 00
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC2: 04
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC3: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC4: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC5: 05
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC6: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC7: 00
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC8: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC9: 0d
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC10: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC11: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC12: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC13: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC14: 00
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC15: 00
mct_DramControlReg_Init_D: Done
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR0 control word 00001328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR0 control word 00201328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR0 control word 00401328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR0 control word 00601328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
SPDCalcWidth: Status 2005
SPDCalcWidth: ErrStatus 0
SPDCalcWidth: ErrCode 0
SPDCalcWidth: Done
		DCTInit_D: mct_SPDCalcWidth Done
AutoCycTiming_D: Start
SPD2ndTiming: Start
SPD2ndTiming: Done
AutoCycTiming: Status 2005
AutoCycTiming: ErrStatus 0
AutoCycTiming: ErrCode 0
AutoCycTiming: Done

		DCTInit_D: AutoCycTiming_D Done
		DCTInit_D: enabling intra-channel clock skew
SPDSetBanks: CSPresent f
SPDSetBanks: Status 2005
SPDSetBanks: ErrStatus 0
SPDSetBanks: ErrCode 0
SPDSetBanks: Done

AfterStitch pDCTstat->NodeSysBase = 0
mct_AfterStitchMemory: pDCTstat->NodeSysLimit = ffffffe
StitchMemory: Status 2005
StitchMemory: ErrStatus 0
StitchMemory: ErrCode 0
StitchMemory: Done

InterleaveBanks_D: Status 2005
InterleaveBanks_D: ErrStatus 0
InterleaveBanks_D: ErrCode 0
InterleaveBanks_D: Done

AutoConfig_D: DramControl:     00002a06
AutoConfig_D: DramTimingLo:    00000000
AutoConfig_D: DramConfigMisc:  00000000
AutoConfig_D: DramConfigMisc2: 00000000
AutoConfig_D: DramConfigLo:    03083000
AutoConfig_D: DramConfigHi:    0f090084
InitDDRPhy: Start
InitDDRPhy: Done
mct_SetDramConfigHi_D: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 1 timing/termination pattern 00000000 10222222
mct_PlatformSpec: Done
mct_SetDramConfigHi_D: DramConfigHi:    0f090084
*
mct_SetDramConfigHi_D: Done
mct_EarlyArbEn_D: Start
mct_EarlyArbEn_D: Done
AutoConfig: Status 2005
AutoConfig: ErrStatus 0
AutoConfig: ErrCode 0
AutoConfig: Done

		DCTInit_D: AutoConfig_D Done
		DCTInit_D: PlatformSpec_D Done
		DCTFinalInit_D: StartupDCT_D Start
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 1 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramControlReg_Init_D: Start
mct_DramControlReg_Init_D: F2xA8: 00000300
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC0: 02
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC1: 00
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC2: 04
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC3: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC4: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC5: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC6: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC7: 00
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC8: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC9: 0d
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC10: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC11: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC12: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC13: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC14: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC15: 00
mct_DramControlReg_Init_D: F2xA8: 00000c00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC0: 02
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC1: 00
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC2: 04
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC3: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC4: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC5: 05
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC6: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC7: 00
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC8: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC9: 0d
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC10: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC11: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC12: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC13: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC14: 00
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC15: 00
mct_DramControlReg_Init_D: Done
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR0 control word 00001328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR0 control word 00201328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR0 control word 00401328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR0 control word 00601328
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_SendZQCmd: Start
mct_SendZQCmd: Done
mct_DCTAccessDone: Start
mct_DCTAccessDone: Done
mct_DramInit_Sw_D: Done
		DCTFinalInit_D: StartupDCT_D Done
mctAutoInitMCT_D: SyncDCTsReady_D
mctAutoInitMCT_D: HTMemMapInit_D
 Node: 00  base: 00  limit: fffffff  BottomIO: c00000
 Node: 00  base: 03  limit: 103fffff
 Node: 01  base: 10400000  limit: 203fffff  BottomIO: c00000
 Node: 01  base: 10400003  limit: 203fffff
 Node: 02  base: 20400000  limit: 303fffff  BottomIO: c00000
 Node: 02  base: 20400003  limit: 303fffff
 Node: 03  base: 30400000  limit: 403fffff  BottomIO: c00000
 Node: 03  base: 30400003  limit: 403fffff
 Node: 04  base: 00  limit: 00
 Node: 05  base: 00  limit: 00
 Node: 06  base: 00  limit: 00
 Node: 07  base: 00  limit: 00
 Copy dram map from Node 0 to Node 01
 Copy dram map from Node 0 to Node 02
 Copy dram map from Node 0 to Node 03
mctAutoInitMCT_D: mctHookAfterCPU
mctAutoInitMCT_D: DQSTiming_D
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 0 DCT 0
phyAssistedMemFnceTraining: done training node 0 DCT 0
phyAssistedMemFnceTraining: training node 0 DCT 1
phyAssistedMemFnceTraining: done training node 0 DCT 1
phyAssistedMemFnceTraining: training node 1 DCT 0
phyAssistedMemFnceTraining: done training node 1 DCT 0
phyAssistedMemFnceTraining: training node 1 DCT 1
phyAssistedMemFnceTraining: done training node 1 DCT 1
phyAssistedMemFnceTraining: training node 2 DCT 0
phyAssistedMemFnceTraining: done training node 2 DCT 0
phyAssistedMemFnceTraining: training node 2 DCT 1
phyAssistedMemFnceTraining: done training node 2 DCT 1
phyAssistedMemFnceTraining: training node 3 DCT 0
phyAssistedMemFnceTraining: done training node 3 DCT 0
phyAssistedMemFnceTraining: training node 3 DCT 1
phyAssistedMemFnceTraining: done training node 3 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
activate_spd_rom() for node 00
enable_spd_node0()
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 0 raw readback: 0041
	Lane 00 nibble 0 adjusted value (pre nibble): 0041
	Lane 00 nibble 0 adjusted value (post nibble): 0041
	Lane 01 nibble 0 raw readback: 003c
	Lane 01 nibble 0 adjusted value (pre nibble): 003c
	Lane 01 nibble 0 adjusted value (post nibble): 003c
	Lane 02 nibble 0 raw readback: 003a
	Lane 02 nibble 0 adjusted value (pre nibble): 003a
	Lane 02 nibble 0 adjusted value (post nibble): 003a
	Lane 03 nibble 0 raw readback: 0037
	Lane 03 nibble 0 adjusted value (pre nibble): 0037
	Lane 03 nibble 0 adjusted value (post nibble): 0037
	Lane 04 nibble 0 raw readback: 002f
	Lane 04 nibble 0 adjusted value (pre nibble): 002f
	Lane 04 nibble 0 adjusted value (post nibble): 002f
	Lane 05 nibble 0 raw readback: 0033
	Lane 05 nibble 0 adjusted value (pre nibble): 0033
	Lane 05 nibble 0 adjusted value (post nibble): 0033
	Lane 06 nibble 0 raw readback: 0034
	Lane 06 nibble 0 adjusted value (pre nibble): 0034
	Lane 06 nibble 0 adjusted value (post nibble): 0034
	Lane 07 nibble 0 raw readback: 0038
	Lane 07 nibble 0 adjusted value (pre nibble): 0038
	Lane 07 nibble 0 adjusted value (post nibble): 0038
	Lane 08 nibble 0 raw readback: 0030
	Lane 08 nibble 0 adjusted value (pre nibble): 0030
	Lane 08 nibble 0 adjusted value (post nibble): 0030
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 1 raw readback: 0042
	Lane 00 nibble 1 adjusted value (pre nibble): 0042
	Lane 00 nibble 1 adjusted value (post nibble): 0041
	Lane 01 nibble 1 raw readback: 003d
	Lane 01 nibble 1 adjusted value (pre nibble): 003d
	Lane 01 nibble 1 adjusted value (post nibble): 003f
	Lane 02 nibble 1 raw readback: 003a
	Lane 02 nibble 1 adjusted value (pre nibble): 003a
	Lane 02 nibble 1 adjusted value (post nibble): 003d
	Lane 03 nibble 1 raw readback: 0038
	Lane 03 nibble 1 adjusted value (pre nibble): 0038
	Lane 03 nibble 1 adjusted value (post nibble): 003c
	Lane 04 nibble 1 raw readback: 002f
	Lane 04 nibble 1 adjusted value (pre nibble): 002f
	Lane 04 nibble 1 adjusted value (post nibble): 0038
	Lane 05 nibble 1 raw readback: 0032
	Lane 05 nibble 1 adjusted value (pre nibble): 0032
	Lane 05 nibble 1 adjusted value (post nibble): 0039
	Lane 06 nibble 1 raw readback: 0035
	Lane 06 nibble 1 adjusted value (pre nibble): 0035
	Lane 06 nibble 1 adjusted value (post nibble): 003b
	Lane 07 nibble 1 raw readback: 0038
	Lane 07 nibble 1 adjusted value (pre nibble): 0038
	Lane 07 nibble 1 adjusted value (post nibble): 003c
	Lane 08 nibble 1 raw readback: 0030
	Lane 08 nibble 1 adjusted value (pre nibble): 0030
	Lane 08 nibble 1 adjusted value (post nibble): 0038
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 0 raw readback: 0042
	Lane 00 nibble 0 adjusted value (pre nibble): 0042
	Lane 00 nibble 0 adjusted value (post nibble): 0042
	Lane 01 nibble 0 raw readback: 003d
	Lane 01 nibble 0 adjusted value (pre nibble): 003d
	Lane 01 nibble 0 adjusted value (post nibble): 003d
	Lane 02 nibble 0 raw readback: 003a
	Lane 02 nibble 0 adjusted value (pre nibble): 003a
	Lane 02 nibble 0 adjusted value (post nibble): 003a
	Lane 03 nibble 0 raw readback: 0038
	Lane 03 nibble 0 adjusted value (pre nibble): 0038
	Lane 03 nibble 0 adjusted value (post nibble): 0038
	Lane 04 nibble 0 raw readback: 0030
	Lane 04 nibble 0 adjusted value (pre nibble): 0030
	Lane 04 nibble 0 adjusted value (post nibble): 0030
	Lane 05 nibble 0 raw readback: 0033
	Lane 05 nibble 0 adjusted value (pre nibble): 0033
	Lane 05 nibble 0 adjusted value (post nibble): 0033
	Lane 06 nibble 0 raw readback: 0035
	Lane 06 nibble 0 adjusted value (pre nibble): 0035
	Lane 06 nibble 0 adjusted value (post nibble): 0035
	Lane 07 nibble 0 raw readback: 0039
	Lane 07 nibble 0 adjusted value (pre nibble): 0039
	Lane 07 nibble 0 adjusted value (post nibble): 0039
	Lane 08 nibble 0 raw readback: 0030
	Lane 08 nibble 0 adjusted value (pre nibble): 0030
	Lane 08 nibble 0 adjusted value (post nibble): 0030
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 1 raw readback: 0042
	Lane 00 nibble 1 adjusted value (pre nibble): 0042
	Lane 00 nibble 1 adjusted value (post nibble): 0041
	Lane 01 nibble 1 raw readback: 003d
	Lane 01 nibble 1 adjusted value (pre nibble): 003d
	Lane 01 nibble 1 adjusted value (post nibble): 003f
	Lane 02 nibble 1 raw readback: 003b
	Lane 02 nibble 1 adjusted value (pre nibble): 003b
	Lane 02 nibble 1 adjusted value (post nibble): 003e
	Lane 03 nibble 1 raw readback: 0039
	Lane 03 nibble 1 adjusted value (pre nibble): 0039
	Lane 03 nibble 1 adjusted value (post nibble): 003d
	Lane 04 nibble 1 raw readback: 0030
	Lane 04 nibble 1 adjusted value (pre nibble): 0030
	Lane 04 nibble 1 adjusted value (post nibble): 0038
	Lane 05 nibble 1 raw readback: 0034
	Lane 05 nibble 1 adjusted value (pre nibble): 0034
	Lane 05 nibble 1 adjusted value (post nibble): 003a
	Lane 06 nibble 1 raw readback: 0035
	Lane 06 nibble 1 adjusted value (pre nibble): 0035
	Lane 06 nibble 1 adjusted value (post nibble): 003b
	Lane 07 nibble 1 raw readback: 0039
	Lane 07 nibble 1 adjusted value (pre nibble): 0039
	Lane 07 nibble 1 adjusted value (post nibble): 003d
	Lane 08 nibble 1 raw readback: 0031
	Lane 08 nibble 1 adjusted value (pre nibble): 0031
	Lane 08 nibble 1 adjusted value (post nibble): 0039
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 0 raw readback: 0041
	Lane 00 nibble 0 adjusted value (pre nibble): 0041
	Lane 00 nibble 0 adjusted value (post nibble): 0041
	Lane 01 nibble 0 raw readback: 003e
	Lane 01 nibble 0 adjusted value (pre nibble): 003e
	Lane 01 nibble 0 adjusted value (post nibble): 003e
	Lane 02 nibble 0 raw readback: 003b
	Lane 02 nibble 0 adjusted value (pre nibble): 003b
	Lane 02 nibble 0 adjusted value (post nibble): 003b
	Lane 03 nibble 0 raw readback: 0039
	Lane 03 nibble 0 adjusted value (pre nibble): 0039
	Lane 03 nibble 0 adjusted value (post nibble): 0039
	Lane 04 nibble 0 raw readback: 0030
	Lane 04 nibble 0 adjusted value (pre nibble): 0030
	Lane 04 nibble 0 adjusted value (post nibble): 0030
	Lane 05 nibble 0 raw readback: 0034
	Lane 05 nibble 0 adjusted value (pre nibble): 0034
	Lane 05 nibble 0 adjusted value (post nibble): 0034
	Lane 06 nibble 0 raw readback: 0035
	Lane 06 nibble 0 adjusted value (pre nibble): 0035
	Lane 06 nibble 0 adjusted value (post nibble): 0035
	Lane 07 nibble 0 raw readback: 0037
	Lane 07 nibble 0 adjusted value (pre nibble): 0037
	Lane 07 nibble 0 adjusted value (post nibble): 0037
	Lane 08 nibble 0 raw readback: 0031
	Lane 08 nibble 0 adjusted value (pre nibble): 0031
	Lane 08 nibble 0 adjusted value (post nibble): 0031
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 1 raw readback: 0041
	Lane 00 nibble 1 adjusted value (pre nibble): 0041
	Lane 00 nibble 1 adjusted value (post nibble): 0041
	Lane 01 nibble 1 raw readback: 003e
	Lane 01 nibble 1 adjusted value (pre nibble): 003e
	Lane 01 nibble 1 adjusted value (post nibble): 003f
	Lane 02 nibble 1 raw readback: 003b
	Lane 02 nibble 1 adjusted value (pre nibble): 003b
	Lane 02 nibble 1 adjusted value (post nibble): 003e
	Lane 03 nibble 1 raw readback: 0039
	Lane 03 nibble 1 adjusted value (pre nibble): 0039
	Lane 03 nibble 1 adjusted value (post nibble): 003d
	Lane 04 nibble 1 raw readback: 002f
	Lane 04 nibble 1 adjusted value (pre nibble): 002f
	Lane 04 nibble 1 adjusted value (post nibble): 0038
	Lane 05 nibble 1 raw readback: 0033
	Lane 05 nibble 1 adjusted value (pre nibble): 0033
	Lane 05 nibble 1 adjusted value (post nibble): 003a
	Lane 06 nibble 1 raw readback: 0035
	Lane 06 nibble 1 adjusted value (pre nibble): 0035
	Lane 06 nibble 1 adjusted value (post nibble): 003b
	Lane 07 nibble 1 raw readback: 0037
	Lane 07 nibble 1 adjusted value (pre nibble): 0037
	Lane 07 nibble 1 adjusted value (post nibble): 003c
	Lane 08 nibble 1 raw readback: 0032
	Lane 08 nibble 1 adjusted value (pre nibble): 0032
	Lane 08 nibble 1 adjusted value (post nibble): 0039
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 0 raw readback: 0040
	Lane 00 nibble 0 adjusted value (pre nibble): 0040
	Lane 00 nibble 0 adjusted value (post nibble): 0040
	Lane 01 nibble 0 raw readback: 003c
	Lane 01 nibble 0 adjusted value (pre nibble): 003c
	Lane 01 nibble 0 adjusted value (post nibble): 003c
	Lane 02 nibble 0 raw readback: 003a
	Lane 02 nibble 0 adjusted value (pre nibble): 003a
	Lane 02 nibble 0 adjusted value (post nibble): 003a
	Lane 03 nibble 0 raw readback: 0037
	Lane 03 nibble 0 adjusted value (pre nibble): 0037
	Lane 03 nibble 0 adjusted value (post nibble): 0037
	Lane 04 nibble 0 raw readback: 002f
	Lane 04 nibble 0 adjusted value (pre nibble): 002f
	Lane 04 nibble 0 adjusted value (post nibble): 002f
	Lane 05 nibble 0 raw readback: 0031
	Lane 05 nibble 0 adjusted value (pre nibble): 0031
	Lane 05 nibble 0 adjusted value (post nibble): 0031
	Lane 06 nibble 0 raw readback: 0033
	Lane 06 nibble 0 adjusted value (pre nibble): 0033
	Lane 06 nibble 0 adjusted value (post nibble): 0033
	Lane 07 nibble 0 raw readback: 0036
	Lane 07 nibble 0 adjusted value (pre nibble): 0036
	Lane 07 nibble 0 adjusted value (post nibble): 0036
	Lane 08 nibble 0 raw readback: 002f
	Lane 08 nibble 0 adjusted value (pre nibble): 002f
	Lane 08 nibble 0 adjusted value (post nibble): 002f
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 1 raw readback: 003f
	Lane 00 nibble 1 adjusted value (pre nibble): 003f
	Lane 00 nibble 1 adjusted value (post nibble): 0040
	Lane 01 nibble 1 raw readback: 003c
	Lane 01 nibble 1 adjusted value (pre nibble): 003c
	Lane 01 nibble 1 adjusted value (post nibble): 003e
	Lane 02 nibble 1 raw readback: 0039
	Lane 02 nibble 1 adjusted value (pre nibble): 0039
	Lane 02 nibble 1 adjusted value (post nibble): 003d
	Lane 03 nibble 1 raw readback: 0037
	Lane 03 nibble 1 adjusted value (pre nibble): 0037
	Lane 03 nibble 1 adjusted value (post nibble): 003c
	Lane 04 nibble 1 raw readback: 002e
	Lane 04 nibble 1 adjusted value (pre nibble): 002e
	Lane 04 nibble 1 adjusted value (post nibble): 0037
	Lane 05 nibble 1 raw readback: 0031
	Lane 05 nibble 1 adjusted value (pre nibble): 0031
	Lane 05 nibble 1 adjusted value (post nibble): 0039
	Lane 06 nibble 1 raw readback: 0033
	Lane 06 nibble 1 adjusted value (pre nibble): 0033
	Lane 06 nibble 1 adjusted value (post nibble): 003a
	Lane 07 nibble 1 raw readback: 0035
	Lane 07 nibble 1 adjusted value (pre nibble): 0035
	Lane 07 nibble 1 adjusted value (post nibble): 003b
	Lane 08 nibble 1 raw readback: 002f
	Lane 08 nibble 1 adjusted value (pre nibble): 002f
	Lane 08 nibble 1 adjusted value (post nibble): 0038
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
activate_spd_rom() for node 01
enable_spd_node1()
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 0 raw readback: 003c
	Lane 00 nibble 0 adjusted value (pre nibble): 003c
	Lane 00 nibble 0 adjusted value (post nibble): 003c
	Lane 01 nibble 0 raw readback: 0037
	Lane 01 nibble 0 adjusted value (pre nibble): 0037
	Lane 01 nibble 0 adjusted value (post nibble): 0037
	Lane 02 nibble 0 raw readback: 0034
	Lane 02 nibble 0 adjusted value (pre nibble): 0034
	Lane 02 nibble 0 adjusted value (post nibble): 0034
	Lane 03 nibble 0 raw readback: 0033
	Lane 03 nibble 0 adjusted value (pre nibble): 0033
	Lane 03 nibble 0 adjusted value (post nibble): 0033
	Lane 04 nibble 0 raw readback: 0031
	Lane 04 nibble 0 adjusted value (pre nibble): 0031
	Lane 04 nibble 0 adjusted value (post nibble): 0031
	Lane 05 nibble 0 raw readback: 0034
	Lane 05 nibble 0 adjusted value (pre nibble): 0034
	Lane 05 nibble 0 adjusted value (post nibble): 0034
	Lane 06 nibble 0 raw readback: 0035
	Lane 06 nibble 0 adjusted value (pre nibble): 0035
	Lane 06 nibble 0 adjusted value (post nibble): 0035
	Lane 07 nibble 0 raw readback: 0039
	Lane 07 nibble 0 adjusted value (pre nibble): 0039
	Lane 07 nibble 0 adjusted value (post nibble): 0039
	Lane 08 nibble 0 raw readback: 002f
	Lane 08 nibble 0 adjusted value (pre nibble): 002f
	Lane 08 nibble 0 adjusted value (post nibble): 002f
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 1 raw readback: 003c
	Lane 00 nibble 1 adjusted value (pre nibble): 003c
	Lane 00 nibble 1 adjusted value (post nibble): 003e
	Lane 01 nibble 1 raw readback: 0038
	Lane 01 nibble 1 adjusted value (pre nibble): 0038
	Lane 01 nibble 1 adjusted value (post nibble): 003c
	Lane 02 nibble 1 raw readback: 0034
	Lane 02 nibble 1 adjusted value (pre nibble): 0034
	Lane 02 nibble 1 adjusted value (post nibble): 003a
	Lane 03 nibble 1 raw readback: 0032
	Lane 03 nibble 1 adjusted value (pre nibble): 0032
	Lane 03 nibble 1 adjusted value (post nibble): 0039
	Lane 04 nibble 1 raw readback: 0031
	Lane 04 nibble 1 adjusted value (pre nibble): 0031
	Lane 04 nibble 1 adjusted value (post nibble): 0039
	Lane 05 nibble 1 raw readback: 0034
	Lane 05 nibble 1 adjusted value (pre nibble): 0034
	Lane 05 nibble 1 adjusted value (post nibble): 003a
	Lane 06 nibble 1 raw readback: 0035
	Lane 06 nibble 1 adjusted value (pre nibble): 0035
	Lane 06 nibble 1 adjusted value (post nibble): 003b
	Lane 07 nibble 1 raw readback: 003a
	Lane 07 nibble 1 adjusted value (pre nibble): 003a
	Lane 07 nibble 1 adjusted value (post nibble): 003d
	Lane 08 nibble 1 raw readback: 002e
	Lane 08 nibble 1 adjusted value (pre nibble): 002e
	Lane 08 nibble 1 adjusted value (post nibble): 0037
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 0 raw readback: 003c
	Lane 00 nibble 0 adjusted value (pre nibble): 003c
	Lane 00 nibble 0 adjusted value (post nibble): 003c
	Lane 01 nibble 0 raw readback: 0036
	Lane 01 nibble 0 adjusted value (pre nibble): 0036
	Lane 01 nibble 0 adjusted value (post nibble): 0036
	Lane 02 nibble 0 raw readback: 0033
	Lane 02 nibble 0 adjusted value (pre nibble): 0033
	Lane 02 nibble 0 adjusted value (post nibble): 0033
	Lane 03 nibble 0 raw readback: 0032
	Lane 03 nibble 0 adjusted value (pre nibble): 0032
	Lane 03 nibble 0 adjusted value (post nibble): 0032
	Lane 04 nibble 0 raw readback: 0030
	Lane 04 nibble 0 adjusted value (pre nibble): 0030
	Lane 04 nibble 0 adjusted value (post nibble): 0030
	Lane 05 nibble 0 raw readback: 0033
	Lane 05 nibble 0 adjusted value (pre nibble): 0033
	Lane 05 nibble 0 adjusted value (post nibble): 0033
	Lane 06 nibble 0 raw readback: 0034
	Lane 06 nibble 0 adjusted value (pre nibble): 0034
	Lane 06 nibble 0 adjusted value (post nibble): 0034
	Lane 07 nibble 0 raw readback: 0039
	Lane 07 nibble 0 adjusted value (pre nibble): 0039
	Lane 07 nibble 0 adjusted value (post nibble): 0039
	Lane 08 nibble 0 raw readback: 002d
	Lane 08 nibble 0 adjusted value (pre nibble): 002d
	Lane 08 nibble 0 adjusted value (post nibble): 002d
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 1 raw readback: 003c
	Lane 00 nibble 1 adjusted value (pre nibble): 003c
	Lane 00 nibble 1 adjusted value (post nibble): 003e
	Lane 01 nibble 1 raw readback: 0037
	Lane 01 nibble 1 adjusted value (pre nibble): 0037
	Lane 01 nibble 1 adjusted value (post nibble): 003c
	Lane 02 nibble 1 raw readback: 0033
	Lane 02 nibble 1 adjusted value (pre nibble): 0033
	Lane 02 nibble 1 adjusted value (post nibble): 003a
	Lane 03 nibble 1 raw readback: 0032
	Lane 03 nibble 1 adjusted value (pre nibble): 0032
	Lane 03 nibble 1 adjusted value (post nibble): 0039
	Lane 04 nibble 1 raw readback: 0030
	Lane 04 nibble 1 adjusted value (pre nibble): 0030
	Lane 04 nibble 1 adjusted value (post nibble): 0038
	Lane 05 nibble 1 raw readback: 0032
	Lane 05 nibble 1 adjusted value (pre nibble): 0032
	Lane 05 nibble 1 adjusted value (post nibble): 0039
	Lane 06 nibble 1 raw readback: 0035
	Lane 06 nibble 1 adjusted value (pre nibble): 0035
	Lane 06 nibble 1 adjusted value (post nibble): 003b
	Lane 07 nibble 1 raw readback: 0039
	Lane 07 nibble 1 adjusted value (pre nibble): 0039
	Lane 07 nibble 1 adjusted value (post nibble): 003d
	Lane 08 nibble 1 raw readback: 002e
	Lane 08 nibble 1 adjusted value (pre nibble): 002e
	Lane 08 nibble 1 adjusted value (post nibble): 0037
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 0 raw readback: 003c
	Lane 00 nibble 0 adjusted value (pre nibble): 003c
	Lane 00 nibble 0 adjusted value (post nibble): 003c
	Lane 01 nibble 0 raw readback: 0039
	Lane 01 nibble 0 adjusted value (pre nibble): 0039
	Lane 01 nibble 0 adjusted value (post nibble): 0039
	Lane 02 nibble 0 raw readback: 0034
	Lane 02 nibble 0 adjusted value (pre nibble): 0034
	Lane 02 nibble 0 adjusted value (post nibble): 0034
	Lane 03 nibble 0 raw readback: 0032
	Lane 03 nibble 0 adjusted value (pre nibble): 0032
	Lane 03 nibble 0 adjusted value (post nibble): 0032
	Lane 04 nibble 0 raw readback: 0030
	Lane 04 nibble 0 adjusted value (pre nibble): 0030
	Lane 04 nibble 0 adjusted value (post nibble): 0030
	Lane 05 nibble 0 raw readback: 0035
	Lane 05 nibble 0 adjusted value (pre nibble): 0035
	Lane 05 nibble 0 adjusted value (post nibble): 0035
	Lane 06 nibble 0 raw readback: 0037
	Lane 06 nibble 0 adjusted value (pre nibble): 0037
	Lane 06 nibble 0 adjusted value (post nibble): 0037
	Lane 07 nibble 0 raw readback: 003b
	Lane 07 nibble 0 adjusted value (pre nibble): 003b
	Lane 07 nibble 0 adjusted value (post nibble): 003b
	Lane 08 nibble 0 raw readback: 002f
	Lane 08 nibble 0 adjusted value (pre nibble): 002f
	Lane 08 nibble 0 adjusted value (post nibble): 002f
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 1 raw readback: 003c
	Lane 00 nibble 1 adjusted value (pre nibble): 003c
	Lane 00 nibble 1 adjusted value (post nibble): 003e
	Lane 01 nibble 1 raw readback: 0039
	Lane 01 nibble 1 adjusted value (pre nibble): 0039
	Lane 01 nibble 1 adjusted value (post nibble): 003d
	Lane 02 nibble 1 raw readback: 0035
	Lane 02 nibble 1 adjusted value (pre nibble): 0035
	Lane 02 nibble 1 adjusted value (post nibble): 003b
	Lane 03 nibble 1 raw readback: 0033
	Lane 03 nibble 1 adjusted value (pre nibble): 0033
	Lane 03 nibble 1 adjusted value (post nibble): 003a
	Lane 04 nibble 1 raw readback: 002f
	Lane 04 nibble 1 adjusted value (pre nibble): 002f
	Lane 04 nibble 1 adjusted value (post nibble): 0038
	Lane 05 nibble 1 raw readback: 0035
	Lane 05 nibble 1 adjusted value (pre nibble): 0035
	Lane 05 nibble 1 adjusted value (post nibble): 003b
	Lane 06 nibble 1 raw readback: 0037
	Lane 06 nibble 1 adjusted value (pre nibble): 0037
	Lane 06 nibble 1 adjusted value (post nibble): 003c
	Lane 07 nibble 1 raw readback: 003a
	Lane 07 nibble 1 adjusted value (pre nibble): 003a
	Lane 07 nibble 1 adjusted value (post nibble): 003d
	Lane 08 nibble 1 raw readback: 002f
	Lane 08 nibble 1 adjusted value (pre nibble): 002f
	Lane 08 nibble 1 adjusted value (post nibble): 0038
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 0 raw readback: 003b
	Lane 00 nibble 0 adjusted value (pre nibble): 003b
	Lane 00 nibble 0 adjusted value (post nibble): 003b
	Lane 01 nibble 0 raw readback: 0038
	Lane 01 nibble 0 adjusted value (pre nibble): 0038
	Lane 01 nibble 0 adjusted value (post nibble): 0038
	Lane 02 nibble 0 raw readback: 0033
	Lane 02 nibble 0 adjusted value (pre nibble): 0033
	Lane 02 nibble 0 adjusted value (post nibble): 0033
	Lane 03 nibble 0 raw readback: 0031
	Lane 03 nibble 0 adjusted value (pre nibble): 0031
	Lane 03 nibble 0 adjusted value (post nibble): 0031
	Lane 04 nibble 0 raw readback: 002f
	Lane 04 nibble 0 adjusted value (pre nibble): 002f
	Lane 04 nibble 0 adjusted value (post nibble): 002f
	Lane 05 nibble 0 raw readback: 0033
	Lane 05 nibble 0 adjusted value (pre nibble): 0033
	Lane 05 nibble 0 adjusted value (post nibble): 0033
	Lane 06 nibble 0 raw readback: 0036
	Lane 06 nibble 0 adjusted value (pre nibble): 0036
	Lane 06 nibble 0 adjusted value (post nibble): 0036
	Lane 07 nibble 0 raw readback: 0039
	Lane 07 nibble 0 adjusted value (pre nibble): 0039
	Lane 07 nibble 0 adjusted value (post nibble): 0039
	Lane 08 nibble 0 raw readback: 002e
	Lane 08 nibble 0 adjusted value (pre nibble): 002e
	Lane 08 nibble 0 adjusted value (post nibble): 002e
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 1 raw readback: 003c
	Lane 00 nibble 1 adjusted value (pre nibble): 003c
	Lane 00 nibble 1 adjusted value (post nibble): 003e
	Lane 01 nibble 1 raw readback: 0038
	Lane 01 nibble 1 adjusted value (pre nibble): 0038
	Lane 01 nibble 1 adjusted value (post nibble): 003c
	Lane 02 nibble 1 raw readback: 0033
	Lane 02 nibble 1 adjusted value (pre nibble): 0033
	Lane 02 nibble 1 adjusted value (post nibble): 003a
	Lane 03 nibble 1 raw readback: 0031
	Lane 03 nibble 1 adjusted value (pre nibble): 0031
	Lane 03 nibble 1 adjusted value (post nibble): 0039
	Lane 04 nibble 1 raw readback: 002f
	Lane 04 nibble 1 adjusted value (pre nibble): 002f
	Lane 04 nibble 1 adjusted value (post nibble): 0038
	Lane 05 nibble 1 raw readback: 0033
	Lane 05 nibble 1 adjusted value (pre nibble): 0033
	Lane 05 nibble 1 adjusted value (post nibble): 003a
	Lane 06 nibble 1 raw readback: 0035
	Lane 06 nibble 1 adjusted value (pre nibble): 0035
	Lane 06 nibble 1 adjusted value (post nibble): 003b
	Lane 07 nibble 1 raw readback: 0039
	Lane 07 nibble 1 adjusted value (pre nibble): 0039
	Lane 07 nibble 1 adjusted value (post nibble): 003d
	Lane 08 nibble 1 raw readback: 002d
	Lane 08 nibble 1 adjusted value (pre nibble): 002d
	Lane 08 nibble 1 adjusted value (post nibble): 0037
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
activate_spd_rom() for node 02
enable_spd_node2()
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 0 raw readback: 004c
	Lane 00 nibble 0 adjusted value (pre nibble): 004c
	Lane 00 nibble 0 adjusted value (post nibble): 004c
	Lane 01 nibble 0 raw readback: 0047
	Lane 01 nibble 0 adjusted value (pre nibble): 0047
	Lane 01 nibble 0 adjusted value (post nibble): 0047
	Lane 02 nibble 0 raw readback: 0045
	Lane 02 nibble 0 adjusted value (pre nibble): 0045
	Lane 02 nibble 0 adjusted value (post nibble): 0045
	Lane 03 nibble 0 raw readback: 0042
	Lane 03 nibble 0 adjusted value (pre nibble): 0042
	Lane 03 nibble 0 adjusted value (post nibble): 0042
	Lane 04 nibble 0 raw readback: 003a
	Lane 04 nibble 0 adjusted value (pre nibble): 003a
	Lane 04 nibble 0 adjusted value (post nibble): 003a
	Lane 05 nibble 0 raw readback: 003d
	Lane 05 nibble 0 adjusted value (pre nibble): 003d
	Lane 05 nibble 0 adjusted value (post nibble): 003d
	Lane 06 nibble 0 raw readback: 0040
	Lane 06 nibble 0 adjusted value (pre nibble): 0040
	Lane 06 nibble 0 adjusted value (post nibble): 0040
	Lane 07 nibble 0 raw readback: 0042
	Lane 07 nibble 0 adjusted value (pre nibble): 0042
	Lane 07 nibble 0 adjusted value (post nibble): 0042
	Lane 08 nibble 0 raw readback: 003b
	Lane 08 nibble 0 adjusted value (pre nibble): 003b
	Lane 08 nibble 0 adjusted value (post nibble): 003b
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 1 raw readback: 004b
	Lane 00 nibble 1 adjusted value (pre nibble): 004b
	Lane 00 nibble 1 adjusted value (post nibble): 0046
	Lane 01 nibble 1 raw readback: 0046
	Lane 01 nibble 1 adjusted value (pre nibble): 0046
	Lane 01 nibble 1 adjusted value (post nibble): 0043
	Lane 02 nibble 1 raw readback: 0045
	Lane 02 nibble 1 adjusted value (pre nibble): 0045
	Lane 02 nibble 1 adjusted value (post nibble): 0043
	Lane 03 nibble 1 raw readback: 0041
	Lane 03 nibble 1 adjusted value (pre nibble): 0041
	Lane 03 nibble 1 adjusted value (post nibble): 0041
	Lane 04 nibble 1 raw readback: 0039
	Lane 04 nibble 1 adjusted value (pre nibble): 0039
	Lane 04 nibble 1 adjusted value (post nibble): 003d
	Lane 05 nibble 1 raw readback: 003d
	Lane 05 nibble 1 adjusted value (pre nibble): 003d
	Lane 05 nibble 1 adjusted value (post nibble): 003f
	Lane 06 nibble 1 raw readback: 003f
	Lane 06 nibble 1 adjusted value (pre nibble): 003f
	Lane 06 nibble 1 adjusted value (post nibble): 0040
	Lane 07 nibble 1 raw readback: 0042
	Lane 07 nibble 1 adjusted value (pre nibble): 0042
	Lane 07 nibble 1 adjusted value (post nibble): 0041
	Lane 08 nibble 1 raw readback: 003b
	Lane 08 nibble 1 adjusted value (pre nibble): 003b
	Lane 08 nibble 1 adjusted value (post nibble): 003e
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 0 raw readback: 004a
	Lane 00 nibble 0 adjusted value (pre nibble): 004a
	Lane 00 nibble 0 adjusted value (post nibble): 004a
	Lane 01 nibble 0 raw readback: 0046
	Lane 01 nibble 0 adjusted value (pre nibble): 0046
	Lane 01 nibble 0 adjusted value (post nibble): 0046
	Lane 02 nibble 0 raw readback: 0043
	Lane 02 nibble 0 adjusted value (pre nibble): 0043
	Lane 02 nibble 0 adjusted value (post nibble): 0043
	Lane 03 nibble 0 raw readback: 0041
	Lane 03 nibble 0 adjusted value (pre nibble): 0041
	Lane 03 nibble 0 adjusted value (post nibble): 0041
	Lane 04 nibble 0 raw readback: 0039
	Lane 04 nibble 0 adjusted value (pre nibble): 0039
	Lane 04 nibble 0 adjusted value (post nibble): 0039
	Lane 05 nibble 0 raw readback: 003d
	Lane 05 nibble 0 adjusted value (pre nibble): 003d
	Lane 05 nibble 0 adjusted value (post nibble): 003d
	Lane 06 nibble 0 raw readback: 003f
	Lane 06 nibble 0 adjusted value (pre nibble): 003f
	Lane 06 nibble 0 adjusted value (post nibble): 003f
	Lane 07 nibble 0 raw readback: 0041
	Lane 07 nibble 0 adjusted value (pre nibble): 0041
	Lane 07 nibble 0 adjusted value (post nibble): 0041
	Lane 08 nibble 0 raw readback: 003a
	Lane 08 nibble 0 adjusted value (pre nibble): 003a
	Lane 08 nibble 0 adjusted value (post nibble): 003a
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 1 raw readback: 004a
	Lane 00 nibble 1 adjusted value (pre nibble): 004a
	Lane 00 nibble 1 adjusted value (post nibble): 0045
	Lane 01 nibble 1 raw readback: 0046
	Lane 01 nibble 1 adjusted value (pre nibble): 0046
	Lane 01 nibble 1 adjusted value (post nibble): 0043
	Lane 02 nibble 1 raw readback: 0043
	Lane 02 nibble 1 adjusted value (pre nibble): 0043
	Lane 02 nibble 1 adjusted value (post nibble): 0042
	Lane 03 nibble 1 raw readback: 0041
	Lane 03 nibble 1 adjusted value (pre nibble): 0041
	Lane 03 nibble 1 adjusted value (post nibble): 0041
	Lane 04 nibble 1 raw readback: 0038
	Lane 04 nibble 1 adjusted value (pre nibble): 0038
	Lane 04 nibble 1 adjusted value (post nibble): 003c
	Lane 05 nibble 1 raw readback: 003c
	Lane 05 nibble 1 adjusted value (pre nibble): 003c
	Lane 05 nibble 1 adjusted value (post nibble): 003e
	Lane 06 nibble 1 raw readback: 003e
	Lane 06 nibble 1 adjusted value (pre nibble): 003e
	Lane 06 nibble 1 adjusted value (post nibble): 003f
	Lane 07 nibble 1 raw readback: 0040
	Lane 07 nibble 1 adjusted value (pre nibble): 0040
	Lane 07 nibble 1 adjusted value (post nibble): 0040
	Lane 08 nibble 1 raw readback: 003a
	Lane 08 nibble 1 adjusted value (pre nibble): 003a
	Lane 08 nibble 1 adjusted value (post nibble): 003d
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 0 raw readback: 004a
	Lane 00 nibble 0 adjusted value (pre nibble): 004a
	Lane 00 nibble 0 adjusted value (post nibble): 004a
	Lane 01 nibble 0 raw readback: 0048
	Lane 01 nibble 0 adjusted value (pre nibble): 0048
	Lane 01 nibble 0 adjusted value (post nibble): 0048
	Lane 02 nibble 0 raw readback: 0045
	Lane 02 nibble 0 adjusted value (pre nibble): 0045
	Lane 02 nibble 0 adjusted value (post nibble): 0045
	Lane 03 nibble 0 raw readback: 0042
	Lane 03 nibble 0 adjusted value (pre nibble): 0042
	Lane 03 nibble 0 adjusted value (post nibble): 0042
	Lane 04 nibble 0 raw readback: 003a
	Lane 04 nibble 0 adjusted value (pre nibble): 003a
	Lane 04 nibble 0 adjusted value (post nibble): 003a
	Lane 05 nibble 0 raw readback: 003d
	Lane 05 nibble 0 adjusted value (pre nibble): 003d
	Lane 05 nibble 0 adjusted value (post nibble): 003d
	Lane 06 nibble 0 raw readback: 003f
	Lane 06 nibble 0 adjusted value (pre nibble): 003f
	Lane 06 nibble 0 adjusted value (post nibble): 003f
	Lane 07 nibble 0 raw readback: 0042
	Lane 07 nibble 0 adjusted value (pre nibble): 0042
	Lane 07 nibble 0 adjusted value (post nibble): 0042
	Lane 08 nibble 0 raw readback: 003b
	Lane 08 nibble 0 adjusted value (pre nibble): 003b
	Lane 08 nibble 0 adjusted value (post nibble): 003b
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 1 raw readback: 004b
	Lane 00 nibble 1 adjusted value (pre nibble): 004b
	Lane 00 nibble 1 adjusted value (post nibble): 0046
	Lane 01 nibble 1 raw readback: 0047
	Lane 01 nibble 1 adjusted value (pre nibble): 0047
	Lane 01 nibble 1 adjusted value (post nibble): 0044
	Lane 02 nibble 1 raw readback: 0045
	Lane 02 nibble 1 adjusted value (pre nibble): 0045
	Lane 02 nibble 1 adjusted value (post nibble): 0043
	Lane 03 nibble 1 raw readback: 0042
	Lane 03 nibble 1 adjusted value (pre nibble): 0042
	Lane 03 nibble 1 adjusted value (post nibble): 0041
	Lane 04 nibble 1 raw readback: 0039
	Lane 04 nibble 1 adjusted value (pre nibble): 0039
	Lane 04 nibble 1 adjusted value (post nibble): 003d
	Lane 05 nibble 1 raw readback: 003d
	Lane 05 nibble 1 adjusted value (pre nibble): 003d
	Lane 05 nibble 1 adjusted value (post nibble): 003f
	Lane 06 nibble 1 raw readback: 003f
	Lane 06 nibble 1 adjusted value (pre nibble): 003f
	Lane 06 nibble 1 adjusted value (post nibble): 0040
	Lane 07 nibble 1 raw readback: 0041
	Lane 07 nibble 1 adjusted value (pre nibble): 0041
	Lane 07 nibble 1 adjusted value (post nibble): 0041
	Lane 08 nibble 1 raw readback: 003c
	Lane 08 nibble 1 adjusted value (pre nibble): 003c
	Lane 08 nibble 1 adjusted value (post nibble): 003e
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 0 raw readback: 0049
	Lane 00 nibble 0 adjusted value (pre nibble): 0049
	Lane 00 nibble 0 adjusted value (post nibble): 0049
	Lane 01 nibble 0 raw readback: 0046
	Lane 01 nibble 0 adjusted value (pre nibble): 0046
	Lane 01 nibble 0 adjusted value (post nibble): 0046
	Lane 02 nibble 0 raw readback: 0043
	Lane 02 nibble 0 adjusted value (pre nibble): 0043
	Lane 02 nibble 0 adjusted value (post nibble): 0043
	Lane 03 nibble 0 raw readback: 0040
	Lane 03 nibble 0 adjusted value (pre nibble): 0040
	Lane 03 nibble 0 adjusted value (post nibble): 0040
	Lane 04 nibble 0 raw readback: 0039
	Lane 04 nibble 0 adjusted value (pre nibble): 0039
	Lane 04 nibble 0 adjusted value (post nibble): 0039
	Lane 05 nibble 0 raw readback: 003b
	Lane 05 nibble 0 adjusted value (pre nibble): 003b
	Lane 05 nibble 0 adjusted value (post nibble): 003b
	Lane 06 nibble 0 raw readback: 003d
	Lane 06 nibble 0 adjusted value (pre nibble): 003d
	Lane 06 nibble 0 adjusted value (post nibble): 003d
	Lane 07 nibble 0 raw readback: 0040
	Lane 07 nibble 0 adjusted value (pre nibble): 0040
	Lane 07 nibble 0 adjusted value (post nibble): 0040
	Lane 08 nibble 0 raw readback: 003a
	Lane 08 nibble 0 adjusted value (pre nibble): 003a
	Lane 08 nibble 0 adjusted value (post nibble): 003a
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 1 raw readback: 0048
	Lane 00 nibble 1 adjusted value (pre nibble): 0048
	Lane 00 nibble 1 adjusted value (post nibble): 0044
	Lane 01 nibble 1 raw readback: 0046
	Lane 01 nibble 1 adjusted value (pre nibble): 0046
	Lane 01 nibble 1 adjusted value (post nibble): 0043
	Lane 02 nibble 1 raw readback: 0043
	Lane 02 nibble 1 adjusted value (pre nibble): 0043
	Lane 02 nibble 1 adjusted value (post nibble): 0042
	Lane 03 nibble 1 raw readback: 0041
	Lane 03 nibble 1 adjusted value (pre nibble): 0041
	Lane 03 nibble 1 adjusted value (post nibble): 0041
	Lane 04 nibble 1 raw readback: 0038
	Lane 04 nibble 1 adjusted value (pre nibble): 0038
	Lane 04 nibble 1 adjusted value (post nibble): 003c
	Lane 05 nibble 1 raw readback: 003c
	Lane 05 nibble 1 adjusted value (pre nibble): 003c
	Lane 05 nibble 1 adjusted value (post nibble): 003e
	Lane 06 nibble 1 raw readback: 003e
	Lane 06 nibble 1 adjusted value (pre nibble): 003e
	Lane 06 nibble 1 adjusted value (post nibble): 003f
	Lane 07 nibble 1 raw readback: 003f
	Lane 07 nibble 1 adjusted value (pre nibble): 003f
	Lane 07 nibble 1 adjusted value (post nibble): 0040
	Lane 08 nibble 1 raw readback: 003a
	Lane 08 nibble 1 adjusted value (pre nibble): 003a
	Lane 08 nibble 1 adjusted value (post nibble): 003d
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
activate_spd_rom() for node 03
enable_spd_node3()
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 0 raw readback: 0044
	Lane 00 nibble 0 adjusted value (pre nibble): 0044
	Lane 00 nibble 0 adjusted value (post nibble): 0044
	Lane 01 nibble 0 raw readback: 0040
	Lane 01 nibble 0 adjusted value (pre nibble): 0040
	Lane 01 nibble 0 adjusted value (post nibble): 0040
	Lane 02 nibble 0 raw readback: 003d
	Lane 02 nibble 0 adjusted value (pre nibble): 003d
	Lane 02 nibble 0 adjusted value (post nibble): 003d
	Lane 03 nibble 0 raw readback: 003c
	Lane 03 nibble 0 adjusted value (pre nibble): 003c
	Lane 03 nibble 0 adjusted value (post nibble): 003c
	Lane 04 nibble 0 raw readback: 0039
	Lane 04 nibble 0 adjusted value (pre nibble): 0039
	Lane 04 nibble 0 adjusted value (post nibble): 0039
	Lane 05 nibble 0 raw readback: 003d
	Lane 05 nibble 0 adjusted value (pre nibble): 003d
	Lane 05 nibble 0 adjusted value (post nibble): 003d
	Lane 06 nibble 0 raw readback: 003e
	Lane 06 nibble 0 adjusted value (pre nibble): 003e
	Lane 06 nibble 0 adjusted value (post nibble): 003e
	Lane 07 nibble 0 raw readback: 0041
	Lane 07 nibble 0 adjusted value (pre nibble): 0041
	Lane 07 nibble 0 adjusted value (post nibble): 0041
	Lane 08 nibble 0 raw readback: 0037
	Lane 08 nibble 0 adjusted value (pre nibble): 0037
	Lane 08 nibble 0 adjusted value (post nibble): 0037
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 1 raw readback: 0044
	Lane 00 nibble 1 adjusted value (pre nibble): 0044
	Lane 00 nibble 1 adjusted value (post nibble): 0042
	Lane 01 nibble 1 raw readback: 0040
	Lane 01 nibble 1 adjusted value (pre nibble): 0040
	Lane 01 nibble 1 adjusted value (post nibble): 0040
	Lane 02 nibble 1 raw readback: 003d
	Lane 02 nibble 1 adjusted value (pre nibble): 003d
	Lane 02 nibble 1 adjusted value (post nibble): 003f
	Lane 03 nibble 1 raw readback: 003b
	Lane 03 nibble 1 adjusted value (pre nibble): 003b
	Lane 03 nibble 1 adjusted value (post nibble): 003e
	Lane 04 nibble 1 raw readback: 0039
	Lane 04 nibble 1 adjusted value (pre nibble): 0039
	Lane 04 nibble 1 adjusted value (post nibble): 003d
	Lane 05 nibble 1 raw readback: 003c
	Lane 05 nibble 1 adjusted value (pre nibble): 003c
	Lane 05 nibble 1 adjusted value (post nibble): 003e
	Lane 06 nibble 1 raw readback: 003d
	Lane 06 nibble 1 adjusted value (pre nibble): 003d
	Lane 06 nibble 1 adjusted value (post nibble): 003f
	Lane 07 nibble 1 raw readback: 0041
	Lane 07 nibble 1 adjusted value (pre nibble): 0041
	Lane 07 nibble 1 adjusted value (post nibble): 0041
	Lane 08 nibble 1 raw readback: 0037
	Lane 08 nibble 1 adjusted value (pre nibble): 0037
	Lane 08 nibble 1 adjusted value (post nibble): 003c
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 0 raw readback: 0045
	Lane 00 nibble 0 adjusted value (pre nibble): 0045
	Lane 00 nibble 0 adjusted value (post nibble): 0045
	Lane 01 nibble 0 raw readback: 0040
	Lane 01 nibble 0 adjusted value (pre nibble): 0040
	Lane 01 nibble 0 adjusted value (post nibble): 0040
	Lane 02 nibble 0 raw readback: 003d
	Lane 02 nibble 0 adjusted value (pre nibble): 003d
	Lane 02 nibble 0 adjusted value (post nibble): 003d
	Lane 03 nibble 0 raw readback: 003d
	Lane 03 nibble 0 adjusted value (pre nibble): 003d
	Lane 03 nibble 0 adjusted value (post nibble): 003d
	Lane 04 nibble 0 raw readback: 0039
	Lane 04 nibble 0 adjusted value (pre nibble): 0039
	Lane 04 nibble 0 adjusted value (post nibble): 0039
	Lane 05 nibble 0 raw readback: 003d
	Lane 05 nibble 0 adjusted value (pre nibble): 003d
	Lane 05 nibble 0 adjusted value (post nibble): 003d
	Lane 06 nibble 0 raw readback: 003e
	Lane 06 nibble 0 adjusted value (pre nibble): 003e
	Lane 06 nibble 0 adjusted value (post nibble): 003e
	Lane 07 nibble 0 raw readback: 0042
	Lane 07 nibble 0 adjusted value (pre nibble): 0042
	Lane 07 nibble 0 adjusted value (post nibble): 0042
	Lane 08 nibble 0 raw readback: 0037
	Lane 08 nibble 0 adjusted value (pre nibble): 0037
	Lane 08 nibble 0 adjusted value (post nibble): 0037
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 1 raw readback: 0044
	Lane 00 nibble 1 adjusted value (pre nibble): 0044
	Lane 00 nibble 1 adjusted value (post nibble): 0042
	Lane 01 nibble 1 raw readback: 0040
	Lane 01 nibble 1 adjusted value (pre nibble): 0040
	Lane 01 nibble 1 adjusted value (post nibble): 0040
	Lane 02 nibble 1 raw readback: 003d
	Lane 02 nibble 1 adjusted value (pre nibble): 003d
	Lane 02 nibble 1 adjusted value (post nibble): 003f
	Lane 03 nibble 1 raw readback: 003c
	Lane 03 nibble 1 adjusted value (pre nibble): 003c
	Lane 03 nibble 1 adjusted value (post nibble): 003e
	Lane 04 nibble 1 raw readback: 0039
	Lane 04 nibble 1 adjusted value (pre nibble): 0039
	Lane 04 nibble 1 adjusted value (post nibble): 003d
	Lane 05 nibble 1 raw readback: 003d
	Lane 05 nibble 1 adjusted value (pre nibble): 003d
	Lane 05 nibble 1 adjusted value (post nibble): 003f
	Lane 06 nibble 1 raw readback: 003f
	Lane 06 nibble 1 adjusted value (pre nibble): 003f
	Lane 06 nibble 1 adjusted value (post nibble): 0040
	Lane 07 nibble 1 raw readback: 0042
	Lane 07 nibble 1 adjusted value (pre nibble): 0042
	Lane 07 nibble 1 adjusted value (post nibble): 0041
	Lane 08 nibble 1 raw readback: 0038
	Lane 08 nibble 1 adjusted value (pre nibble): 0038
	Lane 08 nibble 1 adjusted value (post nibble): 003c
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 0 raw readback: 0046
	Lane 00 nibble 0 adjusted value (pre nibble): 0046
	Lane 00 nibble 0 adjusted value (post nibble): 0046
	Lane 01 nibble 0 raw readback: 0041
	Lane 01 nibble 0 adjusted value (pre nibble): 0041
	Lane 01 nibble 0 adjusted value (post nibble): 0041
	Lane 02 nibble 0 raw readback: 003d
	Lane 02 nibble 0 adjusted value (pre nibble): 003d
	Lane 02 nibble 0 adjusted value (post nibble): 003d
	Lane 03 nibble 0 raw readback: 003b
	Lane 03 nibble 0 adjusted value (pre nibble): 003b
	Lane 03 nibble 0 adjusted value (post nibble): 003b
	Lane 04 nibble 0 raw readback: 0039
	Lane 04 nibble 0 adjusted value (pre nibble): 0039
	Lane 04 nibble 0 adjusted value (post nibble): 0039
	Lane 05 nibble 0 raw readback: 003e
	Lane 05 nibble 0 adjusted value (pre nibble): 003e
	Lane 05 nibble 0 adjusted value (post nibble): 003e
	Lane 06 nibble 0 raw readback: 0040
	Lane 06 nibble 0 adjusted value (pre nibble): 0040
	Lane 06 nibble 0 adjusted value (post nibble): 0040
	Lane 07 nibble 0 raw readback: 0043
	Lane 07 nibble 0 adjusted value (pre nibble): 0043
	Lane 07 nibble 0 adjusted value (post nibble): 0043
	Lane 08 nibble 0 raw readback: 0037
	Lane 08 nibble 0 adjusted value (pre nibble): 0037
	Lane 08 nibble 0 adjusted value (post nibble): 0037
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 1 raw readback: 0046
	Lane 00 nibble 1 adjusted value (pre nibble): 0046
	Lane 00 nibble 1 adjusted value (post nibble): 0043
	Lane 01 nibble 1 raw readback: 0042
	Lane 01 nibble 1 adjusted value (pre nibble): 0042
	Lane 01 nibble 1 adjusted value (post nibble): 0041
	Lane 02 nibble 1 raw readback: 003d
	Lane 02 nibble 1 adjusted value (pre nibble): 003d
	Lane 02 nibble 1 adjusted value (post nibble): 003f
	Lane 03 nibble 1 raw readback: 003c
	Lane 03 nibble 1 adjusted value (pre nibble): 003c
	Lane 03 nibble 1 adjusted value (post nibble): 003e
	Lane 04 nibble 1 raw readback: 003a
	Lane 04 nibble 1 adjusted value (pre nibble): 003a
	Lane 04 nibble 1 adjusted value (post nibble): 003d
	Lane 05 nibble 1 raw readback: 003d
	Lane 05 nibble 1 adjusted value (pre nibble): 003d
	Lane 05 nibble 1 adjusted value (post nibble): 003f
	Lane 06 nibble 1 raw readback: 003f
	Lane 06 nibble 1 adjusted value (pre nibble): 003f
	Lane 06 nibble 1 adjusted value (post nibble): 0040
	Lane 07 nibble 1 raw readback: 0043
	Lane 07 nibble 1 adjusted value (pre nibble): 0043
	Lane 07 nibble 1 adjusted value (post nibble): 0042
	Lane 08 nibble 1 raw readback: 0037
	Lane 08 nibble 1 adjusted value (pre nibble): 0037
	Lane 08 nibble 1 adjusted value (post nibble): 003c
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 0 raw readback: 003a
	Lane 00 nibble 0 adjusted value (pre nibble): 003a
	Lane 00 nibble 0 adjusted value (post nibble): 003a
	Lane 01 nibble 0 raw readback: 0037
	Lane 01 nibble 0 adjusted value (pre nibble): 0037
	Lane 01 nibble 0 adjusted value (post nibble): 0037
	Lane 02 nibble 0 raw readback: 0033
	Lane 02 nibble 0 adjusted value (pre nibble): 0033
	Lane 02 nibble 0 adjusted value (post nibble): 0033
	Lane 03 nibble 0 raw readback: 0031
	Lane 03 nibble 0 adjusted value (pre nibble): 0031
	Lane 03 nibble 0 adjusted value (post nibble): 0031
	Lane 04 nibble 0 raw readback: 002e
	Lane 04 nibble 0 adjusted value (pre nibble): 002e
	Lane 04 nibble 0 adjusted value (post nibble): 002e
	Lane 05 nibble 0 raw readback: 0032
	Lane 05 nibble 0 adjusted value (pre nibble): 0032
	Lane 05 nibble 0 adjusted value (post nibble): 0032
	Lane 06 nibble 0 raw readback: 0035
	Lane 06 nibble 0 adjusted value (pre nibble): 0035
	Lane 06 nibble 0 adjusted value (post nibble): 0035
	Lane 07 nibble 0 raw readback: 0039
	Lane 07 nibble 0 adjusted value (pre nibble): 0039
	Lane 07 nibble 0 adjusted value (post nibble): 0039
	Lane 08 nibble 0 raw readback: 002e
	Lane 08 nibble 0 adjusted value (pre nibble): 002e
	Lane 08 nibble 0 adjusted value (post nibble): 002e
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 initial seed: 0041
	Lane 01 initial seed: 0041
	Lane 02 initial seed: 0041
	Lane 03 initial seed: 0041
	Lane 04 initial seed: 0041
	Lane 05 initial seed: 0041
	Lane 06 initial seed: 0041
	Lane 07 initial seed: 0041
	Lane 08 initial seed: 0041
	Lane 00 nibble 1 raw readback: 003a
	Lane 00 nibble 1 adjusted value (pre nibble): 003a
	Lane 00 nibble 1 adjusted value (post nibble): 003d
	Lane 01 nibble 1 raw readback: 0036
	Lane 01 nibble 1 adjusted value (pre nibble): 0036
	Lane 01 nibble 1 adjusted value (post nibble): 003b
	Lane 02 nibble 1 raw readback: 0032
	Lane 02 nibble 1 adjusted value (pre nibble): 0032
	Lane 02 nibble 1 adjusted value (post nibble): 0039
	Lane 03 nibble 1 raw readback: 002f
	Lane 03 nibble 1 adjusted value (pre nibble): 002f
	Lane 03 nibble 1 adjusted value (post nibble): 0038
	Lane 04 nibble 1 raw readback: 002e
	Lane 04 nibble 1 adjusted value (pre nibble): 002e
	Lane 04 nibble 1 adjusted value (post nibble): 0037
	Lane 05 nibble 1 raw readback: 0032
	Lane 05 nibble 1 adjusted value (pre nibble): 0032
	Lane 05 nibble 1 adjusted value (post nibble): 0039
	Lane 06 nibble 1 raw readback: 0034
	Lane 06 nibble 1 adjusted value (pre nibble): 0034
	Lane 06 nibble 1 adjusted value (post nibble): 003a
	Lane 07 nibble 1 raw readback: 0038
	Lane 07 nibble 1 adjusted value (pre nibble): 0038
	Lane 07 nibble 1 adjusted value (post nibble): 003c
	Lane 08 nibble 1 raw readback: 002d
	Lane 08 nibble 1 adjusted value (pre nibble): 002d
	Lane 08 nibble 1 adjusted value (post nibble): 0037
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
TrainRcvrEn: Status 2205
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
TrainRcvrEn: Status 2005
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
TrainRcvrEn: Status 2005
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
TrainRcvrEn: Status 2005
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

activate_spd_rom() for node 00
enable_spd_node0()
SetTargetFreq: Start
SetTargetFreq: Node 0: New frequency code: 0006
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 0 timing/termination pattern 00000000 20222222
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 1 timing/termination pattern 00000000 20222222
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 0 DCT 0
phyAssistedMemFnceTraining: done training node 0 DCT 0
phyAssistedMemFnceTraining: training node 0 DCT 1
phyAssistedMemFnceTraining: done training node 0 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 0 DCT 0
phyAssistedMemFnceTraining: done training node 0 DCT 0
phyAssistedMemFnceTraining: training node 0 DCT 1
phyAssistedMemFnceTraining: done training node 0 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
Preparing to send DCT 0 DIMM 0 RC10: 00 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC8: 00
Preparing to send DCT 0 DIMM 1 RC10: 00 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC8: 00
Preparing to send DCT 1 DIMM 0 RC10: 00 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC8: 00
Preparing to send DCT 1 DIMM 1 RC10: 00 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC8: 00
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 0 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR0 control word 00001578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR0 control word 00201578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR0 control word 00401578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR0 control word 00601578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0047
	Lane 00 new seed: 0047
	Lane 01 scaled delay: 0047
	Lane 01 new seed: 0047
	Lane 02 scaled delay: 0047
	Lane 02 new seed: 0047
	Lane 03 scaled delay: 0047
	Lane 03 new seed: 0047
	Lane 04 scaled delay: 0047
	Lane 04 new seed: 0047
	Lane 05 scaled delay: 0047
	Lane 05 new seed: 0047
	Lane 06 scaled delay: 0047
	Lane 06 new seed: 0047
	Lane 07 scaled delay: 0047
	Lane 07 new seed: 0047
	Lane 08 scaled delay: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 0 raw readback: 0048
	Lane 00 nibble 0 adjusted value (pre nibble): 0048
	Lane 00 nibble 0 adjusted value (post nibble): 0048
	Lane 01 nibble 0 raw readback: 0042
	Lane 01 nibble 0 adjusted value (pre nibble): 0042
	Lane 01 nibble 0 adjusted value (post nibble): 0042
	Lane 02 nibble 0 raw readback: 003f
	Lane 02 nibble 0 adjusted value (pre nibble): 003f
	Lane 02 nibble 0 adjusted value (post nibble): 003f
	Lane 03 nibble 0 raw readback: 003c
	Lane 03 nibble 0 adjusted value (pre nibble): 003c
	Lane 03 nibble 0 adjusted value (post nibble): 003c
	Lane 04 nibble 0 raw readback: 0032
	Lane 04 nibble 0 adjusted value (pre nibble): 0032
	Lane 04 nibble 0 adjusted value (post nibble): 0032
	Lane 05 nibble 0 raw readback: 0037
	Lane 05 nibble 0 adjusted value (pre nibble): 0037
	Lane 05 nibble 0 adjusted value (post nibble): 0037
	Lane 06 nibble 0 raw readback: 0038
	Lane 06 nibble 0 adjusted value (pre nibble): 0038
	Lane 06 nibble 0 adjusted value (post nibble): 0038
	Lane 07 nibble 0 raw readback: 003d
	Lane 07 nibble 0 adjusted value (pre nibble): 003d
	Lane 07 nibble 0 adjusted value (post nibble): 003d
	Lane 08 nibble 0 raw readback: 0034
	Lane 08 nibble 0 adjusted value (pre nibble): 0034
	Lane 08 nibble 0 adjusted value (post nibble): 0034
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0047
	Lane 01 new seed: 0047
	Lane 02 new seed: 0047
	Lane 03 new seed: 0047
	Lane 04 new seed: 0047
	Lane 05 new seed: 0047
	Lane 06 new seed: 0047
	Lane 07 new seed: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 1 raw readback: 0048
	Lane 00 nibble 1 adjusted value (pre nibble): 0048
	Lane 00 nibble 1 adjusted value (post nibble): 0047
	Lane 01 nibble 1 raw readback: 0043
	Lane 01 nibble 1 adjusted value (pre nibble): 0043
	Lane 01 nibble 1 adjusted value (post nibble): 0045
	Lane 02 nibble 1 raw readback: 0040
	Lane 02 nibble 1 adjusted value (pre nibble): 0040
	Lane 02 nibble 1 adjusted value (post nibble): 0043
	Lane 03 nibble 1 raw readback: 003d
	Lane 03 nibble 1 adjusted value (pre nibble): 003d
	Lane 03 nibble 1 adjusted value (post nibble): 0042
	Lane 04 nibble 1 raw readback: 0033
	Lane 04 nibble 1 adjusted value (pre nibble): 0033
	Lane 04 nibble 1 adjusted value (post nibble): 003d
	Lane 05 nibble 1 raw readback: 0036
	Lane 05 nibble 1 adjusted value (pre nibble): 0036
	Lane 05 nibble 1 adjusted value (post nibble): 003e
	Lane 06 nibble 1 raw readback: 0038
	Lane 06 nibble 1 adjusted value (pre nibble): 0038
	Lane 06 nibble 1 adjusted value (post nibble): 003f
	Lane 07 nibble 1 raw readback: 003c
	Lane 07 nibble 1 adjusted value (pre nibble): 003c
	Lane 07 nibble 1 adjusted value (post nibble): 0041
	Lane 08 nibble 1 raw readback: 0033
	Lane 08 nibble 1 adjusted value (pre nibble): 0033
	Lane 08 nibble 1 adjusted value (post nibble): 003d
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0047
	Lane 00 new seed: 0047
	Lane 01 scaled delay: 0047
	Lane 01 new seed: 0047
	Lane 02 scaled delay: 0047
	Lane 02 new seed: 0047
	Lane 03 scaled delay: 0047
	Lane 03 new seed: 0047
	Lane 04 scaled delay: 0047
	Lane 04 new seed: 0047
	Lane 05 scaled delay: 0047
	Lane 05 new seed: 0047
	Lane 06 scaled delay: 0047
	Lane 06 new seed: 0047
	Lane 07 scaled delay: 0047
	Lane 07 new seed: 0047
	Lane 08 scaled delay: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 0 raw readback: 0049
	Lane 00 nibble 0 adjusted value (pre nibble): 0049
	Lane 00 nibble 0 adjusted value (post nibble): 0049
	Lane 01 nibble 0 raw readback: 0043
	Lane 01 nibble 0 adjusted value (pre nibble): 0043
	Lane 01 nibble 0 adjusted value (post nibble): 0043
	Lane 02 nibble 0 raw readback: 003f
	Lane 02 nibble 0 adjusted value (pre nibble): 003f
	Lane 02 nibble 0 adjusted value (post nibble): 003f
	Lane 03 nibble 0 raw readback: 003d
	Lane 03 nibble 0 adjusted value (pre nibble): 003d
	Lane 03 nibble 0 adjusted value (post nibble): 003d
	Lane 04 nibble 0 raw readback: 0034
	Lane 04 nibble 0 adjusted value (pre nibble): 0034
	Lane 04 nibble 0 adjusted value (post nibble): 0034
	Lane 05 nibble 0 raw readback: 0037
	Lane 05 nibble 0 adjusted value (pre nibble): 0037
	Lane 05 nibble 0 adjusted value (post nibble): 0037
	Lane 06 nibble 0 raw readback: 0039
	Lane 06 nibble 0 adjusted value (pre nibble): 0039
	Lane 06 nibble 0 adjusted value (post nibble): 0039
	Lane 07 nibble 0 raw readback: 003e
	Lane 07 nibble 0 adjusted value (pre nibble): 003e
	Lane 07 nibble 0 adjusted value (post nibble): 003e
	Lane 08 nibble 0 raw readback: 0034
	Lane 08 nibble 0 adjusted value (pre nibble): 0034
	Lane 08 nibble 0 adjusted value (post nibble): 0034
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0047
	Lane 01 new seed: 0047
	Lane 02 new seed: 0047
	Lane 03 new seed: 0047
	Lane 04 new seed: 0047
	Lane 05 new seed: 0047
	Lane 06 new seed: 0047
	Lane 07 new seed: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 1 raw readback: 0049
	Lane 00 nibble 1 adjusted value (pre nibble): 0049
	Lane 00 nibble 1 adjusted value (post nibble): 0048
	Lane 01 nibble 1 raw readback: 0043
	Lane 01 nibble 1 adjusted value (pre nibble): 0043
	Lane 01 nibble 1 adjusted value (post nibble): 0045
	Lane 02 nibble 1 raw readback: 0041
	Lane 02 nibble 1 adjusted value (pre nibble): 0041
	Lane 02 nibble 1 adjusted value (post nibble): 0044
	Lane 03 nibble 1 raw readback: 003e
	Lane 03 nibble 1 adjusted value (pre nibble): 003e
	Lane 03 nibble 1 adjusted value (post nibble): 0042
	Lane 04 nibble 1 raw readback: 0033
	Lane 04 nibble 1 adjusted value (pre nibble): 0033
	Lane 04 nibble 1 adjusted value (post nibble): 003d
	Lane 05 nibble 1 raw readback: 0037
	Lane 05 nibble 1 adjusted value (pre nibble): 0037
	Lane 05 nibble 1 adjusted value (post nibble): 003f
	Lane 06 nibble 1 raw readback: 0039
	Lane 06 nibble 1 adjusted value (pre nibble): 0039
	Lane 06 nibble 1 adjusted value (post nibble): 0040
	Lane 07 nibble 1 raw readback: 003d
	Lane 07 nibble 1 adjusted value (pre nibble): 003d
	Lane 07 nibble 1 adjusted value (post nibble): 0042
	Lane 08 nibble 1 raw readback: 0034
	Lane 08 nibble 1 adjusted value (pre nibble): 0034
	Lane 08 nibble 1 adjusted value (post nibble): 003d
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 1 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR0 control word 00001578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR0 control word 00201578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR0 control word 00401578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR0 control word 00601578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0047
	Lane 00 new seed: 0047
	Lane 01 scaled delay: 0047
	Lane 01 new seed: 0047
	Lane 02 scaled delay: 0047
	Lane 02 new seed: 0047
	Lane 03 scaled delay: 0047
	Lane 03 new seed: 0047
	Lane 04 scaled delay: 0047
	Lane 04 new seed: 0047
	Lane 05 scaled delay: 0047
	Lane 05 new seed: 0047
	Lane 06 scaled delay: 0047
	Lane 06 new seed: 0047
	Lane 07 scaled delay: 0047
	Lane 07 new seed: 0047
	Lane 08 scaled delay: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 0 raw readback: 0048
	Lane 00 nibble 0 adjusted value (pre nibble): 0048
	Lane 00 nibble 0 adjusted value (post nibble): 0048
	Lane 01 nibble 0 raw readback: 0044
	Lane 01 nibble 0 adjusted value (pre nibble): 0044
	Lane 01 nibble 0 adjusted value (post nibble): 0044
	Lane 02 nibble 0 raw readback: 0041
	Lane 02 nibble 0 adjusted value (pre nibble): 0041
	Lane 02 nibble 0 adjusted value (post nibble): 0041
	Lane 03 nibble 0 raw readback: 003e
	Lane 03 nibble 0 adjusted value (pre nibble): 003e
	Lane 03 nibble 0 adjusted value (post nibble): 003e
	Lane 04 nibble 0 raw readback: 0033
	Lane 04 nibble 0 adjusted value (pre nibble): 0033
	Lane 04 nibble 0 adjusted value (post nibble): 0033
	Lane 05 nibble 0 raw readback: 0037
	Lane 05 nibble 0 adjusted value (pre nibble): 0037
	Lane 05 nibble 0 adjusted value (post nibble): 0037
	Lane 06 nibble 0 raw readback: 0039
	Lane 06 nibble 0 adjusted value (pre nibble): 0039
	Lane 06 nibble 0 adjusted value (post nibble): 0039
	Lane 07 nibble 0 raw readback: 003b
	Lane 07 nibble 0 adjusted value (pre nibble): 003b
	Lane 07 nibble 0 adjusted value (post nibble): 003b
	Lane 08 nibble 0 raw readback: 0034
	Lane 08 nibble 0 adjusted value (pre nibble): 0034
	Lane 08 nibble 0 adjusted value (post nibble): 0034
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0047
	Lane 01 new seed: 0047
	Lane 02 new seed: 0047
	Lane 03 new seed: 0047
	Lane 04 new seed: 0047
	Lane 05 new seed: 0047
	Lane 06 new seed: 0047
	Lane 07 new seed: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 1 raw readback: 0047
	Lane 00 nibble 1 adjusted value (pre nibble): 0047
	Lane 00 nibble 1 adjusted value (post nibble): 0047
	Lane 01 nibble 1 raw readback: 0044
	Lane 01 nibble 1 adjusted value (pre nibble): 0044
	Lane 01 nibble 1 adjusted value (post nibble): 0045
	Lane 02 nibble 1 raw readback: 0040
	Lane 02 nibble 1 adjusted value (pre nibble): 0040
	Lane 02 nibble 1 adjusted value (post nibble): 0043
	Lane 03 nibble 1 raw readback: 003e
	Lane 03 nibble 1 adjusted value (pre nibble): 003e
	Lane 03 nibble 1 adjusted value (post nibble): 0042
	Lane 04 nibble 1 raw readback: 0033
	Lane 04 nibble 1 adjusted value (pre nibble): 0033
	Lane 04 nibble 1 adjusted value (post nibble): 003d
	Lane 05 nibble 1 raw readback: 0037
	Lane 05 nibble 1 adjusted value (pre nibble): 0037
	Lane 05 nibble 1 adjusted value (post nibble): 003f
	Lane 06 nibble 1 raw readback: 0039
	Lane 06 nibble 1 adjusted value (pre nibble): 0039
	Lane 06 nibble 1 adjusted value (post nibble): 0040
	Lane 07 nibble 1 raw readback: 003c
	Lane 07 nibble 1 adjusted value (pre nibble): 003c
	Lane 07 nibble 1 adjusted value (post nibble): 0041
	Lane 08 nibble 1 raw readback: 0035
	Lane 08 nibble 1 adjusted value (pre nibble): 0035
	Lane 08 nibble 1 adjusted value (post nibble): 003e
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0047
	Lane 00 new seed: 0047
	Lane 01 scaled delay: 0047
	Lane 01 new seed: 0047
	Lane 02 scaled delay: 0047
	Lane 02 new seed: 0047
	Lane 03 scaled delay: 0047
	Lane 03 new seed: 0047
	Lane 04 scaled delay: 0047
	Lane 04 new seed: 0047
	Lane 05 scaled delay: 0047
	Lane 05 new seed: 0047
	Lane 06 scaled delay: 0047
	Lane 06 new seed: 0047
	Lane 07 scaled delay: 0047
	Lane 07 new seed: 0047
	Lane 08 scaled delay: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 0 raw readback: 0045
	Lane 00 nibble 0 adjusted value (pre nibble): 0045
	Lane 00 nibble 0 adjusted value (post nibble): 0045
	Lane 01 nibble 0 raw readback: 0041
	Lane 01 nibble 0 adjusted value (pre nibble): 0041
	Lane 01 nibble 0 adjusted value (post nibble): 0041
	Lane 02 nibble 0 raw readback: 003f
	Lane 02 nibble 0 adjusted value (pre nibble): 003f
	Lane 02 nibble 0 adjusted value (post nibble): 003f
	Lane 03 nibble 0 raw readback: 003b
	Lane 03 nibble 0 adjusted value (pre nibble): 003b
	Lane 03 nibble 0 adjusted value (post nibble): 003b
	Lane 04 nibble 0 raw readback: 0030
	Lane 04 nibble 0 adjusted value (pre nibble): 0030
	Lane 04 nibble 0 adjusted value (post nibble): 0030
	Lane 05 nibble 0 raw readback: 0034
	Lane 05 nibble 0 adjusted value (pre nibble): 0034
	Lane 05 nibble 0 adjusted value (post nibble): 0034
	Lane 06 nibble 0 raw readback: 0036
	Lane 06 nibble 0 adjusted value (pre nibble): 0036
	Lane 06 nibble 0 adjusted value (post nibble): 0036
	Lane 07 nibble 0 raw readback: 0039
	Lane 07 nibble 0 adjusted value (pre nibble): 0039
	Lane 07 nibble 0 adjusted value (post nibble): 0039
	Lane 08 nibble 0 raw readback: 0031
	Lane 08 nibble 0 adjusted value (pre nibble): 0031
	Lane 08 nibble 0 adjusted value (post nibble): 0031
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0047
	Lane 01 new seed: 0047
	Lane 02 new seed: 0047
	Lane 03 new seed: 0047
	Lane 04 new seed: 0047
	Lane 05 new seed: 0047
	Lane 06 new seed: 0047
	Lane 07 new seed: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 1 raw readback: 0045
	Lane 00 nibble 1 adjusted value (pre nibble): 0045
	Lane 00 nibble 1 adjusted value (post nibble): 0046
	Lane 01 nibble 1 raw readback: 0041
	Lane 01 nibble 1 adjusted value (pre nibble): 0041
	Lane 01 nibble 1 adjusted value (post nibble): 0044
	Lane 02 nibble 1 raw readback: 003d
	Lane 02 nibble 1 adjusted value (pre nibble): 003d
	Lane 02 nibble 1 adjusted value (post nibble): 0042
	Lane 03 nibble 1 raw readback: 003b
	Lane 03 nibble 1 adjusted value (pre nibble): 003b
	Lane 03 nibble 1 adjusted value (post nibble): 0041
	Lane 04 nibble 1 raw readback: 002f
	Lane 04 nibble 1 adjusted value (pre nibble): 002f
	Lane 04 nibble 1 adjusted value (post nibble): 003b
	Lane 05 nibble 1 raw readback: 0034
	Lane 05 nibble 1 adjusted value (pre nibble): 0034
	Lane 05 nibble 1 adjusted value (post nibble): 003d
	Lane 06 nibble 1 raw readback: 0036
	Lane 06 nibble 1 adjusted value (pre nibble): 0036
	Lane 06 nibble 1 adjusted value (post nibble): 003e
	Lane 07 nibble 1 raw readback: 0039
	Lane 07 nibble 1 adjusted value (pre nibble): 0039
	Lane 07 nibble 1 adjusted value (post nibble): 0040
	Lane 08 nibble 1 raw readback: 0032
	Lane 08 nibble 1 adjusted value (pre nibble): 0032
	Lane 08 nibble 1 adjusted value (post nibble): 003c
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 0: New frequency code: 000a
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 0 timing/termination pattern 003a3c3a 30222222
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 1 timing/termination pattern 003a3c3a 30222222
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 0 DCT 0
phyAssistedMemFnceTraining: done training node 0 DCT 0
phyAssistedMemFnceTraining: training node 0 DCT 1
phyAssistedMemFnceTraining: done training node 0 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 0 DCT 0
phyAssistedMemFnceTraining: done training node 0 DCT 0
phyAssistedMemFnceTraining: training node 0 DCT 1
phyAssistedMemFnceTraining: done training node 0 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
Preparing to send DCT 0 DIMM 0 RC10: 01 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC8: 00
Preparing to send DCT 0 DIMM 1 RC10: 01 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC8: 00
Preparing to send DCT 1 DIMM 0 RC10: 01 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC8: 00
Preparing to send DCT 1 DIMM 1 RC10: 01 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC8: 00
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 0 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR0 control word 00001978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR0 control word 00201978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR0 control word 00401978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR0 control word 00601978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0053
	Lane 00 new seed: 0053
	Lane 01 scaled delay: 0051
	Lane 01 new seed: 0051
	Lane 02 scaled delay: 004e
	Lane 02 new seed: 004e
	Lane 03 scaled delay: 004d
	Lane 03 new seed: 004d
	Lane 04 scaled delay: 0046
	Lane 04 new seed: 0046
	Lane 05 scaled delay: 0047
	Lane 05 new seed: 0047
	Lane 06 scaled delay: 0049
	Lane 06 new seed: 0049
	Lane 07 scaled delay: 004b
	Lane 07 new seed: 004b
	Lane 08 scaled delay: 0046
	Lane 08 new seed: 0046
	Lane 00 nibble 0 raw readback: 0056
	Lane 00 nibble 0 adjusted value (pre nibble): 0056
	Lane 00 nibble 0 adjusted value (post nibble): 0056
	Lane 01 nibble 0 raw readback: 004e
	Lane 01 nibble 0 adjusted value (pre nibble): 004e
	Lane 01 nibble 0 adjusted value (post nibble): 004e
	Lane 02 nibble 0 raw readback: 004a
	Lane 02 nibble 0 adjusted value (pre nibble): 004a
	Lane 02 nibble 0 adjusted value (post nibble): 004a
	Lane 03 nibble 0 raw readback: 0046
	Lane 03 nibble 0 adjusted value (pre nibble): 0046
	Lane 03 nibble 0 adjusted value (post nibble): 0046
	Lane 04 nibble 0 raw readback: 0039
	Lane 04 nibble 0 adjusted value (pre nibble): 0039
	Lane 04 nibble 0 adjusted value (post nibble): 0039
	Lane 05 nibble 0 raw readback: 003f
	Lane 05 nibble 0 adjusted value (pre nibble): 003f
	Lane 05 nibble 0 adjusted value (post nibble): 003f
	Lane 06 nibble 0 raw readback: 0042
	Lane 06 nibble 0 adjusted value (pre nibble): 0042
	Lane 06 nibble 0 adjusted value (post nibble): 0042
	Lane 07 nibble 0 raw readback: 0048
	Lane 07 nibble 0 adjusted value (pre nibble): 0048
	Lane 07 nibble 0 adjusted value (post nibble): 0048
	Lane 08 nibble 0 raw readback: 003c
	Lane 08 nibble 0 adjusted value (pre nibble): 003c
	Lane 08 nibble 0 adjusted value (post nibble): 003c
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0053
	Lane 01 new seed: 0051
	Lane 02 new seed: 004e
	Lane 03 new seed: 004d
	Lane 04 new seed: 0046
	Lane 05 new seed: 0047
	Lane 06 new seed: 0049
	Lane 07 new seed: 004b
	Lane 08 new seed: 0046
	Lane 00 nibble 1 raw readback: 0056
	Lane 00 nibble 1 adjusted value (pre nibble): 0056
	Lane 00 nibble 1 adjusted value (post nibble): 0054
	Lane 01 nibble 1 raw readback: 004f
	Lane 01 nibble 1 adjusted value (pre nibble): 004f
	Lane 01 nibble 1 adjusted value (post nibble): 0050
	Lane 02 nibble 1 raw readback: 004b
	Lane 02 nibble 1 adjusted value (pre nibble): 004b
	Lane 02 nibble 1 adjusted value (post nibble): 004c
	Lane 03 nibble 1 raw readback: 0047
	Lane 03 nibble 1 adjusted value (pre nibble): 0047
	Lane 03 nibble 1 adjusted value (post nibble): 004a
	Lane 04 nibble 1 raw readback: 0039
	Lane 04 nibble 1 adjusted value (pre nibble): 0039
	Lane 04 nibble 1 adjusted value (post nibble): 003f
	Lane 05 nibble 1 raw readback: 003e
	Lane 05 nibble 1 adjusted value (pre nibble): 003e
	Lane 05 nibble 1 adjusted value (post nibble): 0042
	Lane 06 nibble 1 raw readback: 0041
	Lane 06 nibble 1 adjusted value (pre nibble): 0041
	Lane 06 nibble 1 adjusted value (post nibble): 0045
	Lane 07 nibble 1 raw readback: 0047
	Lane 07 nibble 1 adjusted value (pre nibble): 0047
	Lane 07 nibble 1 adjusted value (post nibble): 0049
	Lane 08 nibble 1 raw readback: 003b
	Lane 08 nibble 1 adjusted value (pre nibble): 003b
	Lane 08 nibble 1 adjusted value (post nibble): 0040
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0055
	Lane 00 new seed: 0055
	Lane 01 scaled delay: 0051
	Lane 01 new seed: 0051
	Lane 02 scaled delay: 004f
	Lane 02 new seed: 004f
	Lane 03 scaled delay: 004d
	Lane 03 new seed: 004d
	Lane 04 scaled delay: 0046
	Lane 04 new seed: 0046
	Lane 05 scaled delay: 0049
	Lane 05 new seed: 0049
	Lane 06 scaled delay: 004a
	Lane 06 new seed: 004a
	Lane 07 scaled delay: 004d
	Lane 07 new seed: 004d
	Lane 08 scaled delay: 0046
	Lane 08 new seed: 0046
	Lane 00 nibble 0 raw readback: 0058
	Lane 00 nibble 0 adjusted value (pre nibble): 0058
	Lane 00 nibble 0 adjusted value (post nibble): 0058
	Lane 01 nibble 0 raw readback: 004f
	Lane 01 nibble 0 adjusted value (pre nibble): 004f
	Lane 01 nibble 0 adjusted value (post nibble): 004f
	Lane 02 nibble 0 raw readback: 004c
	Lane 02 nibble 0 adjusted value (pre nibble): 004c
	Lane 02 nibble 0 adjusted value (post nibble): 004c
	Lane 03 nibble 0 raw readback: 0047
	Lane 03 nibble 0 adjusted value (pre nibble): 0047
	Lane 03 nibble 0 adjusted value (post nibble): 0047
	Lane 04 nibble 0 raw readback: 003b
	Lane 04 nibble 0 adjusted value (pre nibble): 003b
	Lane 04 nibble 0 adjusted value (post nibble): 003b
	Lane 05 nibble 0 raw readback: 0040
	Lane 05 nibble 0 adjusted value (pre nibble): 0040
	Lane 05 nibble 0 adjusted value (post nibble): 0040
	Lane 06 nibble 0 raw readback: 0043
	Lane 06 nibble 0 adjusted value (pre nibble): 0043
	Lane 06 nibble 0 adjusted value (post nibble): 0043
	Lane 07 nibble 0 raw readback: 0049
	Lane 07 nibble 0 adjusted value (pre nibble): 0049
	Lane 07 nibble 0 adjusted value (post nibble): 0049
	Lane 08 nibble 0 raw readback: 003c
	Lane 08 nibble 0 adjusted value (pre nibble): 003c
	Lane 08 nibble 0 adjusted value (post nibble): 003c
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0055
	Lane 01 new seed: 0051
	Lane 02 new seed: 004f
	Lane 03 new seed: 004d
	Lane 04 new seed: 0046
	Lane 05 new seed: 0049
	Lane 06 new seed: 004a
	Lane 07 new seed: 004d
	Lane 08 new seed: 0046
	Lane 00 nibble 1 raw readback: 0057
	Lane 00 nibble 1 adjusted value (pre nibble): 0057
	Lane 00 nibble 1 adjusted value (post nibble): 0056
	Lane 01 nibble 1 raw readback: 004f
	Lane 01 nibble 1 adjusted value (pre nibble): 004f
	Lane 01 nibble 1 adjusted value (post nibble): 0050
	Lane 02 nibble 1 raw readback: 004c
	Lane 02 nibble 1 adjusted value (pre nibble): 004c
	Lane 02 nibble 1 adjusted value (post nibble): 004d
	Lane 03 nibble 1 raw readback: 0048
	Lane 03 nibble 1 adjusted value (pre nibble): 0048
	Lane 03 nibble 1 adjusted value (post nibble): 004a
	Lane 04 nibble 1 raw readback: 0039
	Lane 04 nibble 1 adjusted value (pre nibble): 0039
	Lane 04 nibble 1 adjusted value (post nibble): 003f
	Lane 05 nibble 1 raw readback: 003f
	Lane 05 nibble 1 adjusted value (pre nibble): 003f
	Lane 05 nibble 1 adjusted value (post nibble): 0044
	Lane 06 nibble 1 raw readback: 0042
	Lane 06 nibble 1 adjusted value (pre nibble): 0042
	Lane 06 nibble 1 adjusted value (post nibble): 0046
	Lane 07 nibble 1 raw readback: 0048
	Lane 07 nibble 1 adjusted value (pre nibble): 0048
	Lane 07 nibble 1 adjusted value (post nibble): 004a
	Lane 08 nibble 1 raw readback: 003a
	Lane 08 nibble 1 adjusted value (pre nibble): 003a
	Lane 08 nibble 1 adjusted value (post nibble): 0040
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 1 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR0 control word 00001978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR0 control word 00201978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR0 control word 00401978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR0 control word 00601978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0053
	Lane 00 new seed: 0053
	Lane 01 scaled delay: 0051
	Lane 01 new seed: 0051
	Lane 02 scaled delay: 004e
	Lane 02 new seed: 004e
	Lane 03 scaled delay: 004d
	Lane 03 new seed: 004d
	Lane 04 scaled delay: 0046
	Lane 04 new seed: 0046
	Lane 05 scaled delay: 0049
	Lane 05 new seed: 0049
	Lane 06 scaled delay: 004a
	Lane 06 new seed: 004a
	Lane 07 scaled delay: 004b
	Lane 07 new seed: 004b
	Lane 08 scaled delay: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 0 raw readback: 0055
	Lane 00 nibble 0 adjusted value (pre nibble): 0055
	Lane 00 nibble 0 adjusted value (post nibble): 0055
	Lane 01 nibble 0 raw readback: 0050
	Lane 01 nibble 0 adjusted value (pre nibble): 0050
	Lane 01 nibble 0 adjusted value (post nibble): 0050
	Lane 02 nibble 0 raw readback: 004d
	Lane 02 nibble 0 adjusted value (pre nibble): 004d
	Lane 02 nibble 0 adjusted value (post nibble): 004d
	Lane 03 nibble 0 raw readback: 0049
	Lane 03 nibble 0 adjusted value (pre nibble): 0049
	Lane 03 nibble 0 adjusted value (post nibble): 0049
	Lane 04 nibble 0 raw readback: 003b
	Lane 04 nibble 0 adjusted value (pre nibble): 003b
	Lane 04 nibble 0 adjusted value (post nibble): 003b
	Lane 05 nibble 0 raw readback: 003e
	Lane 05 nibble 0 adjusted value (pre nibble): 003e
	Lane 05 nibble 0 adjusted value (post nibble): 003e
	Lane 06 nibble 0 raw readback: 0041
	Lane 06 nibble 0 adjusted value (pre nibble): 0041
	Lane 06 nibble 0 adjusted value (post nibble): 0041
	Lane 07 nibble 0 raw readback: 0046
	Lane 07 nibble 0 adjusted value (pre nibble): 0046
	Lane 07 nibble 0 adjusted value (post nibble): 0046
	Lane 08 nibble 0 raw readback: 003d
	Lane 08 nibble 0 adjusted value (pre nibble): 003d
	Lane 08 nibble 0 adjusted value (post nibble): 003d
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0053
	Lane 01 new seed: 0051
	Lane 02 new seed: 004e
	Lane 03 new seed: 004d
	Lane 04 new seed: 0046
	Lane 05 new seed: 0049
	Lane 06 new seed: 004a
	Lane 07 new seed: 004b
	Lane 08 new seed: 0047
	Lane 00 nibble 1 raw readback: 0055
	Lane 00 nibble 1 adjusted value (pre nibble): 0055
	Lane 00 nibble 1 adjusted value (post nibble): 0054
	Lane 01 nibble 1 raw readback: 0050
	Lane 01 nibble 1 adjusted value (pre nibble): 0050
	Lane 01 nibble 1 adjusted value (post nibble): 0050
	Lane 02 nibble 1 raw readback: 004c
	Lane 02 nibble 1 adjusted value (pre nibble): 004c
	Lane 02 nibble 1 adjusted value (post nibble): 004d
	Lane 03 nibble 1 raw readback: 0049
	Lane 03 nibble 1 adjusted value (pre nibble): 0049
	Lane 03 nibble 1 adjusted value (post nibble): 004b
	Lane 04 nibble 1 raw readback: 003a
	Lane 04 nibble 1 adjusted value (pre nibble): 003a
	Lane 04 nibble 1 adjusted value (post nibble): 0040
	Lane 05 nibble 1 raw readback: 003f
	Lane 05 nibble 1 adjusted value (pre nibble): 003f
	Lane 05 nibble 1 adjusted value (post nibble): 0044
	Lane 06 nibble 1 raw readback: 0042
	Lane 06 nibble 1 adjusted value (pre nibble): 0042
	Lane 06 nibble 1 adjusted value (post nibble): 0046
	Lane 07 nibble 1 raw readback: 0046
	Lane 07 nibble 1 adjusted value (pre nibble): 0046
	Lane 07 nibble 1 adjusted value (post nibble): 0048
	Lane 08 nibble 1 raw readback: 003d
	Lane 08 nibble 1 adjusted value (pre nibble): 003d
	Lane 08 nibble 1 adjusted value (post nibble): 0042
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0052
	Lane 00 new seed: 0052
	Lane 01 scaled delay: 004f
	Lane 01 new seed: 004f
	Lane 02 scaled delay: 004d
	Lane 02 new seed: 004d
	Lane 03 scaled delay: 004b
	Lane 03 new seed: 004b
	Lane 04 scaled delay: 0043
	Lane 04 new seed: 0043
	Lane 05 scaled delay: 0046
	Lane 05 new seed: 0046
	Lane 06 scaled delay: 0047
	Lane 06 new seed: 0047
	Lane 07 scaled delay: 004a
	Lane 07 new seed: 004a
	Lane 08 scaled delay: 0045
	Lane 08 new seed: 0045
	Lane 00 nibble 0 raw readback: 0051
	Lane 00 nibble 0 adjusted value (pre nibble): 0051
	Lane 00 nibble 0 adjusted value (post nibble): 0051
	Lane 01 nibble 0 raw readback: 004d
	Lane 01 nibble 0 adjusted value (pre nibble): 004d
	Lane 01 nibble 0 adjusted value (post nibble): 004d
	Lane 02 nibble 0 raw readback: 0049
	Lane 02 nibble 0 adjusted value (pre nibble): 0049
	Lane 02 nibble 0 adjusted value (post nibble): 0049
	Lane 03 nibble 0 raw readback: 0044
	Lane 03 nibble 0 adjusted value (pre nibble): 0044
	Lane 03 nibble 0 adjusted value (post nibble): 0044
	Lane 04 nibble 0 raw readback: 0036
	Lane 04 nibble 0 adjusted value (pre nibble): 0036
	Lane 04 nibble 0 adjusted value (post nibble): 0036
	Lane 05 nibble 0 raw readback: 003b
	Lane 05 nibble 0 adjusted value (pre nibble): 003b
	Lane 05 nibble 0 adjusted value (post nibble): 003b
	Lane 06 nibble 0 raw readback: 003f
	Lane 06 nibble 0 adjusted value (pre nibble): 003f
	Lane 06 nibble 0 adjusted value (post nibble): 003f
	Lane 07 nibble 0 raw readback: 0043
	Lane 07 nibble 0 adjusted value (pre nibble): 0043
	Lane 07 nibble 0 adjusted value (post nibble): 0043
	Lane 08 nibble 0 raw readback: 0039
	Lane 08 nibble 0 adjusted value (pre nibble): 0039
	Lane 08 nibble 0 adjusted value (post nibble): 0039
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0052
	Lane 01 new seed: 004f
	Lane 02 new seed: 004d
	Lane 03 new seed: 004b
	Lane 04 new seed: 0043
	Lane 05 new seed: 0046
	Lane 06 new seed: 0047
	Lane 07 new seed: 004a
	Lane 08 new seed: 0045
	Lane 00 nibble 1 raw readback: 0051
	Lane 00 nibble 1 adjusted value (pre nibble): 0051
	Lane 00 nibble 1 adjusted value (post nibble): 0051
	Lane 01 nibble 1 raw readback: 004c
	Lane 01 nibble 1 adjusted value (pre nibble): 004c
	Lane 01 nibble 1 adjusted value (post nibble): 004d
	Lane 02 nibble 1 raw readback: 0047
	Lane 02 nibble 1 adjusted value (pre nibble): 0047
	Lane 02 nibble 1 adjusted value (post nibble): 004a
	Lane 03 nibble 1 raw readback: 0044
	Lane 03 nibble 1 adjusted value (pre nibble): 0044
	Lane 03 nibble 1 adjusted value (post nibble): 0047
	Lane 04 nibble 1 raw readback: 0035
	Lane 04 nibble 1 adjusted value (pre nibble): 0035
	Lane 04 nibble 1 adjusted value (post nibble): 003c
	Lane 05 nibble 1 raw readback: 003a
	Lane 05 nibble 1 adjusted value (pre nibble): 003a
	Lane 05 nibble 1 adjusted value (post nibble): 0040
	Lane 06 nibble 1 raw readback: 003e
	Lane 06 nibble 1 adjusted value (pre nibble): 003e
	Lane 06 nibble 1 adjusted value (post nibble): 0042
	Lane 07 nibble 1 raw readback: 0042
	Lane 07 nibble 1 adjusted value (pre nibble): 0042
	Lane 07 nibble 1 adjusted value (post nibble): 0046
	Lane 08 nibble 1 raw readback: 0038
	Lane 08 nibble 1 adjusted value (pre nibble): 0038
	Lane 08 nibble 1 adjusted value (post nibble): 003e
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
SetTargetFreq: Start
SetTargetFreq: Node 0: New frequency code: 000e
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 0 timing/termination pattern 00383a38 30222222
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 1 timing/termination pattern 00383a38 30222222
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 0 DCT 0
phyAssistedMemFnceTraining: done training node 0 DCT 0
phyAssistedMemFnceTraining: training node 0 DCT 1
phyAssistedMemFnceTraining: done training node 0 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 0 DCT 0
phyAssistedMemFnceTraining: done training node 0 DCT 0
phyAssistedMemFnceTraining: training node 0 DCT 1
phyAssistedMemFnceTraining: done training node 0 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
Preparing to send DCT 0 DIMM 0 RC10: 02 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC8: 00
Preparing to send DCT 0 DIMM 1 RC10: 02 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC8: 00
Preparing to send DCT 1 DIMM 0 RC10: 02 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC8: 00
Preparing to send DCT 1 DIMM 1 RC10: 02 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC8: 00
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 0 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR0 control word 00001b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR0 control word 00201b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR0 control word 00401b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR0 control word 00601b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0061
	Lane 00 new seed: 0061
	Lane 01 scaled delay: 005c
	Lane 01 new seed: 005c
	Lane 02 scaled delay: 0057
	Lane 02 new seed: 0057
	Lane 03 scaled delay: 0054
	Lane 03 new seed: 0054
	Lane 04 scaled delay: 0046
	Lane 04 new seed: 0046
	Lane 05 scaled delay: 004a
	Lane 05 new seed: 004a
	Lane 06 scaled delay: 004e
	Lane 06 new seed: 004e
	Lane 07 scaled delay: 0053
	Lane 07 new seed: 0053
	Lane 08 scaled delay: 0048
	Lane 08 new seed: 0048
	Lane 00 nibble 0 raw readback: 0024
	Lane 00 nibble 0 adjusted value (pre nibble): 0064
	Lane 00 nibble 0 adjusted value (post nibble): 0064
	Lane 01 nibble 0 raw readback: 005b
	Lane 01 nibble 0 adjusted value (pre nibble): 005b
	Lane 01 nibble 0 adjusted value (post nibble): 005b
	Lane 02 nibble 0 raw readback: 0055
	Lane 02 nibble 0 adjusted value (pre nibble): 0055
	Lane 02 nibble 0 adjusted value (post nibble): 0055
	Lane 03 nibble 0 raw readback: 004f
	Lane 03 nibble 0 adjusted value (pre nibble): 004f
	Lane 03 nibble 0 adjusted value (post nibble): 004f
	Lane 04 nibble 0 raw readback: 0040
	Lane 04 nibble 0 adjusted value (pre nibble): 0040
	Lane 04 nibble 0 adjusted value (post nibble): 0040
	Lane 05 nibble 0 raw readback: 0049
	Lane 05 nibble 0 adjusted value (pre nibble): 0049
	Lane 05 nibble 0 adjusted value (post nibble): 0049
	Lane 06 nibble 0 raw readback: 004c
	Lane 06 nibble 0 adjusted value (pre nibble): 004c
	Lane 06 nibble 0 adjusted value (post nibble): 004c
	Lane 07 nibble 0 raw readback: 0052
	Lane 07 nibble 0 adjusted value (pre nibble): 0052
	Lane 07 nibble 0 adjusted value (post nibble): 0052
	Lane 08 nibble 0 raw readback: 0041
	Lane 08 nibble 0 adjusted value (pre nibble): 0041
	Lane 08 nibble 0 adjusted value (post nibble): 0041
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0061
	Lane 01 new seed: 005c
	Lane 02 new seed: 0057
	Lane 03 new seed: 0054
	Lane 04 new seed: 0046
	Lane 05 new seed: 004a
	Lane 06 new seed: 004e
	Lane 07 new seed: 0053
	Lane 08 new seed: 0048
	Lane 00 nibble 1 raw readback: 0024
	Lane 00 nibble 1 adjusted value (pre nibble): 0064
	Lane 00 nibble 1 adjusted value (post nibble): 0062
	Lane 01 nibble 1 raw readback: 005c
	Lane 01 nibble 1 adjusted value (pre nibble): 005c
	Lane 01 nibble 1 adjusted value (post nibble): 005c
	Lane 02 nibble 1 raw readback: 0055
	Lane 02 nibble 1 adjusted value (pre nibble): 0055
	Lane 02 nibble 1 adjusted value (post nibble): 0056
	Lane 03 nibble 1 raw readback: 0051
	Lane 03 nibble 1 adjusted value (pre nibble): 0051
	Lane 03 nibble 1 adjusted value (post nibble): 0052
	Lane 04 nibble 1 raw readback: 0041
	Lane 04 nibble 1 adjusted value (pre nibble): 0041
	Lane 04 nibble 1 adjusted value (post nibble): 0043
	Lane 05 nibble 1 raw readback: 0047
	Lane 05 nibble 1 adjusted value (pre nibble): 0047
	Lane 05 nibble 1 adjusted value (post nibble): 0048
	Lane 06 nibble 1 raw readback: 004b
	Lane 06 nibble 1 adjusted value (pre nibble): 004b
	Lane 06 nibble 1 adjusted value (post nibble): 004c
	Lane 07 nibble 1 raw readback: 0051
	Lane 07 nibble 1 adjusted value (pre nibble): 0051
	Lane 07 nibble 1 adjusted value (post nibble): 0052
	Lane 08 nibble 1 raw readback: 0041
	Lane 08 nibble 1 adjusted value (pre nibble): 0041
	Lane 08 nibble 1 adjusted value (post nibble): 0044
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0063
	Lane 00 new seed: 0063
	Lane 01 scaled delay: 005c
	Lane 01 new seed: 005c
	Lane 02 scaled delay: 0058
	Lane 02 new seed: 0058
	Lane 03 scaled delay: 0054
	Lane 03 new seed: 0054
	Lane 04 scaled delay: 0046
	Lane 04 new seed: 0046
	Lane 05 scaled delay: 004d
	Lane 05 new seed: 004d
	Lane 06 scaled delay: 004f
	Lane 06 new seed: 004f
	Lane 07 scaled delay: 0054
	Lane 07 new seed: 0054
	Lane 08 scaled delay: 0048
	Lane 08 new seed: 0048
	Lane 00 nibble 0 raw readback: 0026
	Lane 00 nibble 0 adjusted value (pre nibble): 0066
	Lane 00 nibble 0 adjusted value (post nibble): 0066
	Lane 01 nibble 0 raw readback: 005a
	Lane 01 nibble 0 adjusted value (pre nibble): 005a
	Lane 01 nibble 0 adjusted value (post nibble): 005a
	Lane 02 nibble 0 raw readback: 0056
	Lane 02 nibble 0 adjusted value (pre nibble): 0056
	Lane 02 nibble 0 adjusted value (post nibble): 0056
	Lane 03 nibble 0 raw readback: 0050
	Lane 03 nibble 0 adjusted value (pre nibble): 0050
	Lane 03 nibble 0 adjusted value (post nibble): 0050
	Lane 04 nibble 0 raw readback: 0040
	Lane 04 nibble 0 adjusted value (pre nibble): 0040
	Lane 04 nibble 0 adjusted value (post nibble): 0040
	Lane 05 nibble 0 raw readback: 0048
	Lane 05 nibble 0 adjusted value (pre nibble): 0048
	Lane 05 nibble 0 adjusted value (post nibble): 0048
	Lane 06 nibble 0 raw readback: 004b
	Lane 06 nibble 0 adjusted value (pre nibble): 004b
	Lane 06 nibble 0 adjusted value (post nibble): 004b
	Lane 07 nibble 0 raw readback: 0052
	Lane 07 nibble 0 adjusted value (pre nibble): 0052
	Lane 07 nibble 0 adjusted value (post nibble): 0052
	Lane 08 nibble 0 raw readback: 0042
	Lane 08 nibble 0 adjusted value (pre nibble): 0042
	Lane 08 nibble 0 adjusted value (post nibble): 0042
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0063
	Lane 01 new seed: 005c
	Lane 02 new seed: 0058
	Lane 03 new seed: 0054
	Lane 04 new seed: 0046
	Lane 05 new seed: 004d
	Lane 06 new seed: 004f
	Lane 07 new seed: 0054
	Lane 08 new seed: 0048
	Lane 00 nibble 1 raw readback: 0024
	Lane 00 nibble 1 adjusted value (pre nibble): 0064
	Lane 00 nibble 1 adjusted value (post nibble): 0063
	Lane 01 nibble 1 raw readback: 005c
	Lane 01 nibble 1 adjusted value (pre nibble): 005c
	Lane 01 nibble 1 adjusted value (post nibble): 005c
	Lane 02 nibble 1 raw readback: 0056
	Lane 02 nibble 1 adjusted value (pre nibble): 0056
	Lane 02 nibble 1 adjusted value (post nibble): 0057
	Lane 03 nibble 1 raw readback: 0052
	Lane 03 nibble 1 adjusted value (pre nibble): 0052
	Lane 03 nibble 1 adjusted value (post nibble): 0053
	Lane 04 nibble 1 raw readback: 0040
	Lane 04 nibble 1 adjusted value (pre nibble): 0040
	Lane 04 nibble 1 adjusted value (post nibble): 0043
	Lane 05 nibble 1 raw readback: 0048
	Lane 05 nibble 1 adjusted value (pre nibble): 0048
	Lane 05 nibble 1 adjusted value (post nibble): 004a
	Lane 06 nibble 1 raw readback: 004b
	Lane 06 nibble 1 adjusted value (pre nibble): 004b
	Lane 06 nibble 1 adjusted value (post nibble): 004d
	Lane 07 nibble 1 raw readback: 0052
	Lane 07 nibble 1 adjusted value (pre nibble): 0052
	Lane 07 nibble 1 adjusted value (post nibble): 0053
	Lane 08 nibble 1 raw readback: 0041
	Lane 08 nibble 1 adjusted value (pre nibble): 0041
	Lane 08 nibble 1 adjusted value (post nibble): 0044
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 1 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR0 control word 00001b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR0 control word 00201b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR0 control word 00401b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR0 control word 00601b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0061
	Lane 00 new seed: 0061
	Lane 01 scaled delay: 005c
	Lane 01 new seed: 005c
	Lane 02 scaled delay: 0058
	Lane 02 new seed: 0058
	Lane 03 scaled delay: 0055
	Lane 03 new seed: 0055
	Lane 04 scaled delay: 0048
	Lane 04 new seed: 0048
	Lane 05 scaled delay: 004d
	Lane 05 new seed: 004d
	Lane 06 scaled delay: 004f
	Lane 06 new seed: 004f
	Lane 07 scaled delay: 0052
	Lane 07 new seed: 0052
	Lane 08 scaled delay: 004a
	Lane 08 new seed: 004a
	Lane 00 nibble 0 raw readback: 0024
	Lane 00 nibble 0 adjusted value (pre nibble): 0064
	Lane 00 nibble 0 adjusted value (post nibble): 0064
	Lane 01 nibble 0 raw readback: 005e
	Lane 01 nibble 0 adjusted value (pre nibble): 005e
	Lane 01 nibble 0 adjusted value (post nibble): 005e
	Lane 02 nibble 0 raw readback: 0058
	Lane 02 nibble 0 adjusted value (pre nibble): 0058
	Lane 02 nibble 0 adjusted value (post nibble): 0058
	Lane 03 nibble 0 raw readback: 0054
	Lane 03 nibble 0 adjusted value (pre nibble): 0054
	Lane 03 nibble 0 adjusted value (post nibble): 0054
	Lane 04 nibble 0 raw readback: 0041
	Lane 04 nibble 0 adjusted value (pre nibble): 0041
	Lane 04 nibble 0 adjusted value (post nibble): 0041
	Lane 05 nibble 0 raw readback: 0048
	Lane 05 nibble 0 adjusted value (pre nibble): 0048
	Lane 05 nibble 0 adjusted value (post nibble): 0048
	Lane 06 nibble 0 raw readback: 004c
	Lane 06 nibble 0 adjusted value (pre nibble): 004c
	Lane 06 nibble 0 adjusted value (post nibble): 004c
	Lane 07 nibble 0 raw readback: 0052
	Lane 07 nibble 0 adjusted value (pre nibble): 0052
	Lane 07 nibble 0 adjusted value (post nibble): 0052
	Lane 08 nibble 0 raw readback: 0044
	Lane 08 nibble 0 adjusted value (pre nibble): 0044
	Lane 08 nibble 0 adjusted value (post nibble): 0044
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0061
	Lane 01 new seed: 005c
	Lane 02 new seed: 0058
	Lane 03 new seed: 0055
	Lane 04 new seed: 0048
	Lane 05 new seed: 004d
	Lane 06 new seed: 004f
	Lane 07 new seed: 0052
	Lane 08 new seed: 004a
	Lane 00 nibble 1 raw readback: 0023
	Lane 00 nibble 1 adjusted value (pre nibble): 0063
	Lane 00 nibble 1 adjusted value (post nibble): 0062
	Lane 01 nibble 1 raw readback: 005d
	Lane 01 nibble 1 adjusted value (pre nibble): 005d
	Lane 01 nibble 1 adjusted value (post nibble): 005c
	Lane 02 nibble 1 raw readback: 0057
	Lane 02 nibble 1 adjusted value (pre nibble): 0057
	Lane 02 nibble 1 adjusted value (post nibble): 0057
	Lane 03 nibble 1 raw readback: 0053
	Lane 03 nibble 1 adjusted value (pre nibble): 0053
	Lane 03 nibble 1 adjusted value (post nibble): 0054
	Lane 04 nibble 1 raw readback: 0041
	Lane 04 nibble 1 adjusted value (pre nibble): 0041
	Lane 04 nibble 1 adjusted value (post nibble): 0044
	Lane 05 nibble 1 raw readback: 0048
	Lane 05 nibble 1 adjusted value (pre nibble): 0048
	Lane 05 nibble 1 adjusted value (post nibble): 004a
	Lane 06 nibble 1 raw readback: 004b
	Lane 06 nibble 1 adjusted value (pre nibble): 004b
	Lane 06 nibble 1 adjusted value (post nibble): 004d
	Lane 07 nibble 1 raw readback: 0051
	Lane 07 nibble 1 adjusted value (pre nibble): 0051
	Lane 07 nibble 1 adjusted value (post nibble): 0051
	Lane 08 nibble 1 raw readback: 0044
	Lane 08 nibble 1 adjusted value (pre nibble): 0044
	Lane 08 nibble 1 adjusted value (post nibble): 0047
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 005d
	Lane 00 new seed: 005d
	Lane 01 scaled delay: 0058
	Lane 01 new seed: 0058
	Lane 02 scaled delay: 0054
	Lane 02 new seed: 0054
	Lane 03 scaled delay: 0050
	Lane 03 new seed: 0050
	Lane 04 scaled delay: 0043
	Lane 04 new seed: 0043
	Lane 05 scaled delay: 0048
	Lane 05 new seed: 0048
	Lane 06 scaled delay: 004a
	Lane 06 new seed: 004a
	Lane 07 scaled delay: 004f
	Lane 07 new seed: 004f
	Lane 08 scaled delay: 0045
	Lane 08 new seed: 0045
	Lane 00 nibble 0 raw readback: 005f
	Lane 00 nibble 0 adjusted value (pre nibble): 005f
	Lane 00 nibble 0 adjusted value (post nibble): 005f
	Lane 01 nibble 0 raw readback: 0059
	Lane 01 nibble 0 adjusted value (pre nibble): 0059
	Lane 01 nibble 0 adjusted value (post nibble): 0059
	Lane 02 nibble 0 raw readback: 0053
	Lane 02 nibble 0 adjusted value (pre nibble): 0053
	Lane 02 nibble 0 adjusted value (post nibble): 0053
	Lane 03 nibble 0 raw readback: 004e
	Lane 03 nibble 0 adjusted value (pre nibble): 004e
	Lane 03 nibble 0 adjusted value (post nibble): 004e
	Lane 04 nibble 0 raw readback: 003d
	Lane 04 nibble 0 adjusted value (pre nibble): 003d
	Lane 04 nibble 0 adjusted value (post nibble): 003d
	Lane 05 nibble 0 raw readback: 0042
	Lane 05 nibble 0 adjusted value (pre nibble): 0042
	Lane 05 nibble 0 adjusted value (post nibble): 0042
	Lane 06 nibble 0 raw readback: 0047
	Lane 06 nibble 0 adjusted value (pre nibble): 0047
	Lane 06 nibble 0 adjusted value (post nibble): 0047
	Lane 07 nibble 0 raw readback: 004e
	Lane 07 nibble 0 adjusted value (pre nibble): 004e
	Lane 07 nibble 0 adjusted value (post nibble): 004e
	Lane 08 nibble 0 raw readback: 003f
	Lane 08 nibble 0 adjusted value (pre nibble): 003f
	Lane 08 nibble 0 adjusted value (post nibble): 003f
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 005d
	Lane 01 new seed: 0058
	Lane 02 new seed: 0054
	Lane 03 new seed: 0050
	Lane 04 new seed: 0043
	Lane 05 new seed: 0048
	Lane 06 new seed: 004a
	Lane 07 new seed: 004f
	Lane 08 new seed: 0045
	Lane 00 nibble 1 raw readback: 005d
	Lane 00 nibble 1 adjusted value (pre nibble): 005d
	Lane 00 nibble 1 adjusted value (post nibble): 005d
	Lane 01 nibble 1 raw readback: 0058
	Lane 01 nibble 1 adjusted value (pre nibble): 0058
	Lane 01 nibble 1 adjusted value (post nibble): 0058
	Lane 02 nibble 1 raw readback: 0051
	Lane 02 nibble 1 adjusted value (pre nibble): 0051
	Lane 02 nibble 1 adjusted value (post nibble): 0052
	Lane 03 nibble 1 raw readback: 004e
	Lane 03 nibble 1 adjusted value (pre nibble): 004e
	Lane 03 nibble 1 adjusted value (post nibble): 004f
	Lane 04 nibble 1 raw readback: 003b
	Lane 04 nibble 1 adjusted value (pre nibble): 003b
	Lane 04 nibble 1 adjusted value (post nibble): 003f
	Lane 05 nibble 1 raw readback: 0041
	Lane 05 nibble 1 adjusted value (pre nibble): 0041
	Lane 05 nibble 1 adjusted value (post nibble): 0044
	Lane 06 nibble 1 raw readback: 0047
	Lane 06 nibble 1 adjusted value (pre nibble): 0047
	Lane 06 nibble 1 adjusted value (post nibble): 0048
	Lane 07 nibble 1 raw readback: 004c
	Lane 07 nibble 1 adjusted value (pre nibble): 004c
	Lane 07 nibble 1 adjusted value (post nibble): 004d
	Lane 08 nibble 1 raw readback: 003f
	Lane 08 nibble 1 adjusted value (pre nibble): 003f
	Lane 08 nibble 1 adjusted value (post nibble): 0042
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 0: New frequency code: 0012
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 0 timing/termination pattern 00353935 30222222
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 1 timing/termination pattern 00353935 30222222
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 0 DCT 0
phyAssistedMemFnceTraining: done training node 0 DCT 0
phyAssistedMemFnceTraining: training node 0 DCT 1
phyAssistedMemFnceTraining: done training node 0 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 0 DCT 0
phyAssistedMemFnceTraining: done training node 0 DCT 0
phyAssistedMemFnceTraining: training node 0 DCT 1
phyAssistedMemFnceTraining: done training node 0 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
Preparing to send DCT 0 DIMM 0 RC10: 03 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC8: 00
Preparing to send DCT 0 DIMM 1 RC10: 03 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC8: 00
Preparing to send DCT 1 DIMM 0 RC10: 03 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC8: 00
Preparing to send DCT 1 DIMM 1 RC10: 03 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC8: 00
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 0 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR0 control word 00001d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR0 control word 00201d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR0 control word 00401d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR0 control word 00601d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 006f
	Lane 00 new seed: 006f
	Lane 01 scaled delay: 0067
	Lane 01 new seed: 0067
	Lane 02 scaled delay: 0060
	Lane 02 new seed: 0060
	Lane 03 scaled delay: 005b
	Lane 03 new seed: 005b
	Lane 04 scaled delay: 0049
	Lane 04 new seed: 0049
	Lane 05 scaled delay: 004f
	Lane 05 new seed: 004f
	Lane 06 scaled delay: 0054
	Lane 06 new seed: 0054
	Lane 07 scaled delay: 005b
	Lane 07 new seed: 005b
	Lane 08 scaled delay: 004b
	Lane 08 new seed: 004b
	Lane 00 nibble 0 raw readback: 0034
	Lane 00 nibble 0 adjusted value (pre nibble): 0074
	Lane 00 nibble 0 adjusted value (post nibble): 0074
	Lane 01 nibble 0 raw readback: 0027
	Lane 01 nibble 0 adjusted value (pre nibble): 0067
	Lane 01 nibble 0 adjusted value (post nibble): 0067
	Lane 02 nibble 0 raw readback: 0021
	Lane 02 nibble 0 adjusted value (pre nibble): 0061
	Lane 02 nibble 0 adjusted value (post nibble): 0061
	Lane 03 nibble 0 raw readback: 005d
	Lane 03 nibble 0 adjusted value (pre nibble): 005d
	Lane 03 nibble 0 adjusted value (post nibble): 005d
	Lane 04 nibble 0 raw readback: 0049
	Lane 04 nibble 0 adjusted value (pre nibble): 0049
	Lane 04 nibble 0 adjusted value (post nibble): 0049
	Lane 05 nibble 0 raw readback: 0052
	Lane 05 nibble 0 adjusted value (pre nibble): 0052
	Lane 05 nibble 0 adjusted value (post nibble): 0052
	Lane 06 nibble 0 raw readback: 0054
	Lane 06 nibble 0 adjusted value (pre nibble): 0054
	Lane 06 nibble 0 adjusted value (post nibble): 0054
	Lane 07 nibble 0 raw readback: 005e
	Lane 07 nibble 0 adjusted value (pre nibble): 005e
	Lane 07 nibble 0 adjusted value (post nibble): 005e
	Lane 08 nibble 0 raw readback: 004b
	Lane 08 nibble 0 adjusted value (pre nibble): 004b
	Lane 08 nibble 0 adjusted value (post nibble): 004b
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 006f
	Lane 01 new seed: 0067
	Lane 02 new seed: 0060
	Lane 03 new seed: 005b
	Lane 04 new seed: 0049
	Lane 05 new seed: 004f
	Lane 06 new seed: 0054
	Lane 07 new seed: 005b
	Lane 08 new seed: 004b
	Lane 00 nibble 1 raw readback: 0034
	Lane 00 nibble 1 adjusted value (pre nibble): 0074
	Lane 00 nibble 1 adjusted value (post nibble): 0071
	Lane 01 nibble 1 raw readback: 0029
	Lane 01 nibble 1 adjusted value (pre nibble): 0069
	Lane 01 nibble 1 adjusted value (post nibble): 0068
	Lane 02 nibble 1 raw readback: 0023
	Lane 02 nibble 1 adjusted value (pre nibble): 0063
	Lane 02 nibble 1 adjusted value (post nibble): 0061
	Lane 03 nibble 1 raw readback: 005e
	Lane 03 nibble 1 adjusted value (pre nibble): 005e
	Lane 03 nibble 1 adjusted value (post nibble): 005c
	Lane 04 nibble 1 raw readback: 004b
	Lane 04 nibble 1 adjusted value (pre nibble): 004b
	Lane 04 nibble 1 adjusted value (post nibble): 004a
	Lane 05 nibble 1 raw readback: 0052
	Lane 05 nibble 1 adjusted value (pre nibble): 0052
	Lane 05 nibble 1 adjusted value (post nibble): 0050
	Lane 06 nibble 1 raw readback: 0054
	Lane 06 nibble 1 adjusted value (pre nibble): 0054
	Lane 06 nibble 1 adjusted value (post nibble): 0054
	Lane 07 nibble 1 raw readback: 005d
	Lane 07 nibble 1 adjusted value (pre nibble): 005d
	Lane 07 nibble 1 adjusted value (post nibble): 005c
	Lane 08 nibble 1 raw readback: 004c
	Lane 08 nibble 1 adjusted value (pre nibble): 004c
	Lane 08 nibble 1 adjusted value (post nibble): 004b
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0070
	Lane 00 new seed: 0070
	Lane 01 scaled delay: 0067
	Lane 01 new seed: 0067
	Lane 02 scaled delay: 0061
	Lane 02 new seed: 0061
	Lane 03 scaled delay: 005d
	Lane 03 new seed: 005d
	Lane 04 scaled delay: 0049
	Lane 04 new seed: 0049
	Lane 05 scaled delay: 0052
	Lane 05 new seed: 0052
	Lane 06 scaled delay: 0055
	Lane 06 new seed: 0055
	Lane 07 scaled delay: 005d
	Lane 07 new seed: 005d
	Lane 08 scaled delay: 004b
	Lane 08 new seed: 004b
	Lane 00 nibble 0 raw readback: 0037
	Lane 00 nibble 0 adjusted value (pre nibble): 0077
	Lane 00 nibble 0 adjusted value (post nibble): 0077
	Lane 01 nibble 0 raw readback: 002a
	Lane 01 nibble 0 adjusted value (pre nibble): 006a
	Lane 01 nibble 0 adjusted value (post nibble): 006a
	Lane 02 nibble 0 raw readback: 0025
	Lane 02 nibble 0 adjusted value (pre nibble): 0065
	Lane 02 nibble 0 adjusted value (post nibble): 0065
	Lane 03 nibble 0 raw readback: 005f
	Lane 03 nibble 0 adjusted value (pre nibble): 005f
	Lane 03 nibble 0 adjusted value (post nibble): 005f
	Lane 04 nibble 0 raw readback: 004c
	Lane 04 nibble 0 adjusted value (pre nibble): 004c
	Lane 04 nibble 0 adjusted value (post nibble): 004c
	Lane 05 nibble 0 raw readback: 0053
	Lane 05 nibble 0 adjusted value (pre nibble): 0053
	Lane 05 nibble 0 adjusted value (post nibble): 0053
	Lane 06 nibble 0 raw readback: 0057
	Lane 06 nibble 0 adjusted value (pre nibble): 0057
	Lane 06 nibble 0 adjusted value (post nibble): 0057
	Lane 07 nibble 0 raw readback: 0060
	Lane 07 nibble 0 adjusted value (pre nibble): 0060
	Lane 07 nibble 0 adjusted value (post nibble): 0060
	Lane 08 nibble 0 raw readback: 004e
	Lane 08 nibble 0 adjusted value (pre nibble): 004e
	Lane 08 nibble 0 adjusted value (post nibble): 004e
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0070
	Lane 01 new seed: 0067
	Lane 02 new seed: 0061
	Lane 03 new seed: 005d
	Lane 04 new seed: 0049
	Lane 05 new seed: 0052
	Lane 06 new seed: 0055
	Lane 07 new seed: 005d
	Lane 08 new seed: 004b
	Lane 00 nibble 1 raw readback: 0035
	Lane 00 nibble 1 adjusted value (pre nibble): 0075
	Lane 00 nibble 1 adjusted value (post nibble): 0072
	Lane 01 nibble 1 raw readback: 002a
	Lane 01 nibble 1 adjusted value (pre nibble): 006a
	Lane 01 nibble 1 adjusted value (post nibble): 0068
	Lane 02 nibble 1 raw readback: 0025
	Lane 02 nibble 1 adjusted value (pre nibble): 0065
	Lane 02 nibble 1 adjusted value (post nibble): 0063
	Lane 03 nibble 1 raw readback: 0060
	Lane 03 nibble 1 adjusted value (pre nibble): 0060
	Lane 03 nibble 1 adjusted value (post nibble): 005e
	Lane 04 nibble 1 raw readback: 004a
	Lane 04 nibble 1 adjusted value (pre nibble): 004a
	Lane 04 nibble 1 adjusted value (post nibble): 0049
	Lane 05 nibble 1 raw readback: 0052
	Lane 05 nibble 1 adjusted value (pre nibble): 0052
	Lane 05 nibble 1 adjusted value (post nibble): 0052
	Lane 06 nibble 1 raw readback: 0056
	Lane 06 nibble 1 adjusted value (pre nibble): 0056
	Lane 06 nibble 1 adjusted value (post nibble): 0055
	Lane 07 nibble 1 raw readback: 005e
	Lane 07 nibble 1 adjusted value (pre nibble): 005e
	Lane 07 nibble 1 adjusted value (post nibble): 005d
	Lane 08 nibble 1 raw readback: 004b
	Lane 08 nibble 1 adjusted value (pre nibble): 004b
	Lane 08 nibble 1 adjusted value (post nibble): 004b
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 1 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR0 control word 00001d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR0 control word 00201d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR0 control word 00401d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR0 control word 00601d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 006f
	Lane 00 new seed: 006f
	Lane 01 scaled delay: 0067
	Lane 01 new seed: 0067
	Lane 02 scaled delay: 0061
	Lane 02 new seed: 0061
	Lane 03 scaled delay: 005e
	Lane 03 new seed: 005e
	Lane 04 scaled delay: 004b
	Lane 04 new seed: 004b
	Lane 05 scaled delay: 0052
	Lane 05 new seed: 0052
	Lane 06 scaled delay: 0055
	Lane 06 new seed: 0055
	Lane 07 scaled delay: 005a
	Lane 07 new seed: 005a
	Lane 08 scaled delay: 004e
	Lane 08 new seed: 004e
	Lane 00 nibble 0 raw readback: 0032
	Lane 00 nibble 0 adjusted value (pre nibble): 0072
	Lane 00 nibble 0 adjusted value (post nibble): 0072
	Lane 01 nibble 0 raw readback: 002b
	Lane 01 nibble 0 adjusted value (pre nibble): 006b
	Lane 01 nibble 0 adjusted value (post nibble): 006b
	Lane 02 nibble 0 raw readback: 0024
	Lane 02 nibble 0 adjusted value (pre nibble): 0064
	Lane 02 nibble 0 adjusted value (post nibble): 0064
	Lane 03 nibble 0 raw readback: 005f
	Lane 03 nibble 0 adjusted value (pre nibble): 005f
	Lane 03 nibble 0 adjusted value (post nibble): 005f
	Lane 04 nibble 0 raw readback: 004b
	Lane 04 nibble 0 adjusted value (pre nibble): 004b
	Lane 04 nibble 0 adjusted value (post nibble): 004b
	Lane 05 nibble 0 raw readback: 0052
	Lane 05 nibble 0 adjusted value (pre nibble): 0052
	Lane 05 nibble 0 adjusted value (post nibble): 0052
	Lane 06 nibble 0 raw readback: 0055
	Lane 06 nibble 0 adjusted value (pre nibble): 0055
	Lane 06 nibble 0 adjusted value (post nibble): 0055
	Lane 07 nibble 0 raw readback: 005b
	Lane 07 nibble 0 adjusted value (pre nibble): 005b
	Lane 07 nibble 0 adjusted value (post nibble): 005b
	Lane 08 nibble 0 raw readback: 004d
	Lane 08 nibble 0 adjusted value (pre nibble): 004d
	Lane 08 nibble 0 adjusted value (post nibble): 004d
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 006f
	Lane 01 new seed: 0067
	Lane 02 new seed: 0061
	Lane 03 new seed: 005e
	Lane 04 new seed: 004b
	Lane 05 new seed: 0052
	Lane 06 new seed: 0055
	Lane 07 new seed: 005a
	Lane 08 new seed: 004e
	Lane 00 nibble 1 raw readback: 0031
	Lane 00 nibble 1 adjusted value (pre nibble): 0071
	Lane 00 nibble 1 adjusted value (post nibble): 0070
	Lane 01 nibble 1 raw readback: 002b
	Lane 01 nibble 1 adjusted value (pre nibble): 006b
	Lane 01 nibble 1 adjusted value (post nibble): 0069
	Lane 02 nibble 1 raw readback: 0023
	Lane 02 nibble 1 adjusted value (pre nibble): 0063
	Lane 02 nibble 1 adjusted value (post nibble): 0062
	Lane 03 nibble 1 raw readback: 005f
	Lane 03 nibble 1 adjusted value (pre nibble): 005f
	Lane 03 nibble 1 adjusted value (post nibble): 005e
	Lane 04 nibble 1 raw readback: 004a
	Lane 04 nibble 1 adjusted value (pre nibble): 004a
	Lane 04 nibble 1 adjusted value (post nibble): 004a
	Lane 05 nibble 1 raw readback: 0052
	Lane 05 nibble 1 adjusted value (pre nibble): 0052
	Lane 05 nibble 1 adjusted value (post nibble): 0052
	Lane 06 nibble 1 raw readback: 0055
	Lane 06 nibble 1 adjusted value (pre nibble): 0055
	Lane 06 nibble 1 adjusted value (post nibble): 0055
	Lane 07 nibble 1 raw readback: 005c
	Lane 07 nibble 1 adjusted value (pre nibble): 005c
	Lane 07 nibble 1 adjusted value (post nibble): 005b
	Lane 08 nibble 1 raw readback: 004e
	Lane 08 nibble 1 adjusted value (pre nibble): 004e
	Lane 08 nibble 1 adjusted value (post nibble): 004e
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0069
	Lane 00 new seed: 0069
	Lane 01 scaled delay: 0063
	Lane 01 new seed: 0063
	Lane 02 scaled delay: 005b
	Lane 02 new seed: 005b
	Lane 03 scaled delay: 0058
	Lane 03 new seed: 0058
	Lane 04 scaled delay: 0045
	Lane 04 new seed: 0045
	Lane 05 scaled delay: 004b
	Lane 05 new seed: 004b
	Lane 06 scaled delay: 004f
	Lane 06 new seed: 004f
	Lane 07 scaled delay: 0055
	Lane 07 new seed: 0055
	Lane 08 scaled delay: 0048
	Lane 08 new seed: 0048
	Lane 00 nibble 0 raw readback: 002e
	Lane 00 nibble 0 adjusted value (pre nibble): 006e
	Lane 00 nibble 0 adjusted value (post nibble): 006e
	Lane 01 nibble 0 raw readback: 0027
	Lane 01 nibble 0 adjusted value (pre nibble): 0067
	Lane 01 nibble 0 adjusted value (post nibble): 0067
	Lane 02 nibble 0 raw readback: 0060
	Lane 02 nibble 0 adjusted value (pre nibble): 0060
	Lane 02 nibble 0 adjusted value (post nibble): 0060
	Lane 03 nibble 0 raw readback: 0059
	Lane 03 nibble 0 adjusted value (pre nibble): 0059
	Lane 03 nibble 0 adjusted value (post nibble): 0059
	Lane 04 nibble 0 raw readback: 0046
	Lane 04 nibble 0 adjusted value (pre nibble): 0046
	Lane 04 nibble 0 adjusted value (post nibble): 0046
	Lane 05 nibble 0 raw readback: 004c
	Lane 05 nibble 0 adjusted value (pre nibble): 004c
	Lane 05 nibble 0 adjusted value (post nibble): 004c
	Lane 06 nibble 0 raw readback: 0050
	Lane 06 nibble 0 adjusted value (pre nibble): 0050
	Lane 06 nibble 0 adjusted value (post nibble): 0050
	Lane 07 nibble 0 raw readback: 0058
	Lane 07 nibble 0 adjusted value (pre nibble): 0058
	Lane 07 nibble 0 adjusted value (post nibble): 0058
	Lane 08 nibble 0 raw readback: 0048
	Lane 08 nibble 0 adjusted value (pre nibble): 0048
	Lane 08 nibble 0 adjusted value (post nibble): 0048
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0069
	Lane 01 new seed: 0063
	Lane 02 new seed: 005b
	Lane 03 new seed: 0058
	Lane 04 new seed: 0045
	Lane 05 new seed: 004b
	Lane 06 new seed: 004f
	Lane 07 new seed: 0055
	Lane 08 new seed: 0048
	Lane 00 nibble 1 raw readback: 002d
	Lane 00 nibble 1 adjusted value (pre nibble): 006d
	Lane 00 nibble 1 adjusted value (post nibble): 006b
	Lane 01 nibble 1 raw readback: 0025
	Lane 01 nibble 1 adjusted value (pre nibble): 0065
	Lane 01 nibble 1 adjusted value (post nibble): 0064
	Lane 02 nibble 1 raw readback: 005d
	Lane 02 nibble 1 adjusted value (pre nibble): 005d
	Lane 02 nibble 1 adjusted value (post nibble): 005c
	Lane 03 nibble 1 raw readback: 005a
	Lane 03 nibble 1 adjusted value (pre nibble): 005a
	Lane 03 nibble 1 adjusted value (post nibble): 0059
	Lane 04 nibble 1 raw readback: 0043
	Lane 04 nibble 1 adjusted value (pre nibble): 0043
	Lane 04 nibble 1 adjusted value (post nibble): 0044
	Lane 05 nibble 1 raw readback: 004b
	Lane 05 nibble 1 adjusted value (pre nibble): 004b
	Lane 05 nibble 1 adjusted value (post nibble): 004b
	Lane 06 nibble 1 raw readback: 004f
	Lane 06 nibble 1 adjusted value (pre nibble): 004f
	Lane 06 nibble 1 adjusted value (post nibble): 004f
	Lane 07 nibble 1 raw readback: 0055
	Lane 07 nibble 1 adjusted value (pre nibble): 0055
	Lane 07 nibble 1 adjusted value (post nibble): 0055
	Lane 08 nibble 1 raw readback: 0047
	Lane 08 nibble 1 adjusted value (pre nibble): 0047
	Lane 08 nibble 1 adjusted value (post nibble): 0047
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
activate_spd_rom() for node 01
enable_spd_node1()
SetTargetFreq: Start
SetTargetFreq: Node 1: New frequency code: 0006
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 0 timing/termination pattern 00000000 20222222
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 1 timing/termination pattern 00000000 20222222
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 1 DCT 0
phyAssistedMemFnceTraining: done training node 1 DCT 0
phyAssistedMemFnceTraining: training node 1 DCT 1
phyAssistedMemFnceTraining: done training node 1 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 1 DCT 0
phyAssistedMemFnceTraining: done training node 1 DCT 0
phyAssistedMemFnceTraining: training node 1 DCT 1
phyAssistedMemFnceTraining: done training node 1 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
Preparing to send DCT 0 DIMM 0 RC10: 00 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC8: 00
Preparing to send DCT 0 DIMM 1 RC10: 00 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC8: 00
Preparing to send DCT 1 DIMM 0 RC10: 00 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC8: 00
Preparing to send DCT 1 DIMM 1 RC10: 00 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC8: 00
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 0 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR0 control word 00001578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR0 control word 00201578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR0 control word 00401578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR0 control word 00601578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0047
	Lane 00 new seed: 0047
	Lane 01 scaled delay: 0047
	Lane 01 new seed: 0047
	Lane 02 scaled delay: 0047
	Lane 02 new seed: 0047
	Lane 03 scaled delay: 0047
	Lane 03 new seed: 0047
	Lane 04 scaled delay: 0047
	Lane 04 new seed: 0047
	Lane 05 scaled delay: 0047
	Lane 05 new seed: 0047
	Lane 06 scaled delay: 0047
	Lane 06 new seed: 0047
	Lane 07 scaled delay: 0047
	Lane 07 new seed: 0047
	Lane 08 scaled delay: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 0 raw readback: 0041
	Lane 00 nibble 0 adjusted value (pre nibble): 0041
	Lane 00 nibble 0 adjusted value (post nibble): 0041
	Lane 01 nibble 0 raw readback: 003c
	Lane 01 nibble 0 adjusted value (pre nibble): 003c
	Lane 01 nibble 0 adjusted value (post nibble): 003c
	Lane 02 nibble 0 raw readback: 0038
	Lane 02 nibble 0 adjusted value (pre nibble): 0038
	Lane 02 nibble 0 adjusted value (post nibble): 0038
	Lane 03 nibble 0 raw readback: 0037
	Lane 03 nibble 0 adjusted value (pre nibble): 0037
	Lane 03 nibble 0 adjusted value (post nibble): 0037
	Lane 04 nibble 0 raw readback: 0034
	Lane 04 nibble 0 adjusted value (pre nibble): 0034
	Lane 04 nibble 0 adjusted value (post nibble): 0034
	Lane 05 nibble 0 raw readback: 0039
	Lane 05 nibble 0 adjusted value (pre nibble): 0039
	Lane 05 nibble 0 adjusted value (post nibble): 0039
	Lane 06 nibble 0 raw readback: 003a
	Lane 06 nibble 0 adjusted value (pre nibble): 003a
	Lane 06 nibble 0 adjusted value (post nibble): 003a
	Lane 07 nibble 0 raw readback: 003e
	Lane 07 nibble 0 adjusted value (pre nibble): 003e
	Lane 07 nibble 0 adjusted value (post nibble): 003e
	Lane 08 nibble 0 raw readback: 0032
	Lane 08 nibble 0 adjusted value (pre nibble): 0032
	Lane 08 nibble 0 adjusted value (post nibble): 0032
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0047
	Lane 01 new seed: 0047
	Lane 02 new seed: 0047
	Lane 03 new seed: 0047
	Lane 04 new seed: 0047
	Lane 05 new seed: 0047
	Lane 06 new seed: 0047
	Lane 07 new seed: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 1 raw readback: 0040
	Lane 00 nibble 1 adjusted value (pre nibble): 0040
	Lane 00 nibble 1 adjusted value (post nibble): 0043
	Lane 01 nibble 1 raw readback: 003b
	Lane 01 nibble 1 adjusted value (pre nibble): 003b
	Lane 01 nibble 1 adjusted value (post nibble): 0041
	Lane 02 nibble 1 raw readback: 0037
	Lane 02 nibble 1 adjusted value (pre nibble): 0037
	Lane 02 nibble 1 adjusted value (post nibble): 003f
	Lane 03 nibble 1 raw readback: 0036
	Lane 03 nibble 1 adjusted value (pre nibble): 0036
	Lane 03 nibble 1 adjusted value (post nibble): 003e
	Lane 04 nibble 1 raw readback: 0034
	Lane 04 nibble 1 adjusted value (pre nibble): 0034
	Lane 04 nibble 1 adjusted value (post nibble): 003d
	Lane 05 nibble 1 raw readback: 0037
	Lane 05 nibble 1 adjusted value (pre nibble): 0037
	Lane 05 nibble 1 adjusted value (post nibble): 003f
	Lane 06 nibble 1 raw readback: 003a
	Lane 06 nibble 1 adjusted value (pre nibble): 003a
	Lane 06 nibble 1 adjusted value (post nibble): 0040
	Lane 07 nibble 1 raw readback: 003e
	Lane 07 nibble 1 adjusted value (pre nibble): 003e
	Lane 07 nibble 1 adjusted value (post nibble): 0042
	Lane 08 nibble 1 raw readback: 0031
	Lane 08 nibble 1 adjusted value (pre nibble): 0031
	Lane 08 nibble 1 adjusted value (post nibble): 003c
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0047
	Lane 00 new seed: 0047
	Lane 01 scaled delay: 0047
	Lane 01 new seed: 0047
	Lane 02 scaled delay: 0047
	Lane 02 new seed: 0047
	Lane 03 scaled delay: 0047
	Lane 03 new seed: 0047
	Lane 04 scaled delay: 0047
	Lane 04 new seed: 0047
	Lane 05 scaled delay: 0047
	Lane 05 new seed: 0047
	Lane 06 scaled delay: 0047
	Lane 06 new seed: 0047
	Lane 07 scaled delay: 0047
	Lane 07 new seed: 0047
	Lane 08 scaled delay: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 0 raw readback: 0040
	Lane 00 nibble 0 adjusted value (pre nibble): 0040
	Lane 00 nibble 0 adjusted value (post nibble): 0040
	Lane 01 nibble 0 raw readback: 003a
	Lane 01 nibble 0 adjusted value (pre nibble): 003a
	Lane 01 nibble 0 adjusted value (post nibble): 003a
	Lane 02 nibble 0 raw readback: 0037
	Lane 02 nibble 0 adjusted value (pre nibble): 0037
	Lane 02 nibble 0 adjusted value (post nibble): 0037
	Lane 03 nibble 0 raw readback: 0036
	Lane 03 nibble 0 adjusted value (pre nibble): 0036
	Lane 03 nibble 0 adjusted value (post nibble): 0036
	Lane 04 nibble 0 raw readback: 0033
	Lane 04 nibble 0 adjusted value (pre nibble): 0033
	Lane 04 nibble 0 adjusted value (post nibble): 0033
	Lane 05 nibble 0 raw readback: 0037
	Lane 05 nibble 0 adjusted value (pre nibble): 0037
	Lane 05 nibble 0 adjusted value (post nibble): 0037
	Lane 06 nibble 0 raw readback: 0038
	Lane 06 nibble 0 adjusted value (pre nibble): 0038
	Lane 06 nibble 0 adjusted value (post nibble): 0038
	Lane 07 nibble 0 raw readback: 003e
	Lane 07 nibble 0 adjusted value (pre nibble): 003e
	Lane 07 nibble 0 adjusted value (post nibble): 003e
	Lane 08 nibble 0 raw readback: 0030
	Lane 08 nibble 0 adjusted value (pre nibble): 0030
	Lane 08 nibble 0 adjusted value (post nibble): 0030
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0047
	Lane 01 new seed: 0047
	Lane 02 new seed: 0047
	Lane 03 new seed: 0047
	Lane 04 new seed: 0047
	Lane 05 new seed: 0047
	Lane 06 new seed: 0047
	Lane 07 new seed: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 1 raw readback: 0040
	Lane 00 nibble 1 adjusted value (pre nibble): 0040
	Lane 00 nibble 1 adjusted value (post nibble): 0043
	Lane 01 nibble 1 raw readback: 003c
	Lane 01 nibble 1 adjusted value (pre nibble): 003c
	Lane 01 nibble 1 adjusted value (post nibble): 0041
	Lane 02 nibble 1 raw readback: 0037
	Lane 02 nibble 1 adjusted value (pre nibble): 0037
	Lane 02 nibble 1 adjusted value (post nibble): 003f
	Lane 03 nibble 1 raw readback: 0036
	Lane 03 nibble 1 adjusted value (pre nibble): 0036
	Lane 03 nibble 1 adjusted value (post nibble): 003e
	Lane 04 nibble 1 raw readback: 0033
	Lane 04 nibble 1 adjusted value (pre nibble): 0033
	Lane 04 nibble 1 adjusted value (post nibble): 003d
	Lane 05 nibble 1 raw readback: 0037
	Lane 05 nibble 1 adjusted value (pre nibble): 0037
	Lane 05 nibble 1 adjusted value (post nibble): 003f
	Lane 06 nibble 1 raw readback: 0039
	Lane 06 nibble 1 adjusted value (pre nibble): 0039
	Lane 06 nibble 1 adjusted value (post nibble): 0040
	Lane 07 nibble 1 raw readback: 003e
	Lane 07 nibble 1 adjusted value (pre nibble): 003e
	Lane 07 nibble 1 adjusted value (post nibble): 0042
	Lane 08 nibble 1 raw readback: 0031
	Lane 08 nibble 1 adjusted value (pre nibble): 0031
	Lane 08 nibble 1 adjusted value (post nibble): 003c
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 1 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR0 control word 00001578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR0 control word 00201578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR0 control word 00401578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR0 control word 00601578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0047
	Lane 00 new seed: 0047
	Lane 01 scaled delay: 0047
	Lane 01 new seed: 0047
	Lane 02 scaled delay: 0047
	Lane 02 new seed: 0047
	Lane 03 scaled delay: 0047
	Lane 03 new seed: 0047
	Lane 04 scaled delay: 0047
	Lane 04 new seed: 0047
	Lane 05 scaled delay: 0047
	Lane 05 new seed: 0047
	Lane 06 scaled delay: 0047
	Lane 06 new seed: 0047
	Lane 07 scaled delay: 0047
	Lane 07 new seed: 0047
	Lane 08 scaled delay: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 0 raw readback: 0041
	Lane 00 nibble 0 adjusted value (pre nibble): 0041
	Lane 00 nibble 0 adjusted value (post nibble): 0041
	Lane 01 nibble 0 raw readback: 003d
	Lane 01 nibble 0 adjusted value (pre nibble): 003d
	Lane 01 nibble 0 adjusted value (post nibble): 003d
	Lane 02 nibble 0 raw readback: 0038
	Lane 02 nibble 0 adjusted value (pre nibble): 0038
	Lane 02 nibble 0 adjusted value (post nibble): 0038
	Lane 03 nibble 0 raw readback: 0036
	Lane 03 nibble 0 adjusted value (pre nibble): 0036
	Lane 03 nibble 0 adjusted value (post nibble): 0036
	Lane 04 nibble 0 raw readback: 0033
	Lane 04 nibble 0 adjusted value (pre nibble): 0033
	Lane 04 nibble 0 adjusted value (post nibble): 0033
	Lane 05 nibble 0 raw readback: 0039
	Lane 05 nibble 0 adjusted value (pre nibble): 0039
	Lane 05 nibble 0 adjusted value (post nibble): 0039
	Lane 06 nibble 0 raw readback: 003a
	Lane 06 nibble 0 adjusted value (pre nibble): 003a
	Lane 06 nibble 0 adjusted value (post nibble): 003a
	Lane 07 nibble 0 raw readback: 0040
	Lane 07 nibble 0 adjusted value (pre nibble): 0040
	Lane 07 nibble 0 adjusted value (post nibble): 0040
	Lane 08 nibble 0 raw readback: 0031
	Lane 08 nibble 0 adjusted value (pre nibble): 0031
	Lane 08 nibble 0 adjusted value (post nibble): 0031
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0047
	Lane 01 new seed: 0047
	Lane 02 new seed: 0047
	Lane 03 new seed: 0047
	Lane 04 new seed: 0047
	Lane 05 new seed: 0047
	Lane 06 new seed: 0047
	Lane 07 new seed: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 1 raw readback: 0042
	Lane 00 nibble 1 adjusted value (pre nibble): 0042
	Lane 00 nibble 1 adjusted value (post nibble): 0044
	Lane 01 nibble 1 raw readback: 003e
	Lane 01 nibble 1 adjusted value (pre nibble): 003e
	Lane 01 nibble 1 adjusted value (post nibble): 0042
	Lane 02 nibble 1 raw readback: 0039
	Lane 02 nibble 1 adjusted value (pre nibble): 0039
	Lane 02 nibble 1 adjusted value (post nibble): 0040
	Lane 03 nibble 1 raw readback: 0036
	Lane 03 nibble 1 adjusted value (pre nibble): 0036
	Lane 03 nibble 1 adjusted value (post nibble): 003e
	Lane 04 nibble 1 raw readback: 0033
	Lane 04 nibble 1 adjusted value (pre nibble): 0033
	Lane 04 nibble 1 adjusted value (post nibble): 003d
	Lane 05 nibble 1 raw readback: 0038
	Lane 05 nibble 1 adjusted value (pre nibble): 0038
	Lane 05 nibble 1 adjusted value (post nibble): 003f
	Lane 06 nibble 1 raw readback: 003a
	Lane 06 nibble 1 adjusted value (pre nibble): 003a
	Lane 06 nibble 1 adjusted value (post nibble): 0040
	Lane 07 nibble 1 raw readback: 0040
	Lane 07 nibble 1 adjusted value (pre nibble): 0040
	Lane 07 nibble 1 adjusted value (post nibble): 0043
	Lane 08 nibble 1 raw readback: 0031
	Lane 08 nibble 1 adjusted value (pre nibble): 0031
	Lane 08 nibble 1 adjusted value (post nibble): 003c
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0047
	Lane 00 new seed: 0047
	Lane 01 scaled delay: 0047
	Lane 01 new seed: 0047
	Lane 02 scaled delay: 0047
	Lane 02 new seed: 0047
	Lane 03 scaled delay: 0047
	Lane 03 new seed: 0047
	Lane 04 scaled delay: 0047
	Lane 04 new seed: 0047
	Lane 05 scaled delay: 0047
	Lane 05 new seed: 0047
	Lane 06 scaled delay: 0047
	Lane 06 new seed: 0047
	Lane 07 scaled delay: 0047
	Lane 07 new seed: 0047
	Lane 08 scaled delay: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 0 raw readback: 003f
	Lane 00 nibble 0 adjusted value (pre nibble): 003f
	Lane 00 nibble 0 adjusted value (post nibble): 003f
	Lane 01 nibble 0 raw readback: 003d
	Lane 01 nibble 0 adjusted value (pre nibble): 003d
	Lane 01 nibble 0 adjusted value (post nibble): 003d
	Lane 02 nibble 0 raw readback: 0037
	Lane 02 nibble 0 adjusted value (pre nibble): 0037
	Lane 02 nibble 0 adjusted value (post nibble): 0037
	Lane 03 nibble 0 raw readback: 0034
	Lane 03 nibble 0 adjusted value (pre nibble): 0034
	Lane 03 nibble 0 adjusted value (post nibble): 0034
	Lane 04 nibble 0 raw readback: 0032
	Lane 04 nibble 0 adjusted value (pre nibble): 0032
	Lane 04 nibble 0 adjusted value (post nibble): 0032
	Lane 05 nibble 0 raw readback: 0037
	Lane 05 nibble 0 adjusted value (pre nibble): 0037
	Lane 05 nibble 0 adjusted value (post nibble): 0037
	Lane 06 nibble 0 raw readback: 003a
	Lane 06 nibble 0 adjusted value (pre nibble): 003a
	Lane 06 nibble 0 adjusted value (post nibble): 003a
	Lane 07 nibble 0 raw readback: 003e
	Lane 07 nibble 0 adjusted value (pre nibble): 003e
	Lane 07 nibble 0 adjusted value (post nibble): 003e
	Lane 08 nibble 0 raw readback: 002f
	Lane 08 nibble 0 adjusted value (pre nibble): 002f
	Lane 08 nibble 0 adjusted value (post nibble): 002f
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0047
	Lane 01 new seed: 0047
	Lane 02 new seed: 0047
	Lane 03 new seed: 0047
	Lane 04 new seed: 0047
	Lane 05 new seed: 0047
	Lane 06 new seed: 0047
	Lane 07 new seed: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 1 raw readback: 0041
	Lane 00 nibble 1 adjusted value (pre nibble): 0041
	Lane 00 nibble 1 adjusted value (post nibble): 0044
	Lane 01 nibble 1 raw readback: 003c
	Lane 01 nibble 1 adjusted value (pre nibble): 003c
	Lane 01 nibble 1 adjusted value (post nibble): 0041
	Lane 02 nibble 1 raw readback: 0037
	Lane 02 nibble 1 adjusted value (pre nibble): 0037
	Lane 02 nibble 1 adjusted value (post nibble): 003f
	Lane 03 nibble 1 raw readback: 0034
	Lane 03 nibble 1 adjusted value (pre nibble): 0034
	Lane 03 nibble 1 adjusted value (post nibble): 003d
	Lane 04 nibble 1 raw readback: 0031
	Lane 04 nibble 1 adjusted value (pre nibble): 0031
	Lane 04 nibble 1 adjusted value (post nibble): 003c
	Lane 05 nibble 1 raw readback: 0037
	Lane 05 nibble 1 adjusted value (pre nibble): 0037
	Lane 05 nibble 1 adjusted value (post nibble): 003f
	Lane 06 nibble 1 raw readback: 0039
	Lane 06 nibble 1 adjusted value (pre nibble): 0039
	Lane 06 nibble 1 adjusted value (post nibble): 0040
	Lane 07 nibble 1 raw readback: 003e
	Lane 07 nibble 1 adjusted value (pre nibble): 003e
	Lane 07 nibble 1 adjusted value (post nibble): 0042
	Lane 08 nibble 1 raw readback: 002f
	Lane 08 nibble 1 adjusted value (pre nibble): 002f
	Lane 08 nibble 1 adjusted value (post nibble): 003b
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 1: New frequency code: 000a
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 0 timing/termination pattern 003a3c3a 30222222
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 1 timing/termination pattern 003a3c3a 30222222
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 1 DCT 0
phyAssistedMemFnceTraining: done training node 1 DCT 0
phyAssistedMemFnceTraining: training node 1 DCT 1
phyAssistedMemFnceTraining: done training node 1 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 1 DCT 0
phyAssistedMemFnceTraining: done training node 1 DCT 0
phyAssistedMemFnceTraining: training node 1 DCT 1
phyAssistedMemFnceTraining: done training node 1 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
Preparing to send DCT 0 DIMM 0 RC10: 01 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC8: 00
Preparing to send DCT 0 DIMM 1 RC10: 01 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC8: 00
Preparing to send DCT 1 DIMM 0 RC10: 01 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC8: 00
Preparing to send DCT 1 DIMM 1 RC10: 01 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC8: 00
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 0 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR0 control word 00001978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR0 control word 00201978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR0 control word 00401978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR0 control word 00601978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 004e
	Lane 00 new seed: 004e
	Lane 01 scaled delay: 004b
	Lane 01 new seed: 004b
	Lane 02 scaled delay: 0049
	Lane 02 new seed: 0049
	Lane 03 scaled delay: 0047
	Lane 03 new seed: 0047
	Lane 04 scaled delay: 0046
	Lane 04 new seed: 0046
	Lane 05 scaled delay: 0049
	Lane 05 new seed: 0049
	Lane 06 scaled delay: 004a
	Lane 06 new seed: 004a
	Lane 07 scaled delay: 004d
	Lane 07 new seed: 004d
	Lane 08 scaled delay: 0045
	Lane 08 new seed: 0045
	Lane 00 nibble 0 raw readback: 004d
	Lane 00 nibble 0 adjusted value (pre nibble): 004d
	Lane 00 nibble 0 adjusted value (post nibble): 004d
	Lane 01 nibble 0 raw readback: 0045
	Lane 01 nibble 0 adjusted value (pre nibble): 0045
	Lane 01 nibble 0 adjusted value (post nibble): 0045
	Lane 02 nibble 0 raw readback: 003f
	Lane 02 nibble 0 adjusted value (pre nibble): 003f
	Lane 02 nibble 0 adjusted value (post nibble): 003f
	Lane 03 nibble 0 raw readback: 003f
	Lane 03 nibble 0 adjusted value (pre nibble): 003f
	Lane 03 nibble 0 adjusted value (post nibble): 003f
	Lane 04 nibble 0 raw readback: 003c
	Lane 04 nibble 0 adjusted value (pre nibble): 003c
	Lane 04 nibble 0 adjusted value (post nibble): 003c
	Lane 05 nibble 0 raw readback: 0041
	Lane 05 nibble 0 adjusted value (pre nibble): 0041
	Lane 05 nibble 0 adjusted value (post nibble): 0041
	Lane 06 nibble 0 raw readback: 0043
	Lane 06 nibble 0 adjusted value (pre nibble): 0043
	Lane 06 nibble 0 adjusted value (post nibble): 0043
	Lane 07 nibble 0 raw readback: 0049
	Lane 07 nibble 0 adjusted value (pre nibble): 0049
	Lane 07 nibble 0 adjusted value (post nibble): 0049
	Lane 08 nibble 0 raw readback: 0039
	Lane 08 nibble 0 adjusted value (pre nibble): 0039
	Lane 08 nibble 0 adjusted value (post nibble): 0039
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 004e
	Lane 01 new seed: 004b
	Lane 02 new seed: 0049
	Lane 03 new seed: 0047
	Lane 04 new seed: 0046
	Lane 05 new seed: 0049
	Lane 06 new seed: 004a
	Lane 07 new seed: 004d
	Lane 08 new seed: 0045
	Lane 00 nibble 1 raw readback: 004c
	Lane 00 nibble 1 adjusted value (pre nibble): 004c
	Lane 00 nibble 1 adjusted value (post nibble): 004d
	Lane 01 nibble 1 raw readback: 0045
	Lane 01 nibble 1 adjusted value (pre nibble): 0045
	Lane 01 nibble 1 adjusted value (post nibble): 0048
	Lane 02 nibble 1 raw readback: 0040
	Lane 02 nibble 1 adjusted value (pre nibble): 0040
	Lane 02 nibble 1 adjusted value (post nibble): 0044
	Lane 03 nibble 1 raw readback: 003e
	Lane 03 nibble 1 adjusted value (pre nibble): 003e
	Lane 03 nibble 1 adjusted value (post nibble): 0042
	Lane 04 nibble 1 raw readback: 003b
	Lane 04 nibble 1 adjusted value (pre nibble): 003b
	Lane 04 nibble 1 adjusted value (post nibble): 0040
	Lane 05 nibble 1 raw readback: 003f
	Lane 05 nibble 1 adjusted value (pre nibble): 003f
	Lane 05 nibble 1 adjusted value (post nibble): 0044
	Lane 06 nibble 1 raw readback: 0043
	Lane 06 nibble 1 adjusted value (pre nibble): 0043
	Lane 06 nibble 1 adjusted value (post nibble): 0046
	Lane 07 nibble 1 raw readback: 0048
	Lane 07 nibble 1 adjusted value (pre nibble): 0048
	Lane 07 nibble 1 adjusted value (post nibble): 004a
	Lane 08 nibble 1 raw readback: 0038
	Lane 08 nibble 1 adjusted value (pre nibble): 0038
	Lane 08 nibble 1 adjusted value (post nibble): 003e
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 004e
	Lane 00 new seed: 004e
	Lane 01 scaled delay: 004b
	Lane 01 new seed: 004b
	Lane 02 scaled delay: 0049
	Lane 02 new seed: 0049
	Lane 03 scaled delay: 0047
	Lane 03 new seed: 0047
	Lane 04 scaled delay: 0046
	Lane 04 new seed: 0046
	Lane 05 scaled delay: 0049
	Lane 05 new seed: 0049
	Lane 06 scaled delay: 004a
	Lane 06 new seed: 004a
	Lane 07 scaled delay: 004d
	Lane 07 new seed: 004d
	Lane 08 scaled delay: 0045
	Lane 08 new seed: 0045
	Lane 00 nibble 0 raw readback: 004a
	Lane 00 nibble 0 adjusted value (pre nibble): 004a
	Lane 00 nibble 0 adjusted value (post nibble): 004a
	Lane 01 nibble 0 raw readback: 0043
	Lane 01 nibble 0 adjusted value (pre nibble): 0043
	Lane 01 nibble 0 adjusted value (post nibble): 0043
	Lane 02 nibble 0 raw readback: 003e
	Lane 02 nibble 0 adjusted value (pre nibble): 003e
	Lane 02 nibble 0 adjusted value (post nibble): 003e
	Lane 03 nibble 0 raw readback: 003e
	Lane 03 nibble 0 adjusted value (pre nibble): 003e
	Lane 03 nibble 0 adjusted value (post nibble): 003e
	Lane 04 nibble 0 raw readback: 003b
	Lane 04 nibble 0 adjusted value (pre nibble): 003b
	Lane 04 nibble 0 adjusted value (post nibble): 003b
	Lane 05 nibble 0 raw readback: 0040
	Lane 05 nibble 0 adjusted value (pre nibble): 0040
	Lane 05 nibble 0 adjusted value (post nibble): 0040
	Lane 06 nibble 0 raw readback: 0041
	Lane 06 nibble 0 adjusted value (pre nibble): 0041
	Lane 06 nibble 0 adjusted value (post nibble): 0041
	Lane 07 nibble 0 raw readback: 0047
	Lane 07 nibble 0 adjusted value (pre nibble): 0047
	Lane 07 nibble 0 adjusted value (post nibble): 0047
	Lane 08 nibble 0 raw readback: 0036
	Lane 08 nibble 0 adjusted value (pre nibble): 0036
	Lane 08 nibble 0 adjusted value (post nibble): 0036
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 004e
	Lane 01 new seed: 004b
	Lane 02 new seed: 0049
	Lane 03 new seed: 0047
	Lane 04 new seed: 0046
	Lane 05 new seed: 0049
	Lane 06 new seed: 004a
	Lane 07 new seed: 004d
	Lane 08 new seed: 0045
	Lane 00 nibble 1 raw readback: 004b
	Lane 00 nibble 1 adjusted value (pre nibble): 004b
	Lane 00 nibble 1 adjusted value (post nibble): 004c
	Lane 01 nibble 1 raw readback: 0044
	Lane 01 nibble 1 adjusted value (pre nibble): 0044
	Lane 01 nibble 1 adjusted value (post nibble): 0047
	Lane 02 nibble 1 raw readback: 003f
	Lane 02 nibble 1 adjusted value (pre nibble): 003f
	Lane 02 nibble 1 adjusted value (post nibble): 0044
	Lane 03 nibble 1 raw readback: 003e
	Lane 03 nibble 1 adjusted value (pre nibble): 003e
	Lane 03 nibble 1 adjusted value (post nibble): 0042
	Lane 04 nibble 1 raw readback: 003a
	Lane 04 nibble 1 adjusted value (pre nibble): 003a
	Lane 04 nibble 1 adjusted value (post nibble): 0040
	Lane 05 nibble 1 raw readback: 003f
	Lane 05 nibble 1 adjusted value (pre nibble): 003f
	Lane 05 nibble 1 adjusted value (post nibble): 0044
	Lane 06 nibble 1 raw readback: 0041
	Lane 06 nibble 1 adjusted value (pre nibble): 0041
	Lane 06 nibble 1 adjusted value (post nibble): 0045
	Lane 07 nibble 1 raw readback: 0048
	Lane 07 nibble 1 adjusted value (pre nibble): 0048
	Lane 07 nibble 1 adjusted value (post nibble): 004a
	Lane 08 nibble 1 raw readback: 0037
	Lane 08 nibble 1 adjusted value (pre nibble): 0037
	Lane 08 nibble 1 adjusted value (post nibble): 003e
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 1 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR0 control word 00001978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR0 control word 00201978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR0 control word 00401978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR0 control word 00601978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 004f
	Lane 00 new seed: 004f
	Lane 01 scaled delay: 004d
	Lane 01 new seed: 004d
	Lane 02 scaled delay: 004a
	Lane 02 new seed: 004a
	Lane 03 scaled delay: 0047
	Lane 03 new seed: 0047
	Lane 04 scaled delay: 0046
	Lane 04 new seed: 0046
	Lane 05 scaled delay: 0049
	Lane 05 new seed: 0049
	Lane 06 scaled delay: 004a
	Lane 06 new seed: 004a
	Lane 07 scaled delay: 004e
	Lane 07 new seed: 004e
	Lane 08 scaled delay: 0045
	Lane 08 new seed: 0045
	Lane 00 nibble 0 raw readback: 004d
	Lane 00 nibble 0 adjusted value (pre nibble): 004d
	Lane 00 nibble 0 adjusted value (post nibble): 004d
	Lane 01 nibble 0 raw readback: 0048
	Lane 01 nibble 0 adjusted value (pre nibble): 0048
	Lane 01 nibble 0 adjusted value (post nibble): 0048
	Lane 02 nibble 0 raw readback: 0042
	Lane 02 nibble 0 adjusted value (pre nibble): 0042
	Lane 02 nibble 0 adjusted value (post nibble): 0042
	Lane 03 nibble 0 raw readback: 003e
	Lane 03 nibble 0 adjusted value (pre nibble): 003e
	Lane 03 nibble 0 adjusted value (post nibble): 003e
	Lane 04 nibble 0 raw readback: 003a
	Lane 04 nibble 0 adjusted value (pre nibble): 003a
	Lane 04 nibble 0 adjusted value (post nibble): 003a
	Lane 05 nibble 0 raw readback: 0041
	Lane 05 nibble 0 adjusted value (pre nibble): 0041
	Lane 05 nibble 0 adjusted value (post nibble): 0041
	Lane 06 nibble 0 raw readback: 0045
	Lane 06 nibble 0 adjusted value (pre nibble): 0045
	Lane 06 nibble 0 adjusted value (post nibble): 0045
	Lane 07 nibble 0 raw readback: 004d
	Lane 07 nibble 0 adjusted value (pre nibble): 004d
	Lane 07 nibble 0 adjusted value (post nibble): 004d
	Lane 08 nibble 0 raw readback: 0038
	Lane 08 nibble 0 adjusted value (pre nibble): 0038
	Lane 08 nibble 0 adjusted value (post nibble): 0038
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 004f
	Lane 01 new seed: 004d
	Lane 02 new seed: 004a
	Lane 03 new seed: 0047
	Lane 04 new seed: 0046
	Lane 05 new seed: 0049
	Lane 06 new seed: 004a
	Lane 07 new seed: 004e
	Lane 08 new seed: 0045
	Lane 00 nibble 1 raw readback: 004d
	Lane 00 nibble 1 adjusted value (pre nibble): 004d
	Lane 00 nibble 1 adjusted value (post nibble): 004e
	Lane 01 nibble 1 raw readback: 0048
	Lane 01 nibble 1 adjusted value (pre nibble): 0048
	Lane 01 nibble 1 adjusted value (post nibble): 004a
	Lane 02 nibble 1 raw readback: 0042
	Lane 02 nibble 1 adjusted value (pre nibble): 0042
	Lane 02 nibble 1 adjusted value (post nibble): 0046
	Lane 03 nibble 1 raw readback: 003e
	Lane 03 nibble 1 adjusted value (pre nibble): 003e
	Lane 03 nibble 1 adjusted value (post nibble): 0042
	Lane 04 nibble 1 raw readback: 003a
	Lane 04 nibble 1 adjusted value (pre nibble): 003a
	Lane 04 nibble 1 adjusted value (post nibble): 0040
	Lane 05 nibble 1 raw readback: 0041
	Lane 05 nibble 1 adjusted value (pre nibble): 0041
	Lane 05 nibble 1 adjusted value (post nibble): 0045
	Lane 06 nibble 1 raw readback: 0045
	Lane 06 nibble 1 adjusted value (pre nibble): 0045
	Lane 06 nibble 1 adjusted value (post nibble): 0047
	Lane 07 nibble 1 raw readback: 004b
	Lane 07 nibble 1 adjusted value (pre nibble): 004b
	Lane 07 nibble 1 adjusted value (post nibble): 004c
	Lane 08 nibble 1 raw readback: 0038
	Lane 08 nibble 1 adjusted value (pre nibble): 0038
	Lane 08 nibble 1 adjusted value (post nibble): 003e
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 004f
	Lane 00 new seed: 004f
	Lane 01 scaled delay: 004b
	Lane 01 new seed: 004b
	Lane 02 scaled delay: 0049
	Lane 02 new seed: 0049
	Lane 03 scaled delay: 0046
	Lane 03 new seed: 0046
	Lane 04 scaled delay: 0045
	Lane 04 new seed: 0045
	Lane 05 scaled delay: 0049
	Lane 05 new seed: 0049
	Lane 06 scaled delay: 004a
	Lane 06 new seed: 004a
	Lane 07 scaled delay: 004d
	Lane 07 new seed: 004d
	Lane 08 scaled delay: 0043
	Lane 08 new seed: 0043
	Lane 00 nibble 0 raw readback: 004c
	Lane 00 nibble 0 adjusted value (pre nibble): 004c
	Lane 00 nibble 0 adjusted value (post nibble): 004c
	Lane 01 nibble 0 raw readback: 0045
	Lane 01 nibble 0 adjusted value (pre nibble): 0045
	Lane 01 nibble 0 adjusted value (post nibble): 0045
	Lane 02 nibble 0 raw readback: 003e
	Lane 02 nibble 0 adjusted value (pre nibble): 003e
	Lane 02 nibble 0 adjusted value (post nibble): 003e
	Lane 03 nibble 0 raw readback: 003b
	Lane 03 nibble 0 adjusted value (pre nibble): 003b
	Lane 03 nibble 0 adjusted value (post nibble): 003b
	Lane 04 nibble 0 raw readback: 0038
	Lane 04 nibble 0 adjusted value (pre nibble): 0038
	Lane 04 nibble 0 adjusted value (post nibble): 0038
	Lane 05 nibble 0 raw readback: 003f
	Lane 05 nibble 0 adjusted value (pre nibble): 003f
	Lane 05 nibble 0 adjusted value (post nibble): 003f
	Lane 06 nibble 0 raw readback: 0043
	Lane 06 nibble 0 adjusted value (pre nibble): 0043
	Lane 06 nibble 0 adjusted value (post nibble): 0043
	Lane 07 nibble 0 raw readback: 0049
	Lane 07 nibble 0 adjusted value (pre nibble): 0049
	Lane 07 nibble 0 adjusted value (post nibble): 0049
	Lane 08 nibble 0 raw readback: 0036
	Lane 08 nibble 0 adjusted value (pre nibble): 0036
	Lane 08 nibble 0 adjusted value (post nibble): 0036
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 004f
	Lane 01 new seed: 004b
	Lane 02 new seed: 0049
	Lane 03 new seed: 0046
	Lane 04 new seed: 0045
	Lane 05 new seed: 0049
	Lane 06 new seed: 004a
	Lane 07 new seed: 004d
	Lane 08 new seed: 0043
	Lane 00 nibble 1 raw readback: 004c
	Lane 00 nibble 1 adjusted value (pre nibble): 004c
	Lane 00 nibble 1 adjusted value (post nibble): 004d
	Lane 01 nibble 1 raw readback: 0046
	Lane 01 nibble 1 adjusted value (pre nibble): 0046
	Lane 01 nibble 1 adjusted value (post nibble): 0048
	Lane 02 nibble 1 raw readback: 003f
	Lane 02 nibble 1 adjusted value (pre nibble): 003f
	Lane 02 nibble 1 adjusted value (post nibble): 0044
	Lane 03 nibble 1 raw readback: 003d
	Lane 03 nibble 1 adjusted value (pre nibble): 003d
	Lane 03 nibble 1 adjusted value (post nibble): 0041
	Lane 04 nibble 1 raw readback: 0038
	Lane 04 nibble 1 adjusted value (pre nibble): 0038
	Lane 04 nibble 1 adjusted value (post nibble): 003e
	Lane 05 nibble 1 raw readback: 003f
	Lane 05 nibble 1 adjusted value (pre nibble): 003f
	Lane 05 nibble 1 adjusted value (post nibble): 0044
	Lane 06 nibble 1 raw readback: 0043
	Lane 06 nibble 1 adjusted value (pre nibble): 0043
	Lane 06 nibble 1 adjusted value (post nibble): 0046
	Lane 07 nibble 1 raw readback: 0049
	Lane 07 nibble 1 adjusted value (pre nibble): 0049
	Lane 07 nibble 1 adjusted value (post nibble): 004b
	Lane 08 nibble 1 raw readback: 0035
	Lane 08 nibble 1 adjusted value (pre nibble): 0035
	Lane 08 nibble 1 adjusted value (post nibble): 003c
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
SetTargetFreq: Start
SetTargetFreq: Node 1: New frequency code: 000e
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 0 timing/termination pattern 00383a38 30222222
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 1 timing/termination pattern 00383a38 30222222
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 1 DCT 0
phyAssistedMemFnceTraining: done training node 1 DCT 0
phyAssistedMemFnceTraining: training node 1 DCT 1
phyAssistedMemFnceTraining: done training node 1 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 1 DCT 0
phyAssistedMemFnceTraining: done training node 1 DCT 0
phyAssistedMemFnceTraining: training node 1 DCT 1
phyAssistedMemFnceTraining: done training node 1 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
Preparing to send DCT 0 DIMM 0 RC10: 02 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC8: 00
Preparing to send DCT 0 DIMM 1 RC10: 02 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC8: 00
Preparing to send DCT 1 DIMM 0 RC10: 02 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC8: 00
Preparing to send DCT 1 DIMM 1 RC10: 02 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC8: 00
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 0 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR0 control word 00001b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR0 control word 00201b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR0 control word 00401b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR0 control word 00601b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0058
	Lane 00 new seed: 0058
	Lane 01 scaled delay: 0052
	Lane 01 new seed: 0052
	Lane 02 scaled delay: 004d
	Lane 02 new seed: 004d
	Lane 03 scaled delay: 004a
	Lane 03 new seed: 004a
	Lane 04 scaled delay: 0048
	Lane 04 new seed: 0048
	Lane 05 scaled delay: 004d
	Lane 05 new seed: 004d
	Lane 06 scaled delay: 004f
	Lane 06 new seed: 004f
	Lane 07 scaled delay: 0054
	Lane 07 new seed: 0054
	Lane 08 scaled delay: 0045
	Lane 08 new seed: 0045
	Lane 00 nibble 0 raw readback: 0058
	Lane 00 nibble 0 adjusted value (pre nibble): 0058
	Lane 00 nibble 0 adjusted value (post nibble): 0058
	Lane 01 nibble 0 raw readback: 004f
	Lane 01 nibble 0 adjusted value (pre nibble): 004f
	Lane 01 nibble 0 adjusted value (post nibble): 004f
	Lane 02 nibble 0 raw readback: 0048
	Lane 02 nibble 0 adjusted value (pre nibble): 0048
	Lane 02 nibble 0 adjusted value (post nibble): 0048
	Lane 03 nibble 0 raw readback: 0048
	Lane 03 nibble 0 adjusted value (pre nibble): 0048
	Lane 03 nibble 0 adjusted value (post nibble): 0048
	Lane 04 nibble 0 raw readback: 0043
	Lane 04 nibble 0 adjusted value (pre nibble): 0043
	Lane 04 nibble 0 adjusted value (post nibble): 0043
	Lane 05 nibble 0 raw readback: 004b
	Lane 05 nibble 0 adjusted value (pre nibble): 004b
	Lane 05 nibble 0 adjusted value (post nibble): 004b
	Lane 06 nibble 0 raw readback: 004b
	Lane 06 nibble 0 adjusted value (pre nibble): 004b
	Lane 06 nibble 0 adjusted value (post nibble): 004b
	Lane 07 nibble 0 raw readback: 0054
	Lane 07 nibble 0 adjusted value (pre nibble): 0054
	Lane 07 nibble 0 adjusted value (post nibble): 0054
	Lane 08 nibble 0 raw readback: 003e
	Lane 08 nibble 0 adjusted value (pre nibble): 003e
	Lane 08 nibble 0 adjusted value (post nibble): 003e
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0058
	Lane 01 new seed: 0052
	Lane 02 new seed: 004d
	Lane 03 new seed: 004a
	Lane 04 new seed: 0048
	Lane 05 new seed: 004d
	Lane 06 new seed: 004f
	Lane 07 new seed: 0054
	Lane 08 new seed: 0045
	Lane 00 nibble 1 raw readback: 0057
	Lane 00 nibble 1 adjusted value (pre nibble): 0057
	Lane 00 nibble 1 adjusted value (post nibble): 0057
	Lane 01 nibble 1 raw readback: 004e
	Lane 01 nibble 1 adjusted value (pre nibble): 004e
	Lane 01 nibble 1 adjusted value (post nibble): 0050
	Lane 02 nibble 1 raw readback: 0048
	Lane 02 nibble 1 adjusted value (pre nibble): 0048
	Lane 02 nibble 1 adjusted value (post nibble): 004a
	Lane 03 nibble 1 raw readback: 0046
	Lane 03 nibble 1 adjusted value (pre nibble): 0046
	Lane 03 nibble 1 adjusted value (post nibble): 0048
	Lane 04 nibble 1 raw readback: 0043
	Lane 04 nibble 1 adjusted value (pre nibble): 0043
	Lane 04 nibble 1 adjusted value (post nibble): 0045
	Lane 05 nibble 1 raw readback: 0049
	Lane 05 nibble 1 adjusted value (pre nibble): 0049
	Lane 05 nibble 1 adjusted value (post nibble): 004b
	Lane 06 nibble 1 raw readback: 004a
	Lane 06 nibble 1 adjusted value (pre nibble): 004a
	Lane 06 nibble 1 adjusted value (post nibble): 004c
	Lane 07 nibble 1 raw readback: 0052
	Lane 07 nibble 1 adjusted value (pre nibble): 0052
	Lane 07 nibble 1 adjusted value (post nibble): 0053
	Lane 08 nibble 1 raw readback: 003d
	Lane 08 nibble 1 adjusted value (pre nibble): 003d
	Lane 08 nibble 1 adjusted value (post nibble): 0041
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0057
	Lane 00 new seed: 0057
	Lane 01 scaled delay: 0050
	Lane 01 new seed: 0050
	Lane 02 scaled delay: 004d
	Lane 02 new seed: 004d
	Lane 03 scaled delay: 004a
	Lane 03 new seed: 004a
	Lane 04 scaled delay: 0048
	Lane 04 new seed: 0048
	Lane 05 scaled delay: 004d
	Lane 05 new seed: 004d
	Lane 06 scaled delay: 004e
	Lane 06 new seed: 004e
	Lane 07 scaled delay: 0054
	Lane 07 new seed: 0054
	Lane 08 scaled delay: 0045
	Lane 08 new seed: 0045
	Lane 00 nibble 0 raw readback: 0055
	Lane 00 nibble 0 adjusted value (pre nibble): 0055
	Lane 00 nibble 0 adjusted value (post nibble): 0055
	Lane 01 nibble 0 raw readback: 004c
	Lane 01 nibble 0 adjusted value (pre nibble): 004c
	Lane 01 nibble 0 adjusted value (post nibble): 004c
	Lane 02 nibble 0 raw readback: 0045
	Lane 02 nibble 0 adjusted value (pre nibble): 0045
	Lane 02 nibble 0 adjusted value (post nibble): 0045
	Lane 03 nibble 0 raw readback: 0045
	Lane 03 nibble 0 adjusted value (pre nibble): 0045
	Lane 03 nibble 0 adjusted value (post nibble): 0045
	Lane 04 nibble 0 raw readback: 0040
	Lane 04 nibble 0 adjusted value (pre nibble): 0040
	Lane 04 nibble 0 adjusted value (post nibble): 0040
	Lane 05 nibble 0 raw readback: 0047
	Lane 05 nibble 0 adjusted value (pre nibble): 0047
	Lane 05 nibble 0 adjusted value (post nibble): 0047
	Lane 06 nibble 0 raw readback: 0048
	Lane 06 nibble 0 adjusted value (pre nibble): 0048
	Lane 06 nibble 0 adjusted value (post nibble): 0048
	Lane 07 nibble 0 raw readback: 0050
	Lane 07 nibble 0 adjusted value (pre nibble): 0050
	Lane 07 nibble 0 adjusted value (post nibble): 0050
	Lane 08 nibble 0 raw readback: 003b
	Lane 08 nibble 0 adjusted value (pre nibble): 003b
	Lane 08 nibble 0 adjusted value (post nibble): 003b
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0057
	Lane 01 new seed: 0050
	Lane 02 new seed: 004d
	Lane 03 new seed: 004a
	Lane 04 new seed: 0048
	Lane 05 new seed: 004d
	Lane 06 new seed: 004e
	Lane 07 new seed: 0054
	Lane 08 new seed: 0045
	Lane 00 nibble 1 raw readback: 0055
	Lane 00 nibble 1 adjusted value (pre nibble): 0055
	Lane 00 nibble 1 adjusted value (post nibble): 0056
	Lane 01 nibble 1 raw readback: 004d
	Lane 01 nibble 1 adjusted value (pre nibble): 004d
	Lane 01 nibble 1 adjusted value (post nibble): 004e
	Lane 02 nibble 1 raw readback: 0045
	Lane 02 nibble 1 adjusted value (pre nibble): 0045
	Lane 02 nibble 1 adjusted value (post nibble): 0049
	Lane 03 nibble 1 raw readback: 0045
	Lane 03 nibble 1 adjusted value (pre nibble): 0045
	Lane 03 nibble 1 adjusted value (post nibble): 0047
	Lane 04 nibble 1 raw readback: 0040
	Lane 04 nibble 1 adjusted value (pre nibble): 0040
	Lane 04 nibble 1 adjusted value (post nibble): 0044
	Lane 05 nibble 1 raw readback: 0045
	Lane 05 nibble 1 adjusted value (pre nibble): 0045
	Lane 05 nibble 1 adjusted value (post nibble): 0049
	Lane 06 nibble 1 raw readback: 0048
	Lane 06 nibble 1 adjusted value (pre nibble): 0048
	Lane 06 nibble 1 adjusted value (post nibble): 004b
	Lane 07 nibble 1 raw readback: 0050
	Lane 07 nibble 1 adjusted value (pre nibble): 0050
	Lane 07 nibble 1 adjusted value (post nibble): 0052
	Lane 08 nibble 1 raw readback: 003b
	Lane 08 nibble 1 adjusted value (pre nibble): 003b
	Lane 08 nibble 1 adjusted value (post nibble): 0040
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 1 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR0 control word 00001b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR0 control word 00201b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR0 control word 00401b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR0 control word 00601b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0059
	Lane 00 new seed: 0059
	Lane 01 scaled delay: 0054
	Lane 01 new seed: 0054
	Lane 02 scaled delay: 004f
	Lane 02 new seed: 004f
	Lane 03 scaled delay: 004a
	Lane 03 new seed: 004a
	Lane 04 scaled delay: 0048
	Lane 04 new seed: 0048
	Lane 05 scaled delay: 004e
	Lane 05 new seed: 004e
	Lane 06 scaled delay: 0050
	Lane 06 new seed: 0050
	Lane 07 scaled delay: 0057
	Lane 07 new seed: 0057
	Lane 08 scaled delay: 0045
	Lane 08 new seed: 0045
	Lane 00 nibble 0 raw readback: 0057
	Lane 00 nibble 0 adjusted value (pre nibble): 0057
	Lane 00 nibble 0 adjusted value (post nibble): 0057
	Lane 01 nibble 0 raw readback: 0051
	Lane 01 nibble 0 adjusted value (pre nibble): 0051
	Lane 01 nibble 0 adjusted value (post nibble): 0051
	Lane 02 nibble 0 raw readback: 004a
	Lane 02 nibble 0 adjusted value (pre nibble): 004a
	Lane 02 nibble 0 adjusted value (post nibble): 004a
	Lane 03 nibble 0 raw readback: 0047
	Lane 03 nibble 0 adjusted value (pre nibble): 0047
	Lane 03 nibble 0 adjusted value (post nibble): 0047
	Lane 04 nibble 0 raw readback: 0042
	Lane 04 nibble 0 adjusted value (pre nibble): 0042
	Lane 04 nibble 0 adjusted value (post nibble): 0042
	Lane 05 nibble 0 raw readback: 004b
	Lane 05 nibble 0 adjusted value (pre nibble): 004b
	Lane 05 nibble 0 adjusted value (post nibble): 004b
	Lane 06 nibble 0 raw readback: 004f
	Lane 06 nibble 0 adjusted value (pre nibble): 004f
	Lane 06 nibble 0 adjusted value (post nibble): 004f
	Lane 07 nibble 0 raw readback: 0057
	Lane 07 nibble 0 adjusted value (pre nibble): 0057
	Lane 07 nibble 0 adjusted value (post nibble): 0057
	Lane 08 nibble 0 raw readback: 003f
	Lane 08 nibble 0 adjusted value (pre nibble): 003f
	Lane 08 nibble 0 adjusted value (post nibble): 003f
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0059
	Lane 01 new seed: 0054
	Lane 02 new seed: 004f
	Lane 03 new seed: 004a
	Lane 04 new seed: 0048
	Lane 05 new seed: 004e
	Lane 06 new seed: 0050
	Lane 07 new seed: 0057
	Lane 08 new seed: 0045
	Lane 00 nibble 1 raw readback: 0058
	Lane 00 nibble 1 adjusted value (pre nibble): 0058
	Lane 00 nibble 1 adjusted value (post nibble): 0058
	Lane 01 nibble 1 raw readback: 0052
	Lane 01 nibble 1 adjusted value (pre nibble): 0052
	Lane 01 nibble 1 adjusted value (post nibble): 0053
	Lane 02 nibble 1 raw readback: 004b
	Lane 02 nibble 1 adjusted value (pre nibble): 004b
	Lane 02 nibble 1 adjusted value (post nibble): 004d
	Lane 03 nibble 1 raw readback: 0048
	Lane 03 nibble 1 adjusted value (pre nibble): 0048
	Lane 03 nibble 1 adjusted value (post nibble): 0049
	Lane 04 nibble 1 raw readback: 0042
	Lane 04 nibble 1 adjusted value (pre nibble): 0042
	Lane 04 nibble 1 adjusted value (post nibble): 0045
	Lane 05 nibble 1 raw readback: 004b
	Lane 05 nibble 1 adjusted value (pre nibble): 004b
	Lane 05 nibble 1 adjusted value (post nibble): 004c
	Lane 06 nibble 1 raw readback: 004f
	Lane 06 nibble 1 adjusted value (pre nibble): 004f
	Lane 06 nibble 1 adjusted value (post nibble): 004f
	Lane 07 nibble 1 raw readback: 0056
	Lane 07 nibble 1 adjusted value (pre nibble): 0056
	Lane 07 nibble 1 adjusted value (post nibble): 0056
	Lane 08 nibble 1 raw readback: 003f
	Lane 08 nibble 1 adjusted value (pre nibble): 003f
	Lane 08 nibble 1 adjusted value (post nibble): 0042
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0058
	Lane 00 new seed: 0058
	Lane 01 scaled delay: 0052
	Lane 01 new seed: 0052
	Lane 02 scaled delay: 004d
	Lane 02 new seed: 004d
	Lane 03 scaled delay: 0049
	Lane 03 new seed: 0049
	Lane 04 scaled delay: 0045
	Lane 04 new seed: 0045
	Lane 05 scaled delay: 004d
	Lane 05 new seed: 004d
	Lane 06 scaled delay: 004f
	Lane 06 new seed: 004f
	Lane 07 scaled delay: 0055
	Lane 07 new seed: 0055
	Lane 08 scaled delay: 0043
	Lane 08 new seed: 0043
	Lane 00 nibble 0 raw readback: 0055
	Lane 00 nibble 0 adjusted value (pre nibble): 0055
	Lane 00 nibble 0 adjusted value (post nibble): 0055
	Lane 01 nibble 0 raw readback: 004e
	Lane 01 nibble 0 adjusted value (pre nibble): 004e
	Lane 01 nibble 0 adjusted value (post nibble): 004e
	Lane 02 nibble 0 raw readback: 0046
	Lane 02 nibble 0 adjusted value (pre nibble): 0046
	Lane 02 nibble 0 adjusted value (post nibble): 0046
	Lane 03 nibble 0 raw readback: 0043
	Lane 03 nibble 0 adjusted value (pre nibble): 0043
	Lane 03 nibble 0 adjusted value (post nibble): 0043
	Lane 04 nibble 0 raw readback: 003f
	Lane 04 nibble 0 adjusted value (pre nibble): 003f
	Lane 04 nibble 0 adjusted value (post nibble): 003f
	Lane 05 nibble 0 raw readback: 0047
	Lane 05 nibble 0 adjusted value (pre nibble): 0047
	Lane 05 nibble 0 adjusted value (post nibble): 0047
	Lane 06 nibble 0 raw readback: 004c
	Lane 06 nibble 0 adjusted value (pre nibble): 004c
	Lane 06 nibble 0 adjusted value (post nibble): 004c
	Lane 07 nibble 0 raw readback: 0052
	Lane 07 nibble 0 adjusted value (pre nibble): 0052
	Lane 07 nibble 0 adjusted value (post nibble): 0052
	Lane 08 nibble 0 raw readback: 003b
	Lane 08 nibble 0 adjusted value (pre nibble): 003b
	Lane 08 nibble 0 adjusted value (post nibble): 003b
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0058
	Lane 01 new seed: 0052
	Lane 02 new seed: 004d
	Lane 03 new seed: 0049
	Lane 04 new seed: 0045
	Lane 05 new seed: 004d
	Lane 06 new seed: 004f
	Lane 07 new seed: 0055
	Lane 08 new seed: 0043
	Lane 00 nibble 1 raw readback: 0056
	Lane 00 nibble 1 adjusted value (pre nibble): 0056
	Lane 00 nibble 1 adjusted value (post nibble): 0057
	Lane 01 nibble 1 raw readback: 004f
	Lane 01 nibble 1 adjusted value (pre nibble): 004f
	Lane 01 nibble 1 adjusted value (post nibble): 0050
	Lane 02 nibble 1 raw readback: 0047
	Lane 02 nibble 1 adjusted value (pre nibble): 0047
	Lane 02 nibble 1 adjusted value (post nibble): 004a
	Lane 03 nibble 1 raw readback: 0042
	Lane 03 nibble 1 adjusted value (pre nibble): 0042
	Lane 03 nibble 1 adjusted value (post nibble): 0045
	Lane 04 nibble 1 raw readback: 003e
	Lane 04 nibble 1 adjusted value (pre nibble): 003e
	Lane 04 nibble 1 adjusted value (post nibble): 0041
	Lane 05 nibble 1 raw readback: 0046
	Lane 05 nibble 1 adjusted value (pre nibble): 0046
	Lane 05 nibble 1 adjusted value (post nibble): 0049
	Lane 06 nibble 1 raw readback: 004c
	Lane 06 nibble 1 adjusted value (pre nibble): 004c
	Lane 06 nibble 1 adjusted value (post nibble): 004d
	Lane 07 nibble 1 raw readback: 0053
	Lane 07 nibble 1 adjusted value (pre nibble): 0053
	Lane 07 nibble 1 adjusted value (post nibble): 0054
	Lane 08 nibble 1 raw readback: 003a
	Lane 08 nibble 1 adjusted value (pre nibble): 003a
	Lane 08 nibble 1 adjusted value (post nibble): 003e
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 1: New frequency code: 0012
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 0 timing/termination pattern 00353935 30222222
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 1 timing/termination pattern 00353935 30222222
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 1 DCT 0
phyAssistedMemFnceTraining: done training node 1 DCT 0
phyAssistedMemFnceTraining: training node 1 DCT 1
phyAssistedMemFnceTraining: done training node 1 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 1 DCT 0
phyAssistedMemFnceTraining: done training node 1 DCT 0
phyAssistedMemFnceTraining: training node 1 DCT 1
phyAssistedMemFnceTraining: done training node 1 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
Preparing to send DCT 0 DIMM 0 RC10: 03 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC8: 00
Preparing to send DCT 0 DIMM 1 RC10: 03 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC8: 00
Preparing to send DCT 1 DIMM 0 RC10: 03 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC8: 00
Preparing to send DCT 1 DIMM 1 RC10: 03 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC8: 00
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 0 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR0 control word 00001d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR0 control word 00201d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR0 control word 00401d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR0 control word 00601d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0061
	Lane 00 new seed: 0061
	Lane 01 scaled delay: 0059
	Lane 01 new seed: 0059
	Lane 02 scaled delay: 0052
	Lane 02 new seed: 0052
	Lane 03 scaled delay: 004f
	Lane 03 new seed: 004f
	Lane 04 scaled delay: 004c
	Lane 04 new seed: 004c
	Lane 05 scaled delay: 0053
	Lane 05 new seed: 0053
	Lane 06 scaled delay: 0054
	Lane 06 new seed: 0054
	Lane 07 scaled delay: 005d
	Lane 07 new seed: 005d
	Lane 08 scaled delay: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 0 raw readback: 0027
	Lane 00 nibble 0 adjusted value (pre nibble): 0067
	Lane 00 nibble 0 adjusted value (post nibble): 0067
	Lane 01 nibble 0 raw readback: 005c
	Lane 01 nibble 0 adjusted value (pre nibble): 005c
	Lane 01 nibble 0 adjusted value (post nibble): 005c
	Lane 02 nibble 0 raw readback: 0053
	Lane 02 nibble 0 adjusted value (pre nibble): 0053
	Lane 02 nibble 0 adjusted value (post nibble): 0053
	Lane 03 nibble 0 raw readback: 0053
	Lane 03 nibble 0 adjusted value (pre nibble): 0053
	Lane 03 nibble 0 adjusted value (post nibble): 0053
	Lane 04 nibble 0 raw readback: 004e
	Lane 04 nibble 0 adjusted value (pre nibble): 004e
	Lane 04 nibble 0 adjusted value (post nibble): 004e
	Lane 05 nibble 0 raw readback: 0055
	Lane 05 nibble 0 adjusted value (pre nibble): 0055
	Lane 05 nibble 0 adjusted value (post nibble): 0055
	Lane 06 nibble 0 raw readback: 0057
	Lane 06 nibble 0 adjusted value (pre nibble): 0057
	Lane 06 nibble 0 adjusted value (post nibble): 0057
	Lane 07 nibble 0 raw readback: 0060
	Lane 07 nibble 0 adjusted value (pre nibble): 0060
	Lane 07 nibble 0 adjusted value (post nibble): 0060
	Lane 08 nibble 0 raw readback: 0047
	Lane 08 nibble 0 adjusted value (pre nibble): 0047
	Lane 08 nibble 0 adjusted value (post nibble): 0047
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0061
	Lane 01 new seed: 0059
	Lane 02 new seed: 0052
	Lane 03 new seed: 004f
	Lane 04 new seed: 004c
	Lane 05 new seed: 0053
	Lane 06 new seed: 0054
	Lane 07 new seed: 005d
	Lane 08 new seed: 0047
	Lane 00 nibble 1 raw readback: 0026
	Lane 00 nibble 1 adjusted value (pre nibble): 0066
	Lane 00 nibble 1 adjusted value (post nibble): 0063
	Lane 01 nibble 1 raw readback: 005b
	Lane 01 nibble 1 adjusted value (pre nibble): 005b
	Lane 01 nibble 1 adjusted value (post nibble): 005a
	Lane 02 nibble 1 raw readback: 0054
	Lane 02 nibble 1 adjusted value (pre nibble): 0054
	Lane 02 nibble 1 adjusted value (post nibble): 0053
	Lane 03 nibble 1 raw readback: 0051
	Lane 03 nibble 1 adjusted value (pre nibble): 0051
	Lane 03 nibble 1 adjusted value (post nibble): 0050
	Lane 04 nibble 1 raw readback: 004e
	Lane 04 nibble 1 adjusted value (pre nibble): 004e
	Lane 04 nibble 1 adjusted value (post nibble): 004d
	Lane 05 nibble 1 raw readback: 0054
	Lane 05 nibble 1 adjusted value (pre nibble): 0054
	Lane 05 nibble 1 adjusted value (post nibble): 0053
	Lane 06 nibble 1 raw readback: 0057
	Lane 06 nibble 1 adjusted value (pre nibble): 0057
	Lane 06 nibble 1 adjusted value (post nibble): 0055
	Lane 07 nibble 1 raw readback: 0060
	Lane 07 nibble 1 adjusted value (pre nibble): 0060
	Lane 07 nibble 1 adjusted value (post nibble): 005e
	Lane 08 nibble 1 raw readback: 0047
	Lane 08 nibble 1 adjusted value (pre nibble): 0047
	Lane 08 nibble 1 adjusted value (post nibble): 0047
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0060
	Lane 00 new seed: 0060
	Lane 01 scaled delay: 0057
	Lane 01 new seed: 0057
	Lane 02 scaled delay: 0051
	Lane 02 new seed: 0051
	Lane 03 scaled delay: 004e
	Lane 03 new seed: 004e
	Lane 04 scaled delay: 004b
	Lane 04 new seed: 004b
	Lane 05 scaled delay: 0051
	Lane 05 new seed: 0051
	Lane 06 scaled delay: 0053
	Lane 06 new seed: 0053
	Lane 07 scaled delay: 005b
	Lane 07 new seed: 005b
	Lane 08 scaled delay: 0046
	Lane 08 new seed: 0046
	Lane 00 nibble 0 raw readback: 0025
	Lane 00 nibble 0 adjusted value (pre nibble): 0065
	Lane 00 nibble 0 adjusted value (post nibble): 0065
	Lane 01 nibble 0 raw readback: 005a
	Lane 01 nibble 0 adjusted value (pre nibble): 005a
	Lane 01 nibble 0 adjusted value (post nibble): 005a
	Lane 02 nibble 0 raw readback: 0052
	Lane 02 nibble 0 adjusted value (pre nibble): 0052
	Lane 02 nibble 0 adjusted value (post nibble): 0052
	Lane 03 nibble 0 raw readback: 0050
	Lane 03 nibble 0 adjusted value (pre nibble): 0050
	Lane 03 nibble 0 adjusted value (post nibble): 0050
	Lane 04 nibble 0 raw readback: 004d
	Lane 04 nibble 0 adjusted value (pre nibble): 004d
	Lane 04 nibble 0 adjusted value (post nibble): 004d
	Lane 05 nibble 0 raw readback: 0054
	Lane 05 nibble 0 adjusted value (pre nibble): 0054
	Lane 05 nibble 0 adjusted value (post nibble): 0054
	Lane 06 nibble 0 raw readback: 0054
	Lane 06 nibble 0 adjusted value (pre nibble): 0054
	Lane 06 nibble 0 adjusted value (post nibble): 0054
	Lane 07 nibble 0 raw readback: 005f
	Lane 07 nibble 0 adjusted value (pre nibble): 005f
	Lane 07 nibble 0 adjusted value (post nibble): 005f
	Lane 08 nibble 0 raw readback: 0046
	Lane 08 nibble 0 adjusted value (pre nibble): 0046
	Lane 08 nibble 0 adjusted value (post nibble): 0046
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0060
	Lane 01 new seed: 0057
	Lane 02 new seed: 0051
	Lane 03 new seed: 004e
	Lane 04 new seed: 004b
	Lane 05 new seed: 0051
	Lane 06 new seed: 0053
	Lane 07 new seed: 005b
	Lane 08 new seed: 0046
	Lane 00 nibble 1 raw readback: 0025
	Lane 00 nibble 1 adjusted value (pre nibble): 0065
	Lane 00 nibble 1 adjusted value (post nibble): 0062
	Lane 01 nibble 1 raw readback: 005b
	Lane 01 nibble 1 adjusted value (pre nibble): 005b
	Lane 01 nibble 1 adjusted value (post nibble): 0059
	Lane 02 nibble 1 raw readback: 0052
	Lane 02 nibble 1 adjusted value (pre nibble): 0052
	Lane 02 nibble 1 adjusted value (post nibble): 0051
	Lane 03 nibble 1 raw readback: 0051
	Lane 03 nibble 1 adjusted value (pre nibble): 0051
	Lane 03 nibble 1 adjusted value (post nibble): 004f
	Lane 04 nibble 1 raw readback: 004c
	Lane 04 nibble 1 adjusted value (pre nibble): 004c
	Lane 04 nibble 1 adjusted value (post nibble): 004b
	Lane 05 nibble 1 raw readback: 0051
	Lane 05 nibble 1 adjusted value (pre nibble): 0051
	Lane 05 nibble 1 adjusted value (post nibble): 0051
	Lane 06 nibble 1 raw readback: 0057
	Lane 06 nibble 1 adjusted value (pre nibble): 0057
	Lane 06 nibble 1 adjusted value (post nibble): 0055
	Lane 07 nibble 1 raw readback: 0060
	Lane 07 nibble 1 adjusted value (pre nibble): 0060
	Lane 07 nibble 1 adjusted value (post nibble): 005d
	Lane 08 nibble 1 raw readback: 0046
	Lane 08 nibble 1 adjusted value (pre nibble): 0046
	Lane 08 nibble 1 adjusted value (post nibble): 0046
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 1 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR0 control word 00001d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR0 control word 00201d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR0 control word 00401d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR0 control word 00601d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0063
	Lane 00 new seed: 0063
	Lane 01 scaled delay: 005d
	Lane 01 new seed: 005d
	Lane 02 scaled delay: 0055
	Lane 02 new seed: 0055
	Lane 03 scaled delay: 0051
	Lane 03 new seed: 0051
	Lane 04 scaled delay: 004c
	Lane 04 new seed: 004c
	Lane 05 scaled delay: 0054
	Lane 05 new seed: 0054
	Lane 06 scaled delay: 0058
	Lane 06 new seed: 0058
	Lane 07 scaled delay: 0060
	Lane 07 new seed: 0060
	Lane 08 scaled delay: 0048
	Lane 08 new seed: 0048
	Lane 00 nibble 0 raw readback: 0024
	Lane 00 nibble 0 adjusted value (pre nibble): 0064
	Lane 00 nibble 0 adjusted value (post nibble): 0064
	Lane 01 nibble 0 raw readback: 005d
	Lane 01 nibble 0 adjusted value (pre nibble): 005d
	Lane 01 nibble 0 adjusted value (post nibble): 005d
	Lane 02 nibble 0 raw readback: 0053
	Lane 02 nibble 0 adjusted value (pre nibble): 0053
	Lane 02 nibble 0 adjusted value (post nibble): 0053
	Lane 03 nibble 0 raw readback: 004f
	Lane 03 nibble 0 adjusted value (pre nibble): 004f
	Lane 03 nibble 0 adjusted value (post nibble): 004f
	Lane 04 nibble 0 raw readback: 004b
	Lane 04 nibble 0 adjusted value (pre nibble): 004b
	Lane 04 nibble 0 adjusted value (post nibble): 004b
	Lane 05 nibble 0 raw readback: 0055
	Lane 05 nibble 0 adjusted value (pre nibble): 0055
	Lane 05 nibble 0 adjusted value (post nibble): 0055
	Lane 06 nibble 0 raw readback: 0059
	Lane 06 nibble 0 adjusted value (pre nibble): 0059
	Lane 06 nibble 0 adjusted value (post nibble): 0059
	Lane 07 nibble 0 raw readback: 0023
	Lane 07 nibble 0 adjusted value (pre nibble): 0063
	Lane 07 nibble 0 adjusted value (post nibble): 0063
	Lane 08 nibble 0 raw readback: 0047
	Lane 08 nibble 0 adjusted value (pre nibble): 0047
	Lane 08 nibble 0 adjusted value (post nibble): 0047
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0063
	Lane 01 new seed: 005d
	Lane 02 new seed: 0055
	Lane 03 new seed: 0051
	Lane 04 new seed: 004c
	Lane 05 new seed: 0054
	Lane 06 new seed: 0058
	Lane 07 new seed: 0060
	Lane 08 new seed: 0048
	Lane 00 nibble 1 raw readback: 0025
	Lane 00 nibble 1 adjusted value (pre nibble): 0065
	Lane 00 nibble 1 adjusted value (post nibble): 0064
	Lane 01 nibble 1 raw readback: 005d
	Lane 01 nibble 1 adjusted value (pre nibble): 005d
	Lane 01 nibble 1 adjusted value (post nibble): 005d
	Lane 02 nibble 1 raw readback: 0054
	Lane 02 nibble 1 adjusted value (pre nibble): 0054
	Lane 02 nibble 1 adjusted value (post nibble): 0054
	Lane 03 nibble 1 raw readback: 0050
	Lane 03 nibble 1 adjusted value (pre nibble): 0050
	Lane 03 nibble 1 adjusted value (post nibble): 0050
	Lane 04 nibble 1 raw readback: 004b
	Lane 04 nibble 1 adjusted value (pre nibble): 004b
	Lane 04 nibble 1 adjusted value (post nibble): 004b
	Lane 05 nibble 1 raw readback: 0054
	Lane 05 nibble 1 adjusted value (pre nibble): 0054
	Lane 05 nibble 1 adjusted value (post nibble): 0054
	Lane 06 nibble 1 raw readback: 0059
	Lane 06 nibble 1 adjusted value (pre nibble): 0059
	Lane 06 nibble 1 adjusted value (post nibble): 0058
	Lane 07 nibble 1 raw readback: 0022
	Lane 07 nibble 1 adjusted value (pre nibble): 0062
	Lane 07 nibble 1 adjusted value (post nibble): 0061
	Lane 08 nibble 1 raw readback: 0046
	Lane 08 nibble 1 adjusted value (pre nibble): 0046
	Lane 08 nibble 1 adjusted value (post nibble): 0047
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0061
	Lane 00 new seed: 0061
	Lane 01 scaled delay: 0059
	Lane 01 new seed: 0059
	Lane 02 scaled delay: 0052
	Lane 02 new seed: 0052
	Lane 03 scaled delay: 004c
	Lane 03 new seed: 004c
	Lane 04 scaled delay: 0047
	Lane 04 new seed: 0047
	Lane 05 scaled delay: 0051
	Lane 05 new seed: 0051
	Lane 06 scaled delay: 0055
	Lane 06 new seed: 0055
	Lane 07 scaled delay: 005e
	Lane 07 new seed: 005e
	Lane 08 scaled delay: 0043
	Lane 08 new seed: 0043
	Lane 00 nibble 0 raw readback: 0021
	Lane 00 nibble 0 adjusted value (pre nibble): 0061
	Lane 00 nibble 0 adjusted value (post nibble): 0061
	Lane 01 nibble 0 raw readback: 005b
	Lane 01 nibble 0 adjusted value (pre nibble): 005b
	Lane 01 nibble 0 adjusted value (post nibble): 005b
	Lane 02 nibble 0 raw readback: 004f
	Lane 02 nibble 0 adjusted value (pre nibble): 004f
	Lane 02 nibble 0 adjusted value (post nibble): 004f
	Lane 03 nibble 0 raw readback: 004c
	Lane 03 nibble 0 adjusted value (pre nibble): 004c
	Lane 03 nibble 0 adjusted value (post nibble): 004c
	Lane 04 nibble 0 raw readback: 0049
	Lane 04 nibble 0 adjusted value (pre nibble): 0049
	Lane 04 nibble 0 adjusted value (post nibble): 0049
	Lane 05 nibble 0 raw readback: 0052
	Lane 05 nibble 0 adjusted value (pre nibble): 0052
	Lane 05 nibble 0 adjusted value (post nibble): 0052
	Lane 06 nibble 0 raw readback: 0057
	Lane 06 nibble 0 adjusted value (pre nibble): 0057
	Lane 06 nibble 0 adjusted value (post nibble): 0057
	Lane 07 nibble 0 raw readback: 005f
	Lane 07 nibble 0 adjusted value (pre nibble): 005f
	Lane 07 nibble 0 adjusted value (post nibble): 005f
	Lane 08 nibble 0 raw readback: 0044
	Lane 08 nibble 0 adjusted value (pre nibble): 0044
	Lane 08 nibble 0 adjusted value (post nibble): 0044
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0061
	Lane 01 new seed: 0059
	Lane 02 new seed: 0052
	Lane 03 new seed: 004c
	Lane 04 new seed: 0047
	Lane 05 new seed: 0051
	Lane 06 new seed: 0055
	Lane 07 new seed: 005e
	Lane 08 new seed: 0043
	Lane 00 nibble 1 raw readback: 0023
	Lane 00 nibble 1 adjusted value (pre nibble): 0063
	Lane 00 nibble 1 adjusted value (post nibble): 0062
	Lane 01 nibble 1 raw readback: 005b
	Lane 01 nibble 1 adjusted value (pre nibble): 005b
	Lane 01 nibble 1 adjusted value (post nibble): 005a
	Lane 02 nibble 1 raw readback: 0051
	Lane 02 nibble 1 adjusted value (pre nibble): 0051
	Lane 02 nibble 1 adjusted value (post nibble): 0051
	Lane 03 nibble 1 raw readback: 004d
	Lane 03 nibble 1 adjusted value (pre nibble): 004d
	Lane 03 nibble 1 adjusted value (post nibble): 004c
	Lane 04 nibble 1 raw readback: 0047
	Lane 04 nibble 1 adjusted value (pre nibble): 0047
	Lane 04 nibble 1 adjusted value (post nibble): 0047
	Lane 05 nibble 1 raw readback: 0052
	Lane 05 nibble 1 adjusted value (pre nibble): 0052
	Lane 05 nibble 1 adjusted value (post nibble): 0051
	Lane 06 nibble 1 raw readback: 0056
	Lane 06 nibble 1 adjusted value (pre nibble): 0056
	Lane 06 nibble 1 adjusted value (post nibble): 0055
	Lane 07 nibble 1 raw readback: 0060
	Lane 07 nibble 1 adjusted value (pre nibble): 0060
	Lane 07 nibble 1 adjusted value (post nibble): 005f
	Lane 08 nibble 1 raw readback: 0043
	Lane 08 nibble 1 adjusted value (pre nibble): 0043
	Lane 08 nibble 1 adjusted value (post nibble): 0043
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
activate_spd_rom() for node 02
enable_spd_node2()
SetTargetFreq: Start
SetTargetFreq: Node 2: New frequency code: 0006
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 0 timing/termination pattern 00000000 20222222
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 1 timing/termination pattern 00000000 20222222
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 2 DCT 0
phyAssistedMemFnceTraining: done training node 2 DCT 0
phyAssistedMemFnceTraining: training node 2 DCT 1
phyAssistedMemFnceTraining: done training node 2 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 2 DCT 0
phyAssistedMemFnceTraining: done training node 2 DCT 0
phyAssistedMemFnceTraining: training node 2 DCT 1
phyAssistedMemFnceTraining: done training node 2 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
Preparing to send DCT 0 DIMM 0 RC10: 00 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC8: 00
Preparing to send DCT 0 DIMM 1 RC10: 00 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC8: 00
Preparing to send DCT 1 DIMM 0 RC10: 00 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC8: 00
Preparing to send DCT 1 DIMM 1 RC10: 00 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC8: 00
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 0 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR0 control word 00001578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR0 control word 00201578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR0 control word 00401578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR0 control word 00601578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0047
	Lane 00 new seed: 0047
	Lane 01 scaled delay: 0047
	Lane 01 new seed: 0047
	Lane 02 scaled delay: 0047
	Lane 02 new seed: 0047
	Lane 03 scaled delay: 0047
	Lane 03 new seed: 0047
	Lane 04 scaled delay: 0047
	Lane 04 new seed: 0047
	Lane 05 scaled delay: 0047
	Lane 05 new seed: 0047
	Lane 06 scaled delay: 0047
	Lane 06 new seed: 0047
	Lane 07 scaled delay: 0047
	Lane 07 new seed: 0047
	Lane 08 scaled delay: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 0 raw readback: 0050
	Lane 00 nibble 0 adjusted value (pre nibble): 0050
	Lane 00 nibble 0 adjusted value (post nibble): 0050
	Lane 01 nibble 0 raw readback: 004a
	Lane 01 nibble 0 adjusted value (pre nibble): 004a
	Lane 01 nibble 0 adjusted value (post nibble): 004a
	Lane 02 nibble 0 raw readback: 0048
	Lane 02 nibble 0 adjusted value (pre nibble): 0048
	Lane 02 nibble 0 adjusted value (post nibble): 0048
	Lane 03 nibble 0 raw readback: 0045
	Lane 03 nibble 0 adjusted value (pre nibble): 0045
	Lane 03 nibble 0 adjusted value (post nibble): 0045
	Lane 04 nibble 0 raw readback: 003a
	Lane 04 nibble 0 adjusted value (pre nibble): 003a
	Lane 04 nibble 0 adjusted value (post nibble): 003a
	Lane 05 nibble 0 raw readback: 003e
	Lane 05 nibble 0 adjusted value (pre nibble): 003e
	Lane 05 nibble 0 adjusted value (post nibble): 003e
	Lane 06 nibble 0 raw readback: 0040
	Lane 06 nibble 0 adjusted value (pre nibble): 0040
	Lane 06 nibble 0 adjusted value (post nibble): 0040
	Lane 07 nibble 0 raw readback: 0044
	Lane 07 nibble 0 adjusted value (pre nibble): 0044
	Lane 07 nibble 0 adjusted value (post nibble): 0044
	Lane 08 nibble 0 raw readback: 003d
	Lane 08 nibble 0 adjusted value (pre nibble): 003d
	Lane 08 nibble 0 adjusted value (post nibble): 003d
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0047
	Lane 01 new seed: 0047
	Lane 02 new seed: 0047
	Lane 03 new seed: 0047
	Lane 04 new seed: 0047
	Lane 05 new seed: 0047
	Lane 06 new seed: 0047
	Lane 07 new seed: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 1 raw readback: 004f
	Lane 00 nibble 1 adjusted value (pre nibble): 004f
	Lane 00 nibble 1 adjusted value (post nibble): 004b
	Lane 01 nibble 1 raw readback: 004a
	Lane 01 nibble 1 adjusted value (pre nibble): 004a
	Lane 01 nibble 1 adjusted value (post nibble): 0048
	Lane 02 nibble 1 raw readback: 0048
	Lane 02 nibble 1 adjusted value (pre nibble): 0048
	Lane 02 nibble 1 adjusted value (post nibble): 0047
	Lane 03 nibble 1 raw readback: 0045
	Lane 03 nibble 1 adjusted value (pre nibble): 0045
	Lane 03 nibble 1 adjusted value (post nibble): 0046
	Lane 04 nibble 1 raw readback: 003a
	Lane 04 nibble 1 adjusted value (pre nibble): 003a
	Lane 04 nibble 1 adjusted value (post nibble): 0040
	Lane 05 nibble 1 raw readback: 003e
	Lane 05 nibble 1 adjusted value (pre nibble): 003e
	Lane 05 nibble 1 adjusted value (post nibble): 0042
	Lane 06 nibble 1 raw readback: 0040
	Lane 06 nibble 1 adjusted value (pre nibble): 0040
	Lane 06 nibble 1 adjusted value (post nibble): 0043
	Lane 07 nibble 1 raw readback: 0043
	Lane 07 nibble 1 adjusted value (pre nibble): 0043
	Lane 07 nibble 1 adjusted value (post nibble): 0045
	Lane 08 nibble 1 raw readback: 003c
	Lane 08 nibble 1 adjusted value (pre nibble): 003c
	Lane 08 nibble 1 adjusted value (post nibble): 0041
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0047
	Lane 00 new seed: 0047
	Lane 01 scaled delay: 0047
	Lane 01 new seed: 0047
	Lane 02 scaled delay: 0047
	Lane 02 new seed: 0047
	Lane 03 scaled delay: 0047
	Lane 03 new seed: 0047
	Lane 04 scaled delay: 0047
	Lane 04 new seed: 0047
	Lane 05 scaled delay: 0047
	Lane 05 new seed: 0047
	Lane 06 scaled delay: 0047
	Lane 06 new seed: 0047
	Lane 07 scaled delay: 0047
	Lane 07 new seed: 0047
	Lane 08 scaled delay: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 0 raw readback: 004d
	Lane 00 nibble 0 adjusted value (pre nibble): 004d
	Lane 00 nibble 0 adjusted value (post nibble): 004d
	Lane 01 nibble 0 raw readback: 0048
	Lane 01 nibble 0 adjusted value (pre nibble): 0048
	Lane 01 nibble 0 adjusted value (post nibble): 0048
	Lane 02 nibble 0 raw readback: 0045
	Lane 02 nibble 0 adjusted value (pre nibble): 0045
	Lane 02 nibble 0 adjusted value (post nibble): 0045
	Lane 03 nibble 0 raw readback: 0042
	Lane 03 nibble 0 adjusted value (pre nibble): 0042
	Lane 03 nibble 0 adjusted value (post nibble): 0042
	Lane 04 nibble 0 raw readback: 0038
	Lane 04 nibble 0 adjusted value (pre nibble): 0038
	Lane 04 nibble 0 adjusted value (post nibble): 0038
	Lane 05 nibble 0 raw readback: 003d
	Lane 05 nibble 0 adjusted value (pre nibble): 003d
	Lane 05 nibble 0 adjusted value (post nibble): 003d
	Lane 06 nibble 0 raw readback: 003e
	Lane 06 nibble 0 adjusted value (pre nibble): 003e
	Lane 06 nibble 0 adjusted value (post nibble): 003e
	Lane 07 nibble 0 raw readback: 0041
	Lane 07 nibble 0 adjusted value (pre nibble): 0041
	Lane 07 nibble 0 adjusted value (post nibble): 0041
	Lane 08 nibble 0 raw readback: 003a
	Lane 08 nibble 0 adjusted value (pre nibble): 003a
	Lane 08 nibble 0 adjusted value (post nibble): 003a
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0047
	Lane 01 new seed: 0047
	Lane 02 new seed: 0047
	Lane 03 new seed: 0047
	Lane 04 new seed: 0047
	Lane 05 new seed: 0047
	Lane 06 new seed: 0047
	Lane 07 new seed: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 1 raw readback: 004d
	Lane 00 nibble 1 adjusted value (pre nibble): 004d
	Lane 00 nibble 1 adjusted value (post nibble): 004a
	Lane 01 nibble 1 raw readback: 0048
	Lane 01 nibble 1 adjusted value (pre nibble): 0048
	Lane 01 nibble 1 adjusted value (post nibble): 0047
	Lane 02 nibble 1 raw readback: 0046
	Lane 02 nibble 1 adjusted value (pre nibble): 0046
	Lane 02 nibble 1 adjusted value (post nibble): 0046
	Lane 03 nibble 1 raw readback: 0043
	Lane 03 nibble 1 adjusted value (pre nibble): 0043
	Lane 03 nibble 1 adjusted value (post nibble): 0045
	Lane 04 nibble 1 raw readback: 0038
	Lane 04 nibble 1 adjusted value (pre nibble): 0038
	Lane 04 nibble 1 adjusted value (post nibble): 003f
	Lane 05 nibble 1 raw readback: 003d
	Lane 05 nibble 1 adjusted value (pre nibble): 003d
	Lane 05 nibble 1 adjusted value (post nibble): 0042
	Lane 06 nibble 1 raw readback: 003e
	Lane 06 nibble 1 adjusted value (pre nibble): 003e
	Lane 06 nibble 1 adjusted value (post nibble): 0042
	Lane 07 nibble 1 raw readback: 0042
	Lane 07 nibble 1 adjusted value (pre nibble): 0042
	Lane 07 nibble 1 adjusted value (post nibble): 0044
	Lane 08 nibble 1 raw readback: 003a
	Lane 08 nibble 1 adjusted value (pre nibble): 003a
	Lane 08 nibble 1 adjusted value (post nibble): 0040
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 1 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR0 control word 00001578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR0 control word 00201578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR0 control word 00401578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR0 control word 00601578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0047
	Lane 00 new seed: 0047
	Lane 01 scaled delay: 0047
	Lane 01 new seed: 0047
	Lane 02 scaled delay: 0047
	Lane 02 new seed: 0047
	Lane 03 scaled delay: 0047
	Lane 03 new seed: 0047
	Lane 04 scaled delay: 0047
	Lane 04 new seed: 0047
	Lane 05 scaled delay: 0047
	Lane 05 new seed: 0047
	Lane 06 scaled delay: 0047
	Lane 06 new seed: 0047
	Lane 07 scaled delay: 0047
	Lane 07 new seed: 0047
	Lane 08 scaled delay: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 0 raw readback: 004e
	Lane 00 nibble 0 adjusted value (pre nibble): 004e
	Lane 00 nibble 0 adjusted value (post nibble): 004e
	Lane 01 nibble 0 raw readback: 004b
	Lane 01 nibble 0 adjusted value (pre nibble): 004b
	Lane 01 nibble 0 adjusted value (post nibble): 004b
	Lane 02 nibble 0 raw readback: 0048
	Lane 02 nibble 0 adjusted value (pre nibble): 0048
	Lane 02 nibble 0 adjusted value (post nibble): 0048
	Lane 03 nibble 0 raw readback: 0045
	Lane 03 nibble 0 adjusted value (pre nibble): 0045
	Lane 03 nibble 0 adjusted value (post nibble): 0045
	Lane 04 nibble 0 raw readback: 003a
	Lane 04 nibble 0 adjusted value (pre nibble): 003a
	Lane 04 nibble 0 adjusted value (post nibble): 003a
	Lane 05 nibble 0 raw readback: 003e
	Lane 05 nibble 0 adjusted value (pre nibble): 003e
	Lane 05 nibble 0 adjusted value (post nibble): 003e
	Lane 06 nibble 0 raw readback: 0040
	Lane 06 nibble 0 adjusted value (pre nibble): 0040
	Lane 06 nibble 0 adjusted value (post nibble): 0040
	Lane 07 nibble 0 raw readback: 0042
	Lane 07 nibble 0 adjusted value (pre nibble): 0042
	Lane 07 nibble 0 adjusted value (post nibble): 0042
	Lane 08 nibble 0 raw readback: 003c
	Lane 08 nibble 0 adjusted value (pre nibble): 003c
	Lane 08 nibble 0 adjusted value (post nibble): 003c
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0047
	Lane 01 new seed: 0047
	Lane 02 new seed: 0047
	Lane 03 new seed: 0047
	Lane 04 new seed: 0047
	Lane 05 new seed: 0047
	Lane 06 new seed: 0047
	Lane 07 new seed: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 1 raw readback: 004e
	Lane 00 nibble 1 adjusted value (pre nibble): 004e
	Lane 00 nibble 1 adjusted value (post nibble): 004a
	Lane 01 nibble 1 raw readback: 004a
	Lane 01 nibble 1 adjusted value (pre nibble): 004a
	Lane 01 nibble 1 adjusted value (post nibble): 0048
	Lane 02 nibble 1 raw readback: 0046
	Lane 02 nibble 1 adjusted value (pre nibble): 0046
	Lane 02 nibble 1 adjusted value (post nibble): 0046
	Lane 03 nibble 1 raw readback: 0044
	Lane 03 nibble 1 adjusted value (pre nibble): 0044
	Lane 03 nibble 1 adjusted value (post nibble): 0045
	Lane 04 nibble 1 raw readback: 0039
	Lane 04 nibble 1 adjusted value (pre nibble): 0039
	Lane 04 nibble 1 adjusted value (post nibble): 0040
	Lane 05 nibble 1 raw readback: 003d
	Lane 05 nibble 1 adjusted value (pre nibble): 003d
	Lane 05 nibble 1 adjusted value (post nibble): 0042
	Lane 06 nibble 1 raw readback: 0040
	Lane 06 nibble 1 adjusted value (pre nibble): 0040
	Lane 06 nibble 1 adjusted value (post nibble): 0043
	Lane 07 nibble 1 raw readback: 0042
	Lane 07 nibble 1 adjusted value (pre nibble): 0042
	Lane 07 nibble 1 adjusted value (post nibble): 0044
	Lane 08 nibble 1 raw readback: 003c
	Lane 08 nibble 1 adjusted value (pre nibble): 003c
	Lane 08 nibble 1 adjusted value (post nibble): 0041
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0047
	Lane 00 new seed: 0047
	Lane 01 scaled delay: 0047
	Lane 01 new seed: 0047
	Lane 02 scaled delay: 0047
	Lane 02 new seed: 0047
	Lane 03 scaled delay: 0047
	Lane 03 new seed: 0047
	Lane 04 scaled delay: 0047
	Lane 04 new seed: 0047
	Lane 05 scaled delay: 0047
	Lane 05 new seed: 0047
	Lane 06 scaled delay: 0047
	Lane 06 new seed: 0047
	Lane 07 scaled delay: 0047
	Lane 07 new seed: 0047
	Lane 08 scaled delay: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 0 raw readback: 004b
	Lane 00 nibble 0 adjusted value (pre nibble): 004b
	Lane 00 nibble 0 adjusted value (post nibble): 004b
	Lane 01 nibble 0 raw readback: 0048
	Lane 01 nibble 0 adjusted value (pre nibble): 0048
	Lane 01 nibble 0 adjusted value (post nibble): 0048
	Lane 02 nibble 0 raw readback: 0046
	Lane 02 nibble 0 adjusted value (pre nibble): 0046
	Lane 02 nibble 0 adjusted value (post nibble): 0046
	Lane 03 nibble 0 raw readback: 0042
	Lane 03 nibble 0 adjusted value (pre nibble): 0042
	Lane 03 nibble 0 adjusted value (post nibble): 0042
	Lane 04 nibble 0 raw readback: 0037
	Lane 04 nibble 0 adjusted value (pre nibble): 0037
	Lane 04 nibble 0 adjusted value (post nibble): 0037
	Lane 05 nibble 0 raw readback: 003b
	Lane 05 nibble 0 adjusted value (pre nibble): 003b
	Lane 05 nibble 0 adjusted value (post nibble): 003b
	Lane 06 nibble 0 raw readback: 003e
	Lane 06 nibble 0 adjusted value (pre nibble): 003e
	Lane 06 nibble 0 adjusted value (post nibble): 003e
	Lane 07 nibble 0 raw readback: 0040
	Lane 07 nibble 0 adjusted value (pre nibble): 0040
	Lane 07 nibble 0 adjusted value (post nibble): 0040
	Lane 08 nibble 0 raw readback: 0039
	Lane 08 nibble 0 adjusted value (pre nibble): 0039
	Lane 08 nibble 0 adjusted value (post nibble): 0039
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0047
	Lane 01 new seed: 0047
	Lane 02 new seed: 0047
	Lane 03 new seed: 0047
	Lane 04 new seed: 0047
	Lane 05 new seed: 0047
	Lane 06 new seed: 0047
	Lane 07 new seed: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 1 raw readback: 004b
	Lane 00 nibble 1 adjusted value (pre nibble): 004b
	Lane 00 nibble 1 adjusted value (post nibble): 0049
	Lane 01 nibble 1 raw readback: 0048
	Lane 01 nibble 1 adjusted value (pre nibble): 0048
	Lane 01 nibble 1 adjusted value (post nibble): 0047
	Lane 02 nibble 1 raw readback: 0045
	Lane 02 nibble 1 adjusted value (pre nibble): 0045
	Lane 02 nibble 1 adjusted value (post nibble): 0046
	Lane 03 nibble 1 raw readback: 0042
	Lane 03 nibble 1 adjusted value (pre nibble): 0042
	Lane 03 nibble 1 adjusted value (post nibble): 0044
	Lane 04 nibble 1 raw readback: 0037
	Lane 04 nibble 1 adjusted value (pre nibble): 0037
	Lane 04 nibble 1 adjusted value (post nibble): 003f
	Lane 05 nibble 1 raw readback: 003b
	Lane 05 nibble 1 adjusted value (pre nibble): 003b
	Lane 05 nibble 1 adjusted value (post nibble): 0041
	Lane 06 nibble 1 raw readback: 003d
	Lane 06 nibble 1 adjusted value (pre nibble): 003d
	Lane 06 nibble 1 adjusted value (post nibble): 0042
	Lane 07 nibble 1 raw readback: 003f
	Lane 07 nibble 1 adjusted value (pre nibble): 003f
	Lane 07 nibble 1 adjusted value (post nibble): 0043
	Lane 08 nibble 1 raw readback: 0039
	Lane 08 nibble 1 adjusted value (pre nibble): 0039
	Lane 08 nibble 1 adjusted value (post nibble): 0040
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 2: New frequency code: 000a
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 0 timing/termination pattern 003a3c3a 30222222
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 1 timing/termination pattern 003a3c3a 30222222
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 2 DCT 0
phyAssistedMemFnceTraining: done training node 2 DCT 0
phyAssistedMemFnceTraining: training node 2 DCT 1
phyAssistedMemFnceTraining: done training node 2 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 2 DCT 0
phyAssistedMemFnceTraining: done training node 2 DCT 0
phyAssistedMemFnceTraining: training node 2 DCT 1
phyAssistedMemFnceTraining: done training node 2 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
Preparing to send DCT 0 DIMM 0 RC10: 01 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC8: 00
Preparing to send DCT 0 DIMM 1 RC10: 01 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC8: 00
Preparing to send DCT 1 DIMM 0 RC10: 01 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC8: 00
Preparing to send DCT 1 DIMM 1 RC10: 01 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC8: 00
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 0 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR0 control word 00001978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR0 control word 00201978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR0 control word 00401978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR0 control word 00601978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0059
	Lane 00 new seed: 0059
	Lane 01 scaled delay: 0055
	Lane 01 new seed: 0055
	Lane 02 scaled delay: 0053
	Lane 02 new seed: 0053
	Lane 03 scaled delay: 0052
	Lane 03 new seed: 0052
	Lane 04 scaled delay: 004a
	Lane 04 new seed: 004a
	Lane 05 scaled delay: 004d
	Lane 05 new seed: 004d
	Lane 06 scaled delay: 004e
	Lane 06 new seed: 004e
	Lane 07 scaled delay: 0051
	Lane 07 new seed: 0051
	Lane 08 scaled delay: 004b
	Lane 08 new seed: 004b
	Lane 00 nibble 0 raw readback: 005f
	Lane 00 nibble 0 adjusted value (pre nibble): 005f
	Lane 00 nibble 0 adjusted value (post nibble): 005f
	Lane 01 nibble 0 raw readback: 0057
	Lane 01 nibble 0 adjusted value (pre nibble): 0057
	Lane 01 nibble 0 adjusted value (post nibble): 0057
	Lane 02 nibble 0 raw readback: 0054
	Lane 02 nibble 0 adjusted value (pre nibble): 0054
	Lane 02 nibble 0 adjusted value (post nibble): 0054
	Lane 03 nibble 0 raw readback: 0050
	Lane 03 nibble 0 adjusted value (pre nibble): 0050
	Lane 03 nibble 0 adjusted value (post nibble): 0050
	Lane 04 nibble 0 raw readback: 0042
	Lane 04 nibble 0 adjusted value (pre nibble): 0042
	Lane 04 nibble 0 adjusted value (post nibble): 0042
	Lane 05 nibble 0 raw readback: 0048
	Lane 05 nibble 0 adjusted value (pre nibble): 0048
	Lane 05 nibble 0 adjusted value (post nibble): 0048
	Lane 06 nibble 0 raw readback: 004c
	Lane 06 nibble 0 adjusted value (pre nibble): 004c
	Lane 06 nibble 0 adjusted value (post nibble): 004c
	Lane 07 nibble 0 raw readback: 0051
	Lane 07 nibble 0 adjusted value (pre nibble): 0051
	Lane 07 nibble 0 adjusted value (post nibble): 0051
	Lane 08 nibble 0 raw readback: 0046
	Lane 08 nibble 0 adjusted value (pre nibble): 0046
	Lane 08 nibble 0 adjusted value (post nibble): 0046
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0059
	Lane 01 new seed: 0055
	Lane 02 new seed: 0053
	Lane 03 new seed: 0052
	Lane 04 new seed: 004a
	Lane 05 new seed: 004d
	Lane 06 new seed: 004e
	Lane 07 new seed: 0051
	Lane 08 new seed: 004b
	Lane 00 nibble 1 raw readback: 005e
	Lane 00 nibble 1 adjusted value (pre nibble): 005e
	Lane 00 nibble 1 adjusted value (post nibble): 005b
	Lane 01 nibble 1 raw readback: 0058
	Lane 01 nibble 1 adjusted value (pre nibble): 0058
	Lane 01 nibble 1 adjusted value (post nibble): 0056
	Lane 02 nibble 1 raw readback: 0054
	Lane 02 nibble 1 adjusted value (pre nibble): 0054
	Lane 02 nibble 1 adjusted value (post nibble): 0053
	Lane 03 nibble 1 raw readback: 0051
	Lane 03 nibble 1 adjusted value (pre nibble): 0051
	Lane 03 nibble 1 adjusted value (post nibble): 0051
	Lane 04 nibble 1 raw readback: 0041
	Lane 04 nibble 1 adjusted value (pre nibble): 0041
	Lane 04 nibble 1 adjusted value (post nibble): 0045
	Lane 05 nibble 1 raw readback: 0048
	Lane 05 nibble 1 adjusted value (pre nibble): 0048
	Lane 05 nibble 1 adjusted value (post nibble): 004a
	Lane 06 nibble 1 raw readback: 004c
	Lane 06 nibble 1 adjusted value (pre nibble): 004c
	Lane 06 nibble 1 adjusted value (post nibble): 004d
	Lane 07 nibble 1 raw readback: 004f
	Lane 07 nibble 1 adjusted value (pre nibble): 004f
	Lane 07 nibble 1 adjusted value (post nibble): 0050
	Lane 08 nibble 1 raw readback: 0046
	Lane 08 nibble 1 adjusted value (pre nibble): 0046
	Lane 08 nibble 1 adjusted value (post nibble): 0048
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0057
	Lane 00 new seed: 0057
	Lane 01 scaled delay: 0053
	Lane 01 new seed: 0053
	Lane 02 scaled delay: 0052
	Lane 02 new seed: 0052
	Lane 03 scaled delay: 0051
	Lane 03 new seed: 0051
	Lane 04 scaled delay: 0049
	Lane 04 new seed: 0049
	Lane 05 scaled delay: 004d
	Lane 05 new seed: 004d
	Lane 06 scaled delay: 004d
	Lane 06 new seed: 004d
	Lane 07 scaled delay: 004f
	Lane 07 new seed: 004f
	Lane 08 scaled delay: 004a
	Lane 08 new seed: 004a
	Lane 00 nibble 0 raw readback: 005d
	Lane 00 nibble 0 adjusted value (pre nibble): 005d
	Lane 00 nibble 0 adjusted value (post nibble): 005d
	Lane 01 nibble 0 raw readback: 0055
	Lane 01 nibble 0 adjusted value (pre nibble): 0055
	Lane 01 nibble 0 adjusted value (post nibble): 0055
	Lane 02 nibble 0 raw readback: 0051
	Lane 02 nibble 0 adjusted value (pre nibble): 0051
	Lane 02 nibble 0 adjusted value (post nibble): 0051
	Lane 03 nibble 0 raw readback: 004e
	Lane 03 nibble 0 adjusted value (pre nibble): 004e
	Lane 03 nibble 0 adjusted value (post nibble): 004e
	Lane 04 nibble 0 raw readback: 003f
	Lane 04 nibble 0 adjusted value (pre nibble): 003f
	Lane 04 nibble 0 adjusted value (post nibble): 003f
	Lane 05 nibble 0 raw readback: 0046
	Lane 05 nibble 0 adjusted value (pre nibble): 0046
	Lane 05 nibble 0 adjusted value (post nibble): 0046
	Lane 06 nibble 0 raw readback: 004a
	Lane 06 nibble 0 adjusted value (pre nibble): 004a
	Lane 06 nibble 0 adjusted value (post nibble): 004a
	Lane 07 nibble 0 raw readback: 004f
	Lane 07 nibble 0 adjusted value (pre nibble): 004f
	Lane 07 nibble 0 adjusted value (post nibble): 004f
	Lane 08 nibble 0 raw readback: 0043
	Lane 08 nibble 0 adjusted value (pre nibble): 0043
	Lane 08 nibble 0 adjusted value (post nibble): 0043
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0057
	Lane 01 new seed: 0053
	Lane 02 new seed: 0052
	Lane 03 new seed: 0051
	Lane 04 new seed: 0049
	Lane 05 new seed: 004d
	Lane 06 new seed: 004d
	Lane 07 new seed: 004f
	Lane 08 new seed: 004a
	Lane 00 nibble 1 raw readback: 005b
	Lane 00 nibble 1 adjusted value (pre nibble): 005b
	Lane 00 nibble 1 adjusted value (post nibble): 0059
	Lane 01 nibble 1 raw readback: 0056
	Lane 01 nibble 1 adjusted value (pre nibble): 0056
	Lane 01 nibble 1 adjusted value (post nibble): 0054
	Lane 02 nibble 1 raw readback: 0051
	Lane 02 nibble 1 adjusted value (pre nibble): 0051
	Lane 02 nibble 1 adjusted value (post nibble): 0051
	Lane 03 nibble 1 raw readback: 004f
	Lane 03 nibble 1 adjusted value (pre nibble): 004f
	Lane 03 nibble 1 adjusted value (post nibble): 0050
	Lane 04 nibble 1 raw readback: 003f
	Lane 04 nibble 1 adjusted value (pre nibble): 003f
	Lane 04 nibble 1 adjusted value (post nibble): 0044
	Lane 05 nibble 1 raw readback: 0046
	Lane 05 nibble 1 adjusted value (pre nibble): 0046
	Lane 05 nibble 1 adjusted value (post nibble): 0049
	Lane 06 nibble 1 raw readback: 004a
	Lane 06 nibble 1 adjusted value (pre nibble): 004a
	Lane 06 nibble 1 adjusted value (post nibble): 004b
	Lane 07 nibble 1 raw readback: 004e
	Lane 07 nibble 1 adjusted value (pre nibble): 004e
	Lane 07 nibble 1 adjusted value (post nibble): 004e
	Lane 08 nibble 1 raw readback: 0042
	Lane 08 nibble 1 adjusted value (pre nibble): 0042
	Lane 08 nibble 1 adjusted value (post nibble): 0046
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 1 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR0 control word 00001978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR0 control word 00201978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR0 control word 00401978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR0 control word 00601978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0057
	Lane 00 new seed: 0057
	Lane 01 scaled delay: 0055
	Lane 01 new seed: 0055
	Lane 02 scaled delay: 0052
	Lane 02 new seed: 0052
	Lane 03 scaled delay: 0051
	Lane 03 new seed: 0051
	Lane 04 scaled delay: 004a
	Lane 04 new seed: 004a
	Lane 05 scaled delay: 004d
	Lane 05 new seed: 004d
	Lane 06 scaled delay: 004e
	Lane 06 new seed: 004e
	Lane 07 scaled delay: 004f
	Lane 07 new seed: 004f
	Lane 08 scaled delay: 004b
	Lane 08 new seed: 004b
	Lane 00 nibble 0 raw readback: 005c
	Lane 00 nibble 0 adjusted value (pre nibble): 005c
	Lane 00 nibble 0 adjusted value (post nibble): 005c
	Lane 01 nibble 0 raw readback: 0058
	Lane 01 nibble 0 adjusted value (pre nibble): 0058
	Lane 01 nibble 0 adjusted value (post nibble): 0058
	Lane 02 nibble 0 raw readback: 0055
	Lane 02 nibble 0 adjusted value (pre nibble): 0055
	Lane 02 nibble 0 adjusted value (post nibble): 0055
	Lane 03 nibble 0 raw readback: 0050
	Lane 03 nibble 0 adjusted value (pre nibble): 0050
	Lane 03 nibble 0 adjusted value (post nibble): 0050
	Lane 04 nibble 0 raw readback: 0042
	Lane 04 nibble 0 adjusted value (pre nibble): 0042
	Lane 04 nibble 0 adjusted value (post nibble): 0042
	Lane 05 nibble 0 raw readback: 0046
	Lane 05 nibble 0 adjusted value (pre nibble): 0046
	Lane 05 nibble 0 adjusted value (post nibble): 0046
	Lane 06 nibble 0 raw readback: 004a
	Lane 06 nibble 0 adjusted value (pre nibble): 004a
	Lane 06 nibble 0 adjusted value (post nibble): 004a
	Lane 07 nibble 0 raw readback: 004d
	Lane 07 nibble 0 adjusted value (pre nibble): 004d
	Lane 07 nibble 0 adjusted value (post nibble): 004d
	Lane 08 nibble 0 raw readback: 0045
	Lane 08 nibble 0 adjusted value (pre nibble): 0045
	Lane 08 nibble 0 adjusted value (post nibble): 0045
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0057
	Lane 01 new seed: 0055
	Lane 02 new seed: 0052
	Lane 03 new seed: 0051
	Lane 04 new seed: 004a
	Lane 05 new seed: 004d
	Lane 06 new seed: 004e
	Lane 07 new seed: 004f
	Lane 08 new seed: 004b
	Lane 00 nibble 1 raw readback: 005c
	Lane 00 nibble 1 adjusted value (pre nibble): 005c
	Lane 00 nibble 1 adjusted value (post nibble): 0059
	Lane 01 nibble 1 raw readback: 0058
	Lane 01 nibble 1 adjusted value (pre nibble): 0058
	Lane 01 nibble 1 adjusted value (post nibble): 0056
	Lane 02 nibble 1 raw readback: 0053
	Lane 02 nibble 1 adjusted value (pre nibble): 0053
	Lane 02 nibble 1 adjusted value (post nibble): 0052
	Lane 03 nibble 1 raw readback: 0051
	Lane 03 nibble 1 adjusted value (pre nibble): 0051
	Lane 03 nibble 1 adjusted value (post nibble): 0051
	Lane 04 nibble 1 raw readback: 0041
	Lane 04 nibble 1 adjusted value (pre nibble): 0041
	Lane 04 nibble 1 adjusted value (post nibble): 0045
	Lane 05 nibble 1 raw readback: 0047
	Lane 05 nibble 1 adjusted value (pre nibble): 0047
	Lane 05 nibble 1 adjusted value (post nibble): 004a
	Lane 06 nibble 1 raw readback: 004a
	Lane 06 nibble 1 adjusted value (pre nibble): 004a
	Lane 06 nibble 1 adjusted value (post nibble): 004c
	Lane 07 nibble 1 raw readback: 004e
	Lane 07 nibble 1 adjusted value (pre nibble): 004e
	Lane 07 nibble 1 adjusted value (post nibble): 004e
	Lane 08 nibble 1 raw readback: 0046
	Lane 08 nibble 1 adjusted value (pre nibble): 0046
	Lane 08 nibble 1 adjusted value (post nibble): 0048
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0056
	Lane 00 new seed: 0056
	Lane 01 scaled delay: 0053
	Lane 01 new seed: 0053
	Lane 02 scaled delay: 0052
	Lane 02 new seed: 0052
	Lane 03 scaled delay: 004f
	Lane 03 new seed: 004f
	Lane 04 scaled delay: 0049
	Lane 04 new seed: 0049
	Lane 05 scaled delay: 004b
	Lane 05 new seed: 004b
	Lane 06 scaled delay: 004d
	Lane 06 new seed: 004d
	Lane 07 scaled delay: 004e
	Lane 07 new seed: 004e
	Lane 08 scaled delay: 004a
	Lane 08 new seed: 004a
	Lane 00 nibble 0 raw readback: 0059
	Lane 00 nibble 0 adjusted value (pre nibble): 0059
	Lane 00 nibble 0 adjusted value (post nibble): 0059
	Lane 01 nibble 0 raw readback: 0055
	Lane 01 nibble 0 adjusted value (pre nibble): 0055
	Lane 01 nibble 0 adjusted value (post nibble): 0055
	Lane 02 nibble 0 raw readback: 0051
	Lane 02 nibble 0 adjusted value (pre nibble): 0051
	Lane 02 nibble 0 adjusted value (post nibble): 0051
	Lane 03 nibble 0 raw readback: 004e
	Lane 03 nibble 0 adjusted value (pre nibble): 004e
	Lane 03 nibble 0 adjusted value (post nibble): 004e
	Lane 04 nibble 0 raw readback: 003f
	Lane 04 nibble 0 adjusted value (pre nibble): 003f
	Lane 04 nibble 0 adjusted value (post nibble): 003f
	Lane 05 nibble 0 raw readback: 0043
	Lane 05 nibble 0 adjusted value (pre nibble): 0043
	Lane 05 nibble 0 adjusted value (post nibble): 0043
	Lane 06 nibble 0 raw readback: 0047
	Lane 06 nibble 0 adjusted value (pre nibble): 0047
	Lane 06 nibble 0 adjusted value (post nibble): 0047
	Lane 07 nibble 0 raw readback: 004c
	Lane 07 nibble 0 adjusted value (pre nibble): 004c
	Lane 07 nibble 0 adjusted value (post nibble): 004c
	Lane 08 nibble 0 raw readback: 0041
	Lane 08 nibble 0 adjusted value (pre nibble): 0041
	Lane 08 nibble 0 adjusted value (post nibble): 0041
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0056
	Lane 01 new seed: 0053
	Lane 02 new seed: 0052
	Lane 03 new seed: 004f
	Lane 04 new seed: 0049
	Lane 05 new seed: 004b
	Lane 06 new seed: 004d
	Lane 07 new seed: 004e
	Lane 08 new seed: 004a
	Lane 00 nibble 1 raw readback: 0059
	Lane 00 nibble 1 adjusted value (pre nibble): 0059
	Lane 00 nibble 1 adjusted value (post nibble): 0057
	Lane 01 nibble 1 raw readback: 0055
	Lane 01 nibble 1 adjusted value (pre nibble): 0055
	Lane 01 nibble 1 adjusted value (post nibble): 0054
	Lane 02 nibble 1 raw readback: 0050
	Lane 02 nibble 1 adjusted value (pre nibble): 0050
	Lane 02 nibble 1 adjusted value (post nibble): 0051
	Lane 03 nibble 1 raw readback: 004e
	Lane 03 nibble 1 adjusted value (pre nibble): 004e
	Lane 03 nibble 1 adjusted value (post nibble): 004e
	Lane 04 nibble 1 raw readback: 003f
	Lane 04 nibble 1 adjusted value (pre nibble): 003f
	Lane 04 nibble 1 adjusted value (post nibble): 0044
	Lane 05 nibble 1 raw readback: 0044
	Lane 05 nibble 1 adjusted value (pre nibble): 0044
	Lane 05 nibble 1 adjusted value (post nibble): 0047
	Lane 06 nibble 1 raw readback: 0047
	Lane 06 nibble 1 adjusted value (pre nibble): 0047
	Lane 06 nibble 1 adjusted value (post nibble): 004a
	Lane 07 nibble 1 raw readback: 004c
	Lane 07 nibble 1 adjusted value (pre nibble): 004c
	Lane 07 nibble 1 adjusted value (post nibble): 004d
	Lane 08 nibble 1 raw readback: 0042
	Lane 08 nibble 1 adjusted value (pre nibble): 0042
	Lane 08 nibble 1 adjusted value (post nibble): 0046
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
SetTargetFreq: Start
SetTargetFreq: Node 2: New frequency code: 000e
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 0 timing/termination pattern 00383a38 30222222
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 1 timing/termination pattern 00383a38 30222222
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 2 DCT 0
phyAssistedMemFnceTraining: done training node 2 DCT 0
phyAssistedMemFnceTraining: training node 2 DCT 1
phyAssistedMemFnceTraining: done training node 2 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 2 DCT 0
phyAssistedMemFnceTraining: done training node 2 DCT 0
phyAssistedMemFnceTraining: training node 2 DCT 1
phyAssistedMemFnceTraining: done training node 2 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
Preparing to send DCT 0 DIMM 0 RC10: 02 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC8: 00
Preparing to send DCT 0 DIMM 1 RC10: 02 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC8: 00
Preparing to send DCT 1 DIMM 0 RC10: 02 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC8: 00
Preparing to send DCT 1 DIMM 1 RC10: 02 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC8: 00
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 0 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR0 control word 00001b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR0 control word 00201b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR0 control word 00401b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR0 control word 00601b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0069
	Lane 00 new seed: 0069
	Lane 01 scaled delay: 0063
	Lane 01 new seed: 0063
	Lane 02 scaled delay: 005f
	Lane 02 new seed: 005f
	Lane 03 scaled delay: 005d
	Lane 03 new seed: 005d
	Lane 04 scaled delay: 004e
	Lane 04 new seed: 004e
	Lane 05 scaled delay: 0054
	Lane 05 new seed: 0054
	Lane 06 scaled delay: 0058
	Lane 06 new seed: 0058
	Lane 07 scaled delay: 005c
	Lane 07 new seed: 005c
	Lane 08 scaled delay: 0052
	Lane 08 new seed: 0052
	Lane 00 nibble 0 raw readback: 0030
	Lane 00 nibble 0 adjusted value (pre nibble): 0070
	Lane 00 nibble 0 adjusted value (post nibble): 0070
	Lane 01 nibble 0 raw readback: 0027
	Lane 01 nibble 0 adjusted value (pre nibble): 0067
	Lane 01 nibble 0 adjusted value (post nibble): 0067
	Lane 02 nibble 0 raw readback: 0061
	Lane 02 nibble 0 adjusted value (pre nibble): 0061
	Lane 02 nibble 0 adjusted value (post nibble): 0061
	Lane 03 nibble 0 raw readback: 005e
	Lane 03 nibble 0 adjusted value (pre nibble): 005e
	Lane 03 nibble 0 adjusted value (post nibble): 005e
	Lane 04 nibble 0 raw readback: 004c
	Lane 04 nibble 0 adjusted value (pre nibble): 004c
	Lane 04 nibble 0 adjusted value (post nibble): 004c
	Lane 05 nibble 0 raw readback: 0053
	Lane 05 nibble 0 adjusted value (pre nibble): 0053
	Lane 05 nibble 0 adjusted value (post nibble): 0053
	Lane 06 nibble 0 raw readback: 0057
	Lane 06 nibble 0 adjusted value (pre nibble): 0057
	Lane 06 nibble 0 adjusted value (post nibble): 0057
	Lane 07 nibble 0 raw readback: 005d
	Lane 07 nibble 0 adjusted value (pre nibble): 005d
	Lane 07 nibble 0 adjusted value (post nibble): 005d
	Lane 08 nibble 0 raw readback: 004f
	Lane 08 nibble 0 adjusted value (pre nibble): 004f
	Lane 08 nibble 0 adjusted value (post nibble): 004f
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0069
	Lane 01 new seed: 0063
	Lane 02 new seed: 005f
	Lane 03 new seed: 005d
	Lane 04 new seed: 004e
	Lane 05 new seed: 0054
	Lane 06 new seed: 0058
	Lane 07 new seed: 005c
	Lane 08 new seed: 0052
	Lane 00 nibble 1 raw readback: 002f
	Lane 00 nibble 1 adjusted value (pre nibble): 006f
	Lane 00 nibble 1 adjusted value (post nibble): 006c
	Lane 01 nibble 1 raw readback: 0028
	Lane 01 nibble 1 adjusted value (pre nibble): 0068
	Lane 01 nibble 1 adjusted value (post nibble): 0065
	Lane 02 nibble 1 raw readback: 0062
	Lane 02 nibble 1 adjusted value (pre nibble): 0062
	Lane 02 nibble 1 adjusted value (post nibble): 0060
	Lane 03 nibble 1 raw readback: 005e
	Lane 03 nibble 1 adjusted value (pre nibble): 005e
	Lane 03 nibble 1 adjusted value (post nibble): 005d
	Lane 04 nibble 1 raw readback: 004c
	Lane 04 nibble 1 adjusted value (pre nibble): 004c
	Lane 04 nibble 1 adjusted value (post nibble): 004d
	Lane 05 nibble 1 raw readback: 0053
	Lane 05 nibble 1 adjusted value (pre nibble): 0053
	Lane 05 nibble 1 adjusted value (post nibble): 0053
	Lane 06 nibble 1 raw readback: 0057
	Lane 06 nibble 1 adjusted value (pre nibble): 0057
	Lane 06 nibble 1 adjusted value (post nibble): 0057
	Lane 07 nibble 1 raw readback: 005c
	Lane 07 nibble 1 adjusted value (pre nibble): 005c
	Lane 07 nibble 1 adjusted value (post nibble): 005c
	Lane 08 nibble 1 raw readback: 004e
	Lane 08 nibble 1 adjusted value (pre nibble): 004e
	Lane 08 nibble 1 adjusted value (post nibble): 0050
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0067
	Lane 00 new seed: 0067
	Lane 01 scaled delay: 0061
	Lane 01 new seed: 0061
	Lane 02 scaled delay: 005d
	Lane 02 new seed: 005d
	Lane 03 scaled delay: 005c
	Lane 03 new seed: 005c
	Lane 04 scaled delay: 004d
	Lane 04 new seed: 004d
	Lane 05 scaled delay: 0053
	Lane 05 new seed: 0053
	Lane 06 scaled delay: 0055
	Lane 06 new seed: 0055
	Lane 07 scaled delay: 0059
	Lane 07 new seed: 0059
	Lane 08 scaled delay: 004f
	Lane 08 new seed: 004f
	Lane 00 nibble 0 raw readback: 002b
	Lane 00 nibble 0 adjusted value (pre nibble): 006b
	Lane 00 nibble 0 adjusted value (post nibble): 006b
	Lane 01 nibble 0 raw readback: 0021
	Lane 01 nibble 0 adjusted value (pre nibble): 0061
	Lane 01 nibble 0 adjusted value (post nibble): 0061
	Lane 02 nibble 0 raw readback: 005c
	Lane 02 nibble 0 adjusted value (pre nibble): 005c
	Lane 02 nibble 0 adjusted value (post nibble): 005c
	Lane 03 nibble 0 raw readback: 0058
	Lane 03 nibble 0 adjusted value (pre nibble): 0058
	Lane 03 nibble 0 adjusted value (post nibble): 0058
	Lane 04 nibble 0 raw readback: 0047
	Lane 04 nibble 0 adjusted value (pre nibble): 0047
	Lane 04 nibble 0 adjusted value (post nibble): 0047
	Lane 05 nibble 0 raw readback: 004f
	Lane 05 nibble 0 adjusted value (pre nibble): 004f
	Lane 05 nibble 0 adjusted value (post nibble): 004f
	Lane 06 nibble 0 raw readback: 0053
	Lane 06 nibble 0 adjusted value (pre nibble): 0053
	Lane 06 nibble 0 adjusted value (post nibble): 0053
	Lane 07 nibble 0 raw readback: 0059
	Lane 07 nibble 0 adjusted value (pre nibble): 0059
	Lane 07 nibble 0 adjusted value (post nibble): 0059
	Lane 08 nibble 0 raw readback: 004a
	Lane 08 nibble 0 adjusted value (pre nibble): 004a
	Lane 08 nibble 0 adjusted value (post nibble): 004a
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0067
	Lane 01 new seed: 0061
	Lane 02 new seed: 005d
	Lane 03 new seed: 005c
	Lane 04 new seed: 004d
	Lane 05 new seed: 0053
	Lane 06 new seed: 0055
	Lane 07 new seed: 0059
	Lane 08 new seed: 004f
	Lane 00 nibble 1 raw readback: 002a
	Lane 00 nibble 1 adjusted value (pre nibble): 006a
	Lane 00 nibble 1 adjusted value (post nibble): 0068
	Lane 01 nibble 1 raw readback: 0022
	Lane 01 nibble 1 adjusted value (pre nibble): 0062
	Lane 01 nibble 1 adjusted value (post nibble): 0061
	Lane 02 nibble 1 raw readback: 005c
	Lane 02 nibble 1 adjusted value (pre nibble): 005c
	Lane 02 nibble 1 adjusted value (post nibble): 005c
	Lane 03 nibble 1 raw readback: 0059
	Lane 03 nibble 1 adjusted value (pre nibble): 0059
	Lane 03 nibble 1 adjusted value (post nibble): 005a
	Lane 04 nibble 1 raw readback: 0047
	Lane 04 nibble 1 adjusted value (pre nibble): 0047
	Lane 04 nibble 1 adjusted value (post nibble): 004a
	Lane 05 nibble 1 raw readback: 004f
	Lane 05 nibble 1 adjusted value (pre nibble): 004f
	Lane 05 nibble 1 adjusted value (post nibble): 0051
	Lane 06 nibble 1 raw readback: 0053
	Lane 06 nibble 1 adjusted value (pre nibble): 0053
	Lane 06 nibble 1 adjusted value (post nibble): 0054
	Lane 07 nibble 1 raw readback: 0059
	Lane 07 nibble 1 adjusted value (pre nibble): 0059
	Lane 07 nibble 1 adjusted value (post nibble): 0059
	Lane 08 nibble 1 raw readback: 0049
	Lane 08 nibble 1 adjusted value (pre nibble): 0049
	Lane 08 nibble 1 adjusted value (post nibble): 004c
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 1 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR0 control word 00001b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR0 control word 00201b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR0 control word 00401b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR0 control word 00601b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0067
	Lane 00 new seed: 0067
	Lane 01 scaled delay: 0063
	Lane 01 new seed: 0063
	Lane 02 scaled delay: 005e
	Lane 02 new seed: 005e
	Lane 03 scaled delay: 005d
	Lane 03 new seed: 005d
	Lane 04 scaled delay: 004e
	Lane 04 new seed: 004e
	Lane 05 scaled delay: 0054
	Lane 05 new seed: 0054
	Lane 06 scaled delay: 0057
	Lane 06 new seed: 0057
	Lane 07 scaled delay: 0059
	Lane 07 new seed: 0059
	Lane 08 scaled delay: 0052
	Lane 08 new seed: 0052
	Lane 00 nibble 0 raw readback: 002d
	Lane 00 nibble 0 adjusted value (pre nibble): 006d
	Lane 00 nibble 0 adjusted value (post nibble): 006d
	Lane 01 nibble 0 raw readback: 0028
	Lane 01 nibble 0 adjusted value (pre nibble): 0068
	Lane 01 nibble 0 adjusted value (post nibble): 0068
	Lane 02 nibble 0 raw readback: 0061
	Lane 02 nibble 0 adjusted value (pre nibble): 0061
	Lane 02 nibble 0 adjusted value (post nibble): 0061
	Lane 03 nibble 0 raw readback: 005d
	Lane 03 nibble 0 adjusted value (pre nibble): 005d
	Lane 03 nibble 0 adjusted value (post nibble): 005d
	Lane 04 nibble 0 raw readback: 004b
	Lane 04 nibble 0 adjusted value (pre nibble): 004b
	Lane 04 nibble 0 adjusted value (post nibble): 004b
	Lane 05 nibble 0 raw readback: 0051
	Lane 05 nibble 0 adjusted value (pre nibble): 0051
	Lane 05 nibble 0 adjusted value (post nibble): 0051
	Lane 06 nibble 0 raw readback: 0056
	Lane 06 nibble 0 adjusted value (pre nibble): 0056
	Lane 06 nibble 0 adjusted value (post nibble): 0056
	Lane 07 nibble 0 raw readback: 005c
	Lane 07 nibble 0 adjusted value (pre nibble): 005c
	Lane 07 nibble 0 adjusted value (post nibble): 005c
	Lane 08 nibble 0 raw readback: 004e
	Lane 08 nibble 0 adjusted value (pre nibble): 004e
	Lane 08 nibble 0 adjusted value (post nibble): 004e
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0067
	Lane 01 new seed: 0063
	Lane 02 new seed: 005e
	Lane 03 new seed: 005d
	Lane 04 new seed: 004e
	Lane 05 new seed: 0054
	Lane 06 new seed: 0057
	Lane 07 new seed: 0059
	Lane 08 new seed: 0052
	Lane 00 nibble 1 raw readback: 002c
	Lane 00 nibble 1 adjusted value (pre nibble): 006c
	Lane 00 nibble 1 adjusted value (post nibble): 0069
	Lane 01 nibble 1 raw readback: 0027
	Lane 01 nibble 1 adjusted value (pre nibble): 0067
	Lane 01 nibble 1 adjusted value (post nibble): 0065
	Lane 02 nibble 1 raw readback: 005f
	Lane 02 nibble 1 adjusted value (pre nibble): 005f
	Lane 02 nibble 1 adjusted value (post nibble): 005e
	Lane 03 nibble 1 raw readback: 005e
	Lane 03 nibble 1 adjusted value (pre nibble): 005e
	Lane 03 nibble 1 adjusted value (post nibble): 005d
	Lane 04 nibble 1 raw readback: 004a
	Lane 04 nibble 1 adjusted value (pre nibble): 004a
	Lane 04 nibble 1 adjusted value (post nibble): 004c
	Lane 05 nibble 1 raw readback: 0051
	Lane 05 nibble 1 adjusted value (pre nibble): 0051
	Lane 05 nibble 1 adjusted value (post nibble): 0052
	Lane 06 nibble 1 raw readback: 0055
	Lane 06 nibble 1 adjusted value (pre nibble): 0055
	Lane 06 nibble 1 adjusted value (post nibble): 0056
	Lane 07 nibble 1 raw readback: 005b
	Lane 07 nibble 1 adjusted value (pre nibble): 005b
	Lane 07 nibble 1 adjusted value (post nibble): 005a
	Lane 08 nibble 1 raw readback: 004e
	Lane 08 nibble 1 adjusted value (pre nibble): 004e
	Lane 08 nibble 1 adjusted value (post nibble): 0050
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0064
	Lane 00 new seed: 0064
	Lane 01 scaled delay: 0061
	Lane 01 new seed: 0061
	Lane 02 scaled delay: 005d
	Lane 02 new seed: 005d
	Lane 03 scaled delay: 0059
	Lane 03 new seed: 0059
	Lane 04 scaled delay: 004d
	Lane 04 new seed: 004d
	Lane 05 scaled delay: 0050
	Lane 05 new seed: 0050
	Lane 06 scaled delay: 0054
	Lane 06 new seed: 0054
	Lane 07 scaled delay: 0058
	Lane 07 new seed: 0058
	Lane 08 scaled delay: 004f
	Lane 08 new seed: 004f
	Lane 00 nibble 0 raw readback: 0028
	Lane 00 nibble 0 adjusted value (pre nibble): 0068
	Lane 00 nibble 0 adjusted value (post nibble): 0068
	Lane 01 nibble 0 raw readback: 0022
	Lane 01 nibble 0 adjusted value (pre nibble): 0062
	Lane 01 nibble 0 adjusted value (post nibble): 0062
	Lane 02 nibble 0 raw readback: 005e
	Lane 02 nibble 0 adjusted value (pre nibble): 005e
	Lane 02 nibble 0 adjusted value (post nibble): 005e
	Lane 03 nibble 0 raw readback: 0058
	Lane 03 nibble 0 adjusted value (pre nibble): 0058
	Lane 03 nibble 0 adjusted value (post nibble): 0058
	Lane 04 nibble 0 raw readback: 0046
	Lane 04 nibble 0 adjusted value (pre nibble): 0046
	Lane 04 nibble 0 adjusted value (post nibble): 0046
	Lane 05 nibble 0 raw readback: 004c
	Lane 05 nibble 0 adjusted value (pre nibble): 004c
	Lane 05 nibble 0 adjusted value (post nibble): 004c
	Lane 06 nibble 0 raw readback: 0051
	Lane 06 nibble 0 adjusted value (pre nibble): 0051
	Lane 06 nibble 0 adjusted value (post nibble): 0051
	Lane 07 nibble 0 raw readback: 0057
	Lane 07 nibble 0 adjusted value (pre nibble): 0057
	Lane 07 nibble 0 adjusted value (post nibble): 0057
	Lane 08 nibble 0 raw readback: 0049
	Lane 08 nibble 0 adjusted value (pre nibble): 0049
	Lane 08 nibble 0 adjusted value (post nibble): 0049
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0064
	Lane 01 new seed: 0061
	Lane 02 new seed: 005d
	Lane 03 new seed: 0059
	Lane 04 new seed: 004d
	Lane 05 new seed: 0050
	Lane 06 new seed: 0054
	Lane 07 new seed: 0058
	Lane 08 new seed: 004f
	Lane 00 nibble 1 raw readback: 0028
	Lane 00 nibble 1 adjusted value (pre nibble): 0068
	Lane 00 nibble 1 adjusted value (post nibble): 0066
	Lane 01 nibble 1 raw readback: 0021
	Lane 01 nibble 1 adjusted value (pre nibble): 0061
	Lane 01 nibble 1 adjusted value (post nibble): 0061
	Lane 02 nibble 1 raw readback: 005c
	Lane 02 nibble 1 adjusted value (pre nibble): 005c
	Lane 02 nibble 1 adjusted value (post nibble): 005c
	Lane 03 nibble 1 raw readback: 0059
	Lane 03 nibble 1 adjusted value (pre nibble): 0059
	Lane 03 nibble 1 adjusted value (post nibble): 0059
	Lane 04 nibble 1 raw readback: 0046
	Lane 04 nibble 1 adjusted value (pre nibble): 0046
	Lane 04 nibble 1 adjusted value (post nibble): 0049
	Lane 05 nibble 1 raw readback: 004d
	Lane 05 nibble 1 adjusted value (pre nibble): 004d
	Lane 05 nibble 1 adjusted value (post nibble): 004e
	Lane 06 nibble 1 raw readback: 0050
	Lane 06 nibble 1 adjusted value (pre nibble): 0050
	Lane 06 nibble 1 adjusted value (post nibble): 0052
	Lane 07 nibble 1 raw readback: 0056
	Lane 07 nibble 1 adjusted value (pre nibble): 0056
	Lane 07 nibble 1 adjusted value (post nibble): 0057
	Lane 08 nibble 1 raw readback: 0049
	Lane 08 nibble 1 adjusted value (pre nibble): 0049
	Lane 08 nibble 1 adjusted value (post nibble): 004c
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 2: New frequency code: 0012
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 0 timing/termination pattern 00353935 30222222
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 1 timing/termination pattern 00353935 30222222
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 2 DCT 0
phyAssistedMemFnceTraining: done training node 2 DCT 0
phyAssistedMemFnceTraining: training node 2 DCT 1
phyAssistedMemFnceTraining: done training node 2 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 2 DCT 0
phyAssistedMemFnceTraining: done training node 2 DCT 0
phyAssistedMemFnceTraining: training node 2 DCT 1
phyAssistedMemFnceTraining: done training node 2 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
Preparing to send DCT 0 DIMM 0 RC10: 03 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC8: 00
Preparing to send DCT 0 DIMM 1 RC10: 03 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC8: 00
Preparing to send DCT 1 DIMM 0 RC10: 03 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC8: 00
Preparing to send DCT 1 DIMM 1 RC10: 03 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC8: 00
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 0 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR0 control word 00001d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR0 control word 00201d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR0 control word 00401d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR0 control word 00601d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 007b
	Lane 00 new seed: 007b
	Lane 01 scaled delay: 0072
	Lane 01 new seed: 0072
	Lane 02 scaled delay: 006c
	Lane 02 new seed: 006c
	Lane 03 scaled delay: 0069
	Lane 03 new seed: 0069
	Lane 04 scaled delay: 0055
	Lane 04 new seed: 0055
	Lane 05 scaled delay: 005d
	Lane 05 new seed: 005d
	Lane 06 scaled delay: 0061
	Lane 06 new seed: 0061
	Lane 07 scaled delay: 0067
	Lane 07 new seed: 0067
	Lane 08 scaled delay: 0059
	Lane 08 new seed: 0059
	Lane 00 nibble 0 raw readback: 0045
	Lane 00 nibble 0 adjusted value (pre nibble): 0085
	Lane 00 nibble 0 adjusted value (post nibble): 0085
	Lane 01 nibble 0 raw readback: 0038
	Lane 01 nibble 0 adjusted value (pre nibble): 0078
	Lane 01 nibble 0 adjusted value (post nibble): 0078
	Lane 02 nibble 0 raw readback: 0033
	Lane 02 nibble 0 adjusted value (pre nibble): 0073
	Lane 02 nibble 0 adjusted value (post nibble): 0073
	Lane 03 nibble 0 raw readback: 002f
	Lane 03 nibble 0 adjusted value (pre nibble): 006f
	Lane 03 nibble 0 adjusted value (post nibble): 006f
	Lane 04 nibble 0 raw readback: 005b
	Lane 04 nibble 0 adjusted value (pre nibble): 005b
	Lane 04 nibble 0 adjusted value (post nibble): 005b
	Lane 05 nibble 0 raw readback: 0062
	Lane 05 nibble 0 adjusted value (pre nibble): 0062
	Lane 05 nibble 0 adjusted value (post nibble): 0062
	Lane 06 nibble 0 raw readback: 0026
	Lane 06 nibble 0 adjusted value (pre nibble): 0066
	Lane 06 nibble 0 adjusted value (post nibble): 0066
	Lane 07 nibble 0 raw readback: 002e
	Lane 07 nibble 0 adjusted value (pre nibble): 006e
	Lane 07 nibble 0 adjusted value (post nibble): 006e
	Lane 08 nibble 0 raw readback: 005d
	Lane 08 nibble 0 adjusted value (pre nibble): 005d
	Lane 08 nibble 0 adjusted value (post nibble): 005d
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 007b
	Lane 01 new seed: 0072
	Lane 02 new seed: 006c
	Lane 03 new seed: 0069
	Lane 04 new seed: 0055
	Lane 05 new seed: 005d
	Lane 06 new seed: 0061
	Lane 07 new seed: 0067
	Lane 08 new seed: 0059
	Lane 00 nibble 1 raw readback: 0042
	Lane 00 nibble 1 adjusted value (pre nibble): 0082
	Lane 00 nibble 1 adjusted value (post nibble): 007e
	Lane 01 nibble 1 raw readback: 0038
	Lane 01 nibble 1 adjusted value (pre nibble): 0078
	Lane 01 nibble 1 adjusted value (post nibble): 0075
	Lane 02 nibble 1 raw readback: 0034
	Lane 02 nibble 1 adjusted value (pre nibble): 0074
	Lane 02 nibble 1 adjusted value (post nibble): 0070
	Lane 03 nibble 1 raw readback: 002f
	Lane 03 nibble 1 adjusted value (pre nibble): 006f
	Lane 03 nibble 1 adjusted value (post nibble): 006c
	Lane 04 nibble 1 raw readback: 005a
	Lane 04 nibble 1 adjusted value (pre nibble): 005a
	Lane 04 nibble 1 adjusted value (post nibble): 0057
	Lane 05 nibble 1 raw readback: 0061
	Lane 05 nibble 1 adjusted value (pre nibble): 0061
	Lane 05 nibble 1 adjusted value (post nibble): 005f
	Lane 06 nibble 1 raw readback: 0025
	Lane 06 nibble 1 adjusted value (pre nibble): 0065
	Lane 06 nibble 1 adjusted value (post nibble): 0063
	Lane 07 nibble 1 raw readback: 002d
	Lane 07 nibble 1 adjusted value (pre nibble): 006d
	Lane 07 nibble 1 adjusted value (post nibble): 006a
	Lane 08 nibble 1 raw readback: 005d
	Lane 08 nibble 1 adjusted value (pre nibble): 005d
	Lane 08 nibble 1 adjusted value (post nibble): 005b
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0076
	Lane 00 new seed: 0076
	Lane 01 scaled delay: 006d
	Lane 01 new seed: 006d
	Lane 02 scaled delay: 0067
	Lane 02 new seed: 0067
	Lane 03 scaled delay: 0065
	Lane 03 new seed: 0065
	Lane 04 scaled delay: 0052
	Lane 04 new seed: 0052
	Lane 05 scaled delay: 005a
	Lane 05 new seed: 005a
	Lane 06 scaled delay: 005e
	Lane 06 new seed: 005e
	Lane 07 scaled delay: 0064
	Lane 07 new seed: 0064
	Lane 08 scaled delay: 0054
	Lane 08 new seed: 0054
	Lane 00 nibble 0 raw readback: 0040
	Lane 00 nibble 0 adjusted value (pre nibble): 0080
	Lane 00 nibble 0 adjusted value (post nibble): 0080
	Lane 01 nibble 0 raw readback: 0034
	Lane 01 nibble 0 adjusted value (pre nibble): 0074
	Lane 01 nibble 0 adjusted value (post nibble): 0074
	Lane 02 nibble 0 raw readback: 0030
	Lane 02 nibble 0 adjusted value (pre nibble): 0070
	Lane 02 nibble 0 adjusted value (post nibble): 0070
	Lane 03 nibble 0 raw readback: 002b
	Lane 03 nibble 0 adjusted value (pre nibble): 006b
	Lane 03 nibble 0 adjusted value (post nibble): 006b
	Lane 04 nibble 0 raw readback: 0057
	Lane 04 nibble 0 adjusted value (pre nibble): 0057
	Lane 04 nibble 0 adjusted value (post nibble): 0057
	Lane 05 nibble 0 raw readback: 005d
	Lane 05 nibble 0 adjusted value (pre nibble): 005d
	Lane 05 nibble 0 adjusted value (post nibble): 005d
	Lane 06 nibble 0 raw readback: 0063
	Lane 06 nibble 0 adjusted value (pre nibble): 0063
	Lane 06 nibble 0 adjusted value (post nibble): 0063
	Lane 07 nibble 0 raw readback: 002b
	Lane 07 nibble 0 adjusted value (pre nibble): 006b
	Lane 07 nibble 0 adjusted value (post nibble): 006b
	Lane 08 nibble 0 raw readback: 005b
	Lane 08 nibble 0 adjusted value (pre nibble): 005b
	Lane 08 nibble 0 adjusted value (post nibble): 005b
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0076
	Lane 01 new seed: 006d
	Lane 02 new seed: 0067
	Lane 03 new seed: 0065
	Lane 04 new seed: 0052
	Lane 05 new seed: 005a
	Lane 06 new seed: 005e
	Lane 07 new seed: 0064
	Lane 08 new seed: 0054
	Lane 00 nibble 1 raw readback: 003f
	Lane 00 nibble 1 adjusted value (pre nibble): 007f
	Lane 00 nibble 1 adjusted value (post nibble): 007a
	Lane 01 nibble 1 raw readback: 0035
	Lane 01 nibble 1 adjusted value (pre nibble): 0075
	Lane 01 nibble 1 adjusted value (post nibble): 0071
	Lane 02 nibble 1 raw readback: 002f
	Lane 02 nibble 1 adjusted value (pre nibble): 006f
	Lane 02 nibble 1 adjusted value (post nibble): 006b
	Lane 03 nibble 1 raw readback: 002b
	Lane 03 nibble 1 adjusted value (pre nibble): 006b
	Lane 03 nibble 1 adjusted value (post nibble): 0068
	Lane 04 nibble 1 raw readback: 0056
	Lane 04 nibble 1 adjusted value (pre nibble): 0056
	Lane 04 nibble 1 adjusted value (post nibble): 0054
	Lane 05 nibble 1 raw readback: 005f
	Lane 05 nibble 1 adjusted value (pre nibble): 005f
	Lane 05 nibble 1 adjusted value (post nibble): 005c
	Lane 06 nibble 1 raw readback: 0062
	Lane 06 nibble 1 adjusted value (pre nibble): 0062
	Lane 06 nibble 1 adjusted value (post nibble): 0060
	Lane 07 nibble 1 raw readback: 002a
	Lane 07 nibble 1 adjusted value (pre nibble): 006a
	Lane 07 nibble 1 adjusted value (post nibble): 0067
	Lane 08 nibble 1 raw readback: 005a
	Lane 08 nibble 1 adjusted value (pre nibble): 005a
	Lane 08 nibble 1 adjusted value (post nibble): 0057
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 1 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR0 control word 00001d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR0 control word 00201d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR0 control word 00401d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR0 control word 00601d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0077
	Lane 00 new seed: 0077
	Lane 01 scaled delay: 0072
	Lane 01 new seed: 0072
	Lane 02 scaled delay: 006a
	Lane 02 new seed: 006a
	Lane 03 scaled delay: 0069
	Lane 03 new seed: 0069
	Lane 04 scaled delay: 0054
	Lane 04 new seed: 0054
	Lane 05 scaled delay: 005b
	Lane 05 new seed: 005b
	Lane 06 scaled delay: 0060
	Lane 06 new seed: 0060
	Lane 07 scaled delay: 0065
	Lane 07 new seed: 0065
	Lane 08 scaled delay: 0059
	Lane 08 new seed: 0059
	Lane 00 nibble 0 raw readback: 003f
	Lane 00 nibble 0 adjusted value (pre nibble): 007f
	Lane 00 nibble 0 adjusted value (post nibble): 007f
	Lane 01 nibble 0 raw readback: 0039
	Lane 01 nibble 0 adjusted value (pre nibble): 0079
	Lane 01 nibble 0 adjusted value (post nibble): 0079
	Lane 02 nibble 0 raw readback: 0032
	Lane 02 nibble 0 adjusted value (pre nibble): 0072
	Lane 02 nibble 0 adjusted value (post nibble): 0072
	Lane 03 nibble 0 raw readback: 002d
	Lane 03 nibble 0 adjusted value (pre nibble): 006d
	Lane 03 nibble 0 adjusted value (post nibble): 006d
	Lane 04 nibble 0 raw readback: 0058
	Lane 04 nibble 0 adjusted value (pre nibble): 0058
	Lane 04 nibble 0 adjusted value (post nibble): 0058
	Lane 05 nibble 0 raw readback: 005f
	Lane 05 nibble 0 adjusted value (pre nibble): 005f
	Lane 05 nibble 0 adjusted value (post nibble): 005f
	Lane 06 nibble 0 raw readback: 0023
	Lane 06 nibble 0 adjusted value (pre nibble): 0063
	Lane 06 nibble 0 adjusted value (post nibble): 0063
	Lane 07 nibble 0 raw readback: 002a
	Lane 07 nibble 0 adjusted value (pre nibble): 006a
	Lane 07 nibble 0 adjusted value (post nibble): 006a
	Lane 08 nibble 0 raw readback: 005b
	Lane 08 nibble 0 adjusted value (pre nibble): 005b
	Lane 08 nibble 0 adjusted value (post nibble): 005b
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0077
	Lane 01 new seed: 0072
	Lane 02 new seed: 006a
	Lane 03 new seed: 0069
	Lane 04 new seed: 0054
	Lane 05 new seed: 005b
	Lane 06 new seed: 0060
	Lane 07 new seed: 0065
	Lane 08 new seed: 0059
	Lane 00 nibble 1 raw readback: 003e
	Lane 00 nibble 1 adjusted value (pre nibble): 007e
	Lane 00 nibble 1 adjusted value (post nibble): 007a
	Lane 01 nibble 1 raw readback: 0037
	Lane 01 nibble 1 adjusted value (pre nibble): 0077
	Lane 01 nibble 1 adjusted value (post nibble): 0074
	Lane 02 nibble 1 raw readback: 002f
	Lane 02 nibble 1 adjusted value (pre nibble): 006f
	Lane 02 nibble 1 adjusted value (post nibble): 006c
	Lane 03 nibble 1 raw readback: 002d
	Lane 03 nibble 1 adjusted value (pre nibble): 006d
	Lane 03 nibble 1 adjusted value (post nibble): 006b
	Lane 04 nibble 1 raw readback: 0057
	Lane 04 nibble 1 adjusted value (pre nibble): 0057
	Lane 04 nibble 1 adjusted value (post nibble): 0055
	Lane 05 nibble 1 raw readback: 005f
	Lane 05 nibble 1 adjusted value (pre nibble): 005f
	Lane 05 nibble 1 adjusted value (post nibble): 005d
	Lane 06 nibble 1 raw readback: 0022
	Lane 06 nibble 1 adjusted value (pre nibble): 0062
	Lane 06 nibble 1 adjusted value (post nibble): 0061
	Lane 07 nibble 1 raw readback: 0029
	Lane 07 nibble 1 adjusted value (pre nibble): 0069
	Lane 07 nibble 1 adjusted value (post nibble): 0067
	Lane 08 nibble 1 raw readback: 005c
	Lane 08 nibble 1 adjusted value (pre nibble): 005c
	Lane 08 nibble 1 adjusted value (post nibble): 005a
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0073
	Lane 00 new seed: 0073
	Lane 01 scaled delay: 006d
	Lane 01 new seed: 006d
	Lane 02 scaled delay: 0067
	Lane 02 new seed: 0067
	Lane 03 scaled delay: 0064
	Lane 03 new seed: 0064
	Lane 04 scaled delay: 0051
	Lane 04 new seed: 0051
	Lane 05 scaled delay: 0057
	Lane 05 new seed: 0057
	Lane 06 scaled delay: 005b
	Lane 06 new seed: 005b
	Lane 07 scaled delay: 0061
	Lane 07 new seed: 0061
	Lane 08 scaled delay: 0054
	Lane 08 new seed: 0054
	Lane 00 nibble 0 raw readback: 003c
	Lane 00 nibble 0 adjusted value (pre nibble): 007c
	Lane 00 nibble 0 adjusted value (post nibble): 007c
	Lane 01 nibble 0 raw readback: 0034
	Lane 01 nibble 0 adjusted value (pre nibble): 0074
	Lane 01 nibble 0 adjusted value (post nibble): 0074
	Lane 02 nibble 0 raw readback: 002f
	Lane 02 nibble 0 adjusted value (pre nibble): 006f
	Lane 02 nibble 0 adjusted value (post nibble): 006f
	Lane 03 nibble 0 raw readback: 0028
	Lane 03 nibble 0 adjusted value (pre nibble): 0068
	Lane 03 nibble 0 adjusted value (post nibble): 0068
	Lane 04 nibble 0 raw readback: 0054
	Lane 04 nibble 0 adjusted value (pre nibble): 0054
	Lane 04 nibble 0 adjusted value (post nibble): 0054
	Lane 05 nibble 0 raw readback: 005a
	Lane 05 nibble 0 adjusted value (pre nibble): 005a
	Lane 05 nibble 0 adjusted value (post nibble): 005a
	Lane 06 nibble 0 raw readback: 005f
	Lane 06 nibble 0 adjusted value (pre nibble): 005f
	Lane 06 nibble 0 adjusted value (post nibble): 005f
	Lane 07 nibble 0 raw readback: 0025
	Lane 07 nibble 0 adjusted value (pre nibble): 0065
	Lane 07 nibble 0 adjusted value (post nibble): 0065
	Lane 08 nibble 0 raw readback: 0056
	Lane 08 nibble 0 adjusted value (pre nibble): 0056
	Lane 08 nibble 0 adjusted value (post nibble): 0056
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0073
	Lane 01 new seed: 006d
	Lane 02 new seed: 0067
	Lane 03 new seed: 0064
	Lane 04 new seed: 0051
	Lane 05 new seed: 0057
	Lane 06 new seed: 005b
	Lane 07 new seed: 0061
	Lane 08 new seed: 0054
	Lane 00 nibble 1 raw readback: 003a
	Lane 00 nibble 1 adjusted value (pre nibble): 007a
	Lane 00 nibble 1 adjusted value (post nibble): 0076
	Lane 01 nibble 1 raw readback: 0033
	Lane 01 nibble 1 adjusted value (pre nibble): 0073
	Lane 01 nibble 1 adjusted value (post nibble): 0070
	Lane 02 nibble 1 raw readback: 002c
	Lane 02 nibble 1 adjusted value (pre nibble): 006c
	Lane 02 nibble 1 adjusted value (post nibble): 0069
	Lane 03 nibble 1 raw readback: 0029
	Lane 03 nibble 1 adjusted value (pre nibble): 0069
	Lane 03 nibble 1 adjusted value (post nibble): 0066
	Lane 04 nibble 1 raw readback: 0054
	Lane 04 nibble 1 adjusted value (pre nibble): 0054
	Lane 04 nibble 1 adjusted value (post nibble): 0052
	Lane 05 nibble 1 raw readback: 005b
	Lane 05 nibble 1 adjusted value (pre nibble): 005b
	Lane 05 nibble 1 adjusted value (post nibble): 0059
	Lane 06 nibble 1 raw readback: 005e
	Lane 06 nibble 1 adjusted value (pre nibble): 005e
	Lane 06 nibble 1 adjusted value (post nibble): 005c
	Lane 07 nibble 1 raw readback: 0024
	Lane 07 nibble 1 adjusted value (pre nibble): 0064
	Lane 07 nibble 1 adjusted value (post nibble): 0062
	Lane 08 nibble 1 raw readback: 0056
	Lane 08 nibble 1 adjusted value (pre nibble): 0056
	Lane 08 nibble 1 adjusted value (post nibble): 0055
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
activate_spd_rom() for node 03
enable_spd_node3()
SetTargetFreq: Start
SetTargetFreq: Node 3: New frequency code: 0006
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 0 timing/termination pattern 00000000 20222222
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 1 timing/termination pattern 00000000 20222222
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 3 DCT 0
phyAssistedMemFnceTraining: done training node 3 DCT 0
phyAssistedMemFnceTraining: training node 3 DCT 1
phyAssistedMemFnceTraining: done training node 3 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 3 DCT 0
phyAssistedMemFnceTraining: done training node 3 DCT 0
phyAssistedMemFnceTraining: training node 3 DCT 1
phyAssistedMemFnceTraining: done training node 3 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
Preparing to send DCT 0 DIMM 0 RC10: 00 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC8: 00
Preparing to send DCT 0 DIMM 1 RC10: 00 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC8: 00
Preparing to send DCT 1 DIMM 0 RC10: 00 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC8: 00
Preparing to send DCT 1 DIMM 1 RC10: 00 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC8: 00
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 0 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR0 control word 00001578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR0 control word 00201578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR0 control word 00401578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR0 control word 00601578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0047
	Lane 00 new seed: 0047
	Lane 01 scaled delay: 0047
	Lane 01 new seed: 0047
	Lane 02 scaled delay: 0047
	Lane 02 new seed: 0047
	Lane 03 scaled delay: 0047
	Lane 03 new seed: 0047
	Lane 04 scaled delay: 0047
	Lane 04 new seed: 0047
	Lane 05 scaled delay: 0047
	Lane 05 new seed: 0047
	Lane 06 scaled delay: 0047
	Lane 06 new seed: 0047
	Lane 07 scaled delay: 0047
	Lane 07 new seed: 0047
	Lane 08 scaled delay: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 0 raw readback: 0046
	Lane 00 nibble 0 adjusted value (pre nibble): 0046
	Lane 00 nibble 0 adjusted value (post nibble): 0046
	Lane 01 nibble 0 raw readback: 0042
	Lane 01 nibble 0 adjusted value (pre nibble): 0042
	Lane 01 nibble 0 adjusted value (post nibble): 0042
	Lane 02 nibble 0 raw readback: 003e
	Lane 02 nibble 0 adjusted value (pre nibble): 003e
	Lane 02 nibble 0 adjusted value (post nibble): 003e
	Lane 03 nibble 0 raw readback: 003d
	Lane 03 nibble 0 adjusted value (pre nibble): 003d
	Lane 03 nibble 0 adjusted value (post nibble): 003d
	Lane 04 nibble 0 raw readback: 0039
	Lane 04 nibble 0 adjusted value (pre nibble): 0039
	Lane 04 nibble 0 adjusted value (post nibble): 0039
	Lane 05 nibble 0 raw readback: 003e
	Lane 05 nibble 0 adjusted value (pre nibble): 003e
	Lane 05 nibble 0 adjusted value (post nibble): 003e
	Lane 06 nibble 0 raw readback: 003f
	Lane 06 nibble 0 adjusted value (pre nibble): 003f
	Lane 06 nibble 0 adjusted value (post nibble): 003f
	Lane 07 nibble 0 raw readback: 0044
	Lane 07 nibble 0 adjusted value (pre nibble): 0044
	Lane 07 nibble 0 adjusted value (post nibble): 0044
	Lane 08 nibble 0 raw readback: 0037
	Lane 08 nibble 0 adjusted value (pre nibble): 0037
	Lane 08 nibble 0 adjusted value (post nibble): 0037
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0047
	Lane 01 new seed: 0047
	Lane 02 new seed: 0047
	Lane 03 new seed: 0047
	Lane 04 new seed: 0047
	Lane 05 new seed: 0047
	Lane 06 new seed: 0047
	Lane 07 new seed: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 1 raw readback: 0046
	Lane 00 nibble 1 adjusted value (pre nibble): 0046
	Lane 00 nibble 1 adjusted value (post nibble): 0046
	Lane 01 nibble 1 raw readback: 0042
	Lane 01 nibble 1 adjusted value (pre nibble): 0042
	Lane 01 nibble 1 adjusted value (post nibble): 0044
	Lane 02 nibble 1 raw readback: 003d
	Lane 02 nibble 1 adjusted value (pre nibble): 003d
	Lane 02 nibble 1 adjusted value (post nibble): 0042
	Lane 03 nibble 1 raw readback: 003c
	Lane 03 nibble 1 adjusted value (pre nibble): 003c
	Lane 03 nibble 1 adjusted value (post nibble): 0041
	Lane 04 nibble 1 raw readback: 0039
	Lane 04 nibble 1 adjusted value (pre nibble): 0039
	Lane 04 nibble 1 adjusted value (post nibble): 0040
	Lane 05 nibble 1 raw readback: 003e
	Lane 05 nibble 1 adjusted value (pre nibble): 003e
	Lane 05 nibble 1 adjusted value (post nibble): 0042
	Lane 06 nibble 1 raw readback: 003e
	Lane 06 nibble 1 adjusted value (pre nibble): 003e
	Lane 06 nibble 1 adjusted value (post nibble): 0042
	Lane 07 nibble 1 raw readback: 0043
	Lane 07 nibble 1 adjusted value (pre nibble): 0043
	Lane 07 nibble 1 adjusted value (post nibble): 0045
	Lane 08 nibble 1 raw readback: 0036
	Lane 08 nibble 1 adjusted value (pre nibble): 0036
	Lane 08 nibble 1 adjusted value (post nibble): 003e
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0047
	Lane 00 new seed: 0047
	Lane 01 scaled delay: 0047
	Lane 01 new seed: 0047
	Lane 02 scaled delay: 0047
	Lane 02 new seed: 0047
	Lane 03 scaled delay: 0047
	Lane 03 new seed: 0047
	Lane 04 scaled delay: 0047
	Lane 04 new seed: 0047
	Lane 05 scaled delay: 0047
	Lane 05 new seed: 0047
	Lane 06 scaled delay: 0047
	Lane 06 new seed: 0047
	Lane 07 scaled delay: 0047
	Lane 07 new seed: 0047
	Lane 08 scaled delay: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 0 raw readback: 0047
	Lane 00 nibble 0 adjusted value (pre nibble): 0047
	Lane 00 nibble 0 adjusted value (post nibble): 0047
	Lane 01 nibble 0 raw readback: 0041
	Lane 01 nibble 0 adjusted value (pre nibble): 0041
	Lane 01 nibble 0 adjusted value (post nibble): 0041
	Lane 02 nibble 0 raw readback: 003d
	Lane 02 nibble 0 adjusted value (pre nibble): 003d
	Lane 02 nibble 0 adjusted value (post nibble): 003d
	Lane 03 nibble 0 raw readback: 003d
	Lane 03 nibble 0 adjusted value (pre nibble): 003d
	Lane 03 nibble 0 adjusted value (post nibble): 003d
	Lane 04 nibble 0 raw readback: 0039
	Lane 04 nibble 0 adjusted value (pre nibble): 0039
	Lane 04 nibble 0 adjusted value (post nibble): 0039
	Lane 05 nibble 0 raw readback: 003e
	Lane 05 nibble 0 adjusted value (pre nibble): 003e
	Lane 05 nibble 0 adjusted value (post nibble): 003e
	Lane 06 nibble 0 raw readback: 003e
	Lane 06 nibble 0 adjusted value (pre nibble): 003e
	Lane 06 nibble 0 adjusted value (post nibble): 003e
	Lane 07 nibble 0 raw readback: 0043
	Lane 07 nibble 0 adjusted value (pre nibble): 0043
	Lane 07 nibble 0 adjusted value (post nibble): 0043
	Lane 08 nibble 0 raw readback: 0037
	Lane 08 nibble 0 adjusted value (pre nibble): 0037
	Lane 08 nibble 0 adjusted value (post nibble): 0037
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0047
	Lane 01 new seed: 0047
	Lane 02 new seed: 0047
	Lane 03 new seed: 0047
	Lane 04 new seed: 0047
	Lane 05 new seed: 0047
	Lane 06 new seed: 0047
	Lane 07 new seed: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 1 raw readback: 0046
	Lane 00 nibble 1 adjusted value (pre nibble): 0046
	Lane 00 nibble 1 adjusted value (post nibble): 0046
	Lane 01 nibble 1 raw readback: 0041
	Lane 01 nibble 1 adjusted value (pre nibble): 0041
	Lane 01 nibble 1 adjusted value (post nibble): 0044
	Lane 02 nibble 1 raw readback: 003d
	Lane 02 nibble 1 adjusted value (pre nibble): 003d
	Lane 02 nibble 1 adjusted value (post nibble): 0042
	Lane 03 nibble 1 raw readback: 003c
	Lane 03 nibble 1 adjusted value (pre nibble): 003c
	Lane 03 nibble 1 adjusted value (post nibble): 0041
	Lane 04 nibble 1 raw readback: 0038
	Lane 04 nibble 1 adjusted value (pre nibble): 0038
	Lane 04 nibble 1 adjusted value (post nibble): 003f
	Lane 05 nibble 1 raw readback: 003d
	Lane 05 nibble 1 adjusted value (pre nibble): 003d
	Lane 05 nibble 1 adjusted value (post nibble): 0042
	Lane 06 nibble 1 raw readback: 003e
	Lane 06 nibble 1 adjusted value (pre nibble): 003e
	Lane 06 nibble 1 adjusted value (post nibble): 0042
	Lane 07 nibble 1 raw readback: 0043
	Lane 07 nibble 1 adjusted value (pre nibble): 0043
	Lane 07 nibble 1 adjusted value (post nibble): 0045
	Lane 08 nibble 1 raw readback: 0037
	Lane 08 nibble 1 adjusted value (pre nibble): 0037
	Lane 08 nibble 1 adjusted value (post nibble): 003f
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 1 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR0 control word 00001578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR0 control word 00201578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR0 control word 00401578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR0 control word 00601578
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0047
	Lane 00 new seed: 0047
	Lane 01 scaled delay: 0047
	Lane 01 new seed: 0047
	Lane 02 scaled delay: 0047
	Lane 02 new seed: 0047
	Lane 03 scaled delay: 0047
	Lane 03 new seed: 0047
	Lane 04 scaled delay: 0047
	Lane 04 new seed: 0047
	Lane 05 scaled delay: 0047
	Lane 05 new seed: 0047
	Lane 06 scaled delay: 0047
	Lane 06 new seed: 0047
	Lane 07 scaled delay: 0047
	Lane 07 new seed: 0047
	Lane 08 scaled delay: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 0 raw readback: 0049
	Lane 00 nibble 0 adjusted value (pre nibble): 0049
	Lane 00 nibble 0 adjusted value (post nibble): 0049
	Lane 01 nibble 0 raw readback: 0044
	Lane 01 nibble 0 adjusted value (pre nibble): 0044
	Lane 01 nibble 0 adjusted value (post nibble): 0044
	Lane 02 nibble 0 raw readback: 003f
	Lane 02 nibble 0 adjusted value (pre nibble): 003f
	Lane 02 nibble 0 adjusted value (post nibble): 003f
	Lane 03 nibble 0 raw readback: 003c
	Lane 03 nibble 0 adjusted value (pre nibble): 003c
	Lane 03 nibble 0 adjusted value (post nibble): 003c
	Lane 04 nibble 0 raw readback: 0039
	Lane 04 nibble 0 adjusted value (pre nibble): 0039
	Lane 04 nibble 0 adjusted value (post nibble): 0039
	Lane 05 nibble 0 raw readback: 003f
	Lane 05 nibble 0 adjusted value (pre nibble): 003f
	Lane 05 nibble 0 adjusted value (post nibble): 003f
	Lane 06 nibble 0 raw readback: 0041
	Lane 06 nibble 0 adjusted value (pre nibble): 0041
	Lane 06 nibble 0 adjusted value (post nibble): 0041
	Lane 07 nibble 0 raw readback: 0046
	Lane 07 nibble 0 adjusted value (pre nibble): 0046
	Lane 07 nibble 0 adjusted value (post nibble): 0046
	Lane 08 nibble 0 raw readback: 0037
	Lane 08 nibble 0 adjusted value (pre nibble): 0037
	Lane 08 nibble 0 adjusted value (post nibble): 0037
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0047
	Lane 01 new seed: 0047
	Lane 02 new seed: 0047
	Lane 03 new seed: 0047
	Lane 04 new seed: 0047
	Lane 05 new seed: 0047
	Lane 06 new seed: 0047
	Lane 07 new seed: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 1 raw readback: 0049
	Lane 00 nibble 1 adjusted value (pre nibble): 0049
	Lane 00 nibble 1 adjusted value (post nibble): 0048
	Lane 01 nibble 1 raw readback: 0043
	Lane 01 nibble 1 adjusted value (pre nibble): 0043
	Lane 01 nibble 1 adjusted value (post nibble): 0045
	Lane 02 nibble 1 raw readback: 003f
	Lane 02 nibble 1 adjusted value (pre nibble): 003f
	Lane 02 nibble 1 adjusted value (post nibble): 0043
	Lane 03 nibble 1 raw readback: 003c
	Lane 03 nibble 1 adjusted value (pre nibble): 003c
	Lane 03 nibble 1 adjusted value (post nibble): 0041
	Lane 04 nibble 1 raw readback: 0039
	Lane 04 nibble 1 adjusted value (pre nibble): 0039
	Lane 04 nibble 1 adjusted value (post nibble): 0040
	Lane 05 nibble 1 raw readback: 003f
	Lane 05 nibble 1 adjusted value (pre nibble): 003f
	Lane 05 nibble 1 adjusted value (post nibble): 0043
	Lane 06 nibble 1 raw readback: 0041
	Lane 06 nibble 1 adjusted value (pre nibble): 0041
	Lane 06 nibble 1 adjusted value (post nibble): 0044
	Lane 07 nibble 1 raw readback: 0046
	Lane 07 nibble 1 adjusted value (pre nibble): 0046
	Lane 07 nibble 1 adjusted value (post nibble): 0046
	Lane 08 nibble 1 raw readback: 0038
	Lane 08 nibble 1 adjusted value (pre nibble): 0038
	Lane 08 nibble 1 adjusted value (post nibble): 003f
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 0 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 0 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0047
	Lane 00 new seed: 0047
	Lane 01 scaled delay: 0047
	Lane 01 new seed: 0047
	Lane 02 scaled delay: 0047
	Lane 02 new seed: 0047
	Lane 03 scaled delay: 0047
	Lane 03 new seed: 0047
	Lane 04 scaled delay: 0047
	Lane 04 new seed: 0047
	Lane 05 scaled delay: 0047
	Lane 05 new seed: 0047
	Lane 06 scaled delay: 0047
	Lane 06 new seed: 0047
	Lane 07 scaled delay: 0047
	Lane 07 new seed: 0047
	Lane 08 scaled delay: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 0 raw readback: 0040
	Lane 00 nibble 0 adjusted value (pre nibble): 0040
	Lane 00 nibble 0 adjusted value (post nibble): 0040
	Lane 01 nibble 0 raw readback: 003b
	Lane 01 nibble 0 adjusted value (pre nibble): 003b
	Lane 01 nibble 0 adjusted value (post nibble): 003b
	Lane 02 nibble 0 raw readback: 0036
	Lane 02 nibble 0 adjusted value (pre nibble): 0036
	Lane 02 nibble 0 adjusted value (post nibble): 0036
	Lane 03 nibble 0 raw readback: 0033
	Lane 03 nibble 0 adjusted value (pre nibble): 0033
	Lane 03 nibble 0 adjusted value (post nibble): 0033
	Lane 04 nibble 0 raw readback: 0031
	Lane 04 nibble 0 adjusted value (pre nibble): 0031
	Lane 04 nibble 0 adjusted value (post nibble): 0031
	Lane 05 nibble 0 raw readback: 0036
	Lane 05 nibble 0 adjusted value (pre nibble): 0036
	Lane 05 nibble 0 adjusted value (post nibble): 0036
	Lane 06 nibble 0 raw readback: 0039
	Lane 06 nibble 0 adjusted value (pre nibble): 0039
	Lane 06 nibble 0 adjusted value (post nibble): 0039
	Lane 07 nibble 0 raw readback: 003d
	Lane 07 nibble 0 adjusted value (pre nibble): 003d
	Lane 07 nibble 0 adjusted value (post nibble): 003d
	Lane 08 nibble 0 raw readback: 002f
	Lane 08 nibble 0 adjusted value (pre nibble): 002f
	Lane 08 nibble 0 adjusted value (post nibble): 002f
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0047
	Lane 01 new seed: 0047
	Lane 02 new seed: 0047
	Lane 03 new seed: 0047
	Lane 04 new seed: 0047
	Lane 05 new seed: 0047
	Lane 06 new seed: 0047
	Lane 07 new seed: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 1 raw readback: 0040
	Lane 00 nibble 1 adjusted value (pre nibble): 0040
	Lane 00 nibble 1 adjusted value (post nibble): 0043
	Lane 01 nibble 1 raw readback: 003b
	Lane 01 nibble 1 adjusted value (pre nibble): 003b
	Lane 01 nibble 1 adjusted value (post nibble): 0041
	Lane 02 nibble 1 raw readback: 0037
	Lane 02 nibble 1 adjusted value (pre nibble): 0037
	Lane 02 nibble 1 adjusted value (post nibble): 003f
	Lane 03 nibble 1 raw readback: 0033
	Lane 03 nibble 1 adjusted value (pre nibble): 0033
	Lane 03 nibble 1 adjusted value (post nibble): 003d
	Lane 04 nibble 1 raw readback: 0030
	Lane 04 nibble 1 adjusted value (pre nibble): 0030
	Lane 04 nibble 1 adjusted value (post nibble): 003b
	Lane 05 nibble 1 raw readback: 0036
	Lane 05 nibble 1 adjusted value (pre nibble): 0036
	Lane 05 nibble 1 adjusted value (post nibble): 003e
	Lane 06 nibble 1 raw readback: 0038
	Lane 06 nibble 1 adjusted value (pre nibble): 0038
	Lane 06 nibble 1 adjusted value (post nibble): 003f
	Lane 07 nibble 1 raw readback: 003d
	Lane 07 nibble 1 adjusted value (pre nibble): 003d
	Lane 07 nibble 1 adjusted value (post nibble): 0042
	Lane 08 nibble 1 raw readback: 002e
	Lane 08 nibble 1 adjusted value (pre nibble): 002e
	Lane 08 nibble 1 adjusted value (post nibble): 003a
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480480
DIMM 1 RttWr: 2
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080480
DIMM 1 RttWr: 2
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280480
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 3: New frequency code: 000a
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 0 timing/termination pattern 003a3c3a 30222222
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 1 timing/termination pattern 003a3c3a 30222222
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 3 DCT 0
phyAssistedMemFnceTraining: done training node 3 DCT 0
phyAssistedMemFnceTraining: training node 3 DCT 1
phyAssistedMemFnceTraining: done training node 3 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 3 DCT 0
phyAssistedMemFnceTraining: done training node 3 DCT 0
phyAssistedMemFnceTraining: training node 3 DCT 1
phyAssistedMemFnceTraining: done training node 3 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
Preparing to send DCT 0 DIMM 0 RC10: 01 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC8: 00
Preparing to send DCT 0 DIMM 1 RC10: 01 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC8: 00
Preparing to send DCT 1 DIMM 0 RC10: 01 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC8: 00
Preparing to send DCT 1 DIMM 1 RC10: 01 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC8: 00
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 0 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR0 control word 00001978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR0 control word 00201978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR0 control word 00401978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR0 control word 00601978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0052
	Lane 00 new seed: 0052
	Lane 01 scaled delay: 004f
	Lane 01 new seed: 004f
	Lane 02 scaled delay: 004d
	Lane 02 new seed: 004d
	Lane 03 scaled delay: 004b
	Lane 03 new seed: 004b
	Lane 04 scaled delay: 004a
	Lane 04 new seed: 004a
	Lane 05 scaled delay: 004d
	Lane 05 new seed: 004d
	Lane 06 scaled delay: 004d
	Lane 06 new seed: 004d
	Lane 07 scaled delay: 0051
	Lane 07 new seed: 0051
	Lane 08 scaled delay: 0047
	Lane 08 new seed: 0047
	Lane 00 nibble 0 raw readback: 0053
	Lane 00 nibble 0 adjusted value (pre nibble): 0053
	Lane 00 nibble 0 adjusted value (post nibble): 0053
	Lane 01 nibble 0 raw readback: 004c
	Lane 01 nibble 0 adjusted value (pre nibble): 004c
	Lane 01 nibble 0 adjusted value (post nibble): 004c
	Lane 02 nibble 0 raw readback: 0047
	Lane 02 nibble 0 adjusted value (pre nibble): 0047
	Lane 02 nibble 0 adjusted value (post nibble): 0047
	Lane 03 nibble 0 raw readback: 0047
	Lane 03 nibble 0 adjusted value (pre nibble): 0047
	Lane 03 nibble 0 adjusted value (post nibble): 0047
	Lane 04 nibble 0 raw readback: 0042
	Lane 04 nibble 0 adjusted value (pre nibble): 0042
	Lane 04 nibble 0 adjusted value (post nibble): 0042
	Lane 05 nibble 0 raw readback: 0048
	Lane 05 nibble 0 adjusted value (pre nibble): 0048
	Lane 05 nibble 0 adjusted value (post nibble): 0048
	Lane 06 nibble 0 raw readback: 0049
	Lane 06 nibble 0 adjusted value (pre nibble): 0049
	Lane 06 nibble 0 adjusted value (post nibble): 0049
	Lane 07 nibble 0 raw readback: 004e
	Lane 07 nibble 0 adjusted value (pre nibble): 004e
	Lane 07 nibble 0 adjusted value (post nibble): 004e
	Lane 08 nibble 0 raw readback: 003f
	Lane 08 nibble 0 adjusted value (pre nibble): 003f
	Lane 08 nibble 0 adjusted value (post nibble): 003f
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0052
	Lane 01 new seed: 004f
	Lane 02 new seed: 004d
	Lane 03 new seed: 004b
	Lane 04 new seed: 004a
	Lane 05 new seed: 004d
	Lane 06 new seed: 004d
	Lane 07 new seed: 0051
	Lane 08 new seed: 0047
	Lane 00 nibble 1 raw readback: 0052
	Lane 00 nibble 1 adjusted value (pre nibble): 0052
	Lane 00 nibble 1 adjusted value (post nibble): 0052
	Lane 01 nibble 1 raw readback: 004d
	Lane 01 nibble 1 adjusted value (pre nibble): 004d
	Lane 01 nibble 1 adjusted value (post nibble): 004e
	Lane 02 nibble 1 raw readback: 0047
	Lane 02 nibble 1 adjusted value (pre nibble): 0047
	Lane 02 nibble 1 adjusted value (post nibble): 004a
	Lane 03 nibble 1 raw readback: 0047
	Lane 03 nibble 1 adjusted value (pre nibble): 0047
	Lane 03 nibble 1 adjusted value (post nibble): 0049
	Lane 04 nibble 1 raw readback: 0043
	Lane 04 nibble 1 adjusted value (pre nibble): 0043
	Lane 04 nibble 1 adjusted value (post nibble): 0046
	Lane 05 nibble 1 raw readback: 0048
	Lane 05 nibble 1 adjusted value (pre nibble): 0048
	Lane 05 nibble 1 adjusted value (post nibble): 004a
	Lane 06 nibble 1 raw readback: 004a
	Lane 06 nibble 1 adjusted value (pre nibble): 004a
	Lane 06 nibble 1 adjusted value (post nibble): 004b
	Lane 07 nibble 1 raw readback: 004f
	Lane 07 nibble 1 adjusted value (pre nibble): 004f
	Lane 07 nibble 1 adjusted value (post nibble): 0050
	Lane 08 nibble 1 raw readback: 003f
	Lane 08 nibble 1 adjusted value (pre nibble): 003f
	Lane 08 nibble 1 adjusted value (post nibble): 0043
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0052
	Lane 00 new seed: 0052
	Lane 01 scaled delay: 004f
	Lane 01 new seed: 004f
	Lane 02 scaled delay: 004d
	Lane 02 new seed: 004d
	Lane 03 scaled delay: 004b
	Lane 03 new seed: 004b
	Lane 04 scaled delay: 0049
	Lane 04 new seed: 0049
	Lane 05 scaled delay: 004d
	Lane 05 new seed: 004d
	Lane 06 scaled delay: 004d
	Lane 06 new seed: 004d
	Lane 07 scaled delay: 0051
	Lane 07 new seed: 0051
	Lane 08 scaled delay: 0049
	Lane 08 new seed: 0049
	Lane 00 nibble 0 raw readback: 0052
	Lane 00 nibble 0 adjusted value (pre nibble): 0052
	Lane 00 nibble 0 adjusted value (post nibble): 0052
	Lane 01 nibble 0 raw readback: 004c
	Lane 01 nibble 0 adjusted value (pre nibble): 004c
	Lane 01 nibble 0 adjusted value (post nibble): 004c
	Lane 02 nibble 0 raw readback: 0045
	Lane 02 nibble 0 adjusted value (pre nibble): 0045
	Lane 02 nibble 0 adjusted value (post nibble): 0045
	Lane 03 nibble 0 raw readback: 0047
	Lane 03 nibble 0 adjusted value (pre nibble): 0047
	Lane 03 nibble 0 adjusted value (post nibble): 0047
	Lane 04 nibble 0 raw readback: 0041
	Lane 04 nibble 0 adjusted value (pre nibble): 0041
	Lane 04 nibble 0 adjusted value (post nibble): 0041
	Lane 05 nibble 0 raw readback: 0046
	Lane 05 nibble 0 adjusted value (pre nibble): 0046
	Lane 05 nibble 0 adjusted value (post nibble): 0046
	Lane 06 nibble 0 raw readback: 0048
	Lane 06 nibble 0 adjusted value (pre nibble): 0048
	Lane 06 nibble 0 adjusted value (post nibble): 0048
	Lane 07 nibble 0 raw readback: 004d
	Lane 07 nibble 0 adjusted value (pre nibble): 004d
	Lane 07 nibble 0 adjusted value (post nibble): 004d
	Lane 08 nibble 0 raw readback: 003e
	Lane 08 nibble 0 adjusted value (pre nibble): 003e
	Lane 08 nibble 0 adjusted value (post nibble): 003e
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0052
	Lane 01 new seed: 004f
	Lane 02 new seed: 004d
	Lane 03 new seed: 004b
	Lane 04 new seed: 0049
	Lane 05 new seed: 004d
	Lane 06 new seed: 004d
	Lane 07 new seed: 0051
	Lane 08 new seed: 0049
	Lane 00 nibble 1 raw readback: 0051
	Lane 00 nibble 1 adjusted value (pre nibble): 0051
	Lane 00 nibble 1 adjusted value (post nibble): 0051
	Lane 01 nibble 1 raw readback: 004b
	Lane 01 nibble 1 adjusted value (pre nibble): 004b
	Lane 01 nibble 1 adjusted value (post nibble): 004d
	Lane 02 nibble 1 raw readback: 0046
	Lane 02 nibble 1 adjusted value (pre nibble): 0046
	Lane 02 nibble 1 adjusted value (post nibble): 0049
	Lane 03 nibble 1 raw readback: 0045
	Lane 03 nibble 1 adjusted value (pre nibble): 0045
	Lane 03 nibble 1 adjusted value (post nibble): 0048
	Lane 04 nibble 1 raw readback: 0041
	Lane 04 nibble 1 adjusted value (pre nibble): 0041
	Lane 04 nibble 1 adjusted value (post nibble): 0045
	Lane 05 nibble 1 raw readback: 0046
	Lane 05 nibble 1 adjusted value (pre nibble): 0046
	Lane 05 nibble 1 adjusted value (post nibble): 0049
	Lane 06 nibble 1 raw readback: 0048
	Lane 06 nibble 1 adjusted value (pre nibble): 0048
	Lane 06 nibble 1 adjusted value (post nibble): 004a
	Lane 07 nibble 1 raw readback: 004e
	Lane 07 nibble 1 adjusted value (pre nibble): 004e
	Lane 07 nibble 1 adjusted value (post nibble): 004f
	Lane 08 nibble 1 raw readback: 003e
	Lane 08 nibble 1 adjusted value (pre nibble): 003e
	Lane 08 nibble 1 adjusted value (post nibble): 0043
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 1 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR0 control word 00001978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR0 control word 00201978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR0 control word 00401978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR0 control word 00601978
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0055
	Lane 00 new seed: 0055
	Lane 01 scaled delay: 0051
	Lane 01 new seed: 0051
	Lane 02 scaled delay: 004e
	Lane 02 new seed: 004e
	Lane 03 scaled delay: 004b
	Lane 03 new seed: 004b
	Lane 04 scaled delay: 004a
	Lane 04 new seed: 004a
	Lane 05 scaled delay: 004e
	Lane 05 new seed: 004e
	Lane 06 scaled delay: 004f
	Lane 06 new seed: 004f
	Lane 07 scaled delay: 0052
	Lane 07 new seed: 0052
	Lane 08 scaled delay: 0049
	Lane 08 new seed: 0049
	Lane 00 nibble 0 raw readback: 0056
	Lane 00 nibble 0 adjusted value (pre nibble): 0056
	Lane 00 nibble 0 adjusted value (post nibble): 0056
	Lane 01 nibble 0 raw readback: 0050
	Lane 01 nibble 0 adjusted value (pre nibble): 0050
	Lane 01 nibble 0 adjusted value (post nibble): 0050
	Lane 02 nibble 0 raw readback: 0049
	Lane 02 nibble 0 adjusted value (pre nibble): 0049
	Lane 02 nibble 0 adjusted value (post nibble): 0049
	Lane 03 nibble 0 raw readback: 0046
	Lane 03 nibble 0 adjusted value (pre nibble): 0046
	Lane 03 nibble 0 adjusted value (post nibble): 0046
	Lane 04 nibble 0 raw readback: 0042
	Lane 04 nibble 0 adjusted value (pre nibble): 0042
	Lane 04 nibble 0 adjusted value (post nibble): 0042
	Lane 05 nibble 0 raw readback: 004a
	Lane 05 nibble 0 adjusted value (pre nibble): 004a
	Lane 05 nibble 0 adjusted value (post nibble): 004a
	Lane 06 nibble 0 raw readback: 004d
	Lane 06 nibble 0 adjusted value (pre nibble): 004d
	Lane 06 nibble 0 adjusted value (post nibble): 004d
	Lane 07 nibble 0 raw readback: 0053
	Lane 07 nibble 0 adjusted value (pre nibble): 0053
	Lane 07 nibble 0 adjusted value (post nibble): 0053
	Lane 08 nibble 0 raw readback: 0041
	Lane 08 nibble 0 adjusted value (pre nibble): 0041
	Lane 08 nibble 0 adjusted value (post nibble): 0041
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0055
	Lane 01 new seed: 0051
	Lane 02 new seed: 004e
	Lane 03 new seed: 004b
	Lane 04 new seed: 004a
	Lane 05 new seed: 004e
	Lane 06 new seed: 004f
	Lane 07 new seed: 0052
	Lane 08 new seed: 0049
	Lane 00 nibble 1 raw readback: 0056
	Lane 00 nibble 1 adjusted value (pre nibble): 0056
	Lane 00 nibble 1 adjusted value (post nibble): 0055
	Lane 01 nibble 1 raw readback: 004f
	Lane 01 nibble 1 adjusted value (pre nibble): 004f
	Lane 01 nibble 1 adjusted value (post nibble): 0050
	Lane 02 nibble 1 raw readback: 0049
	Lane 02 nibble 1 adjusted value (pre nibble): 0049
	Lane 02 nibble 1 adjusted value (post nibble): 004b
	Lane 03 nibble 1 raw readback: 0046
	Lane 03 nibble 1 adjusted value (pre nibble): 0046
	Lane 03 nibble 1 adjusted value (post nibble): 0048
	Lane 04 nibble 1 raw readback: 0041
	Lane 04 nibble 1 adjusted value (pre nibble): 0041
	Lane 04 nibble 1 adjusted value (post nibble): 0045
	Lane 05 nibble 1 raw readback: 0048
	Lane 05 nibble 1 adjusted value (pre nibble): 0048
	Lane 05 nibble 1 adjusted value (post nibble): 004b
	Lane 06 nibble 1 raw readback: 004d
	Lane 06 nibble 1 adjusted value (pre nibble): 004d
	Lane 06 nibble 1 adjusted value (post nibble): 004e
	Lane 07 nibble 1 raw readback: 0051
	Lane 07 nibble 1 adjusted value (pre nibble): 0051
	Lane 07 nibble 1 adjusted value (post nibble): 0051
	Lane 08 nibble 1 raw readback: 0040
	Lane 08 nibble 1 adjusted value (pre nibble): 0040
	Lane 08 nibble 1 adjusted value (post nibble): 0044
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 0 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 0 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 0 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 0 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 0 RttWr: 1
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 004e
	Lane 00 new seed: 004e
	Lane 01 scaled delay: 004b
	Lane 01 new seed: 004b
	Lane 02 scaled delay: 0049
	Lane 02 new seed: 0049
	Lane 03 scaled delay: 0046
	Lane 03 new seed: 0046
	Lane 04 scaled delay: 0043
	Lane 04 new seed: 0043
	Lane 05 scaled delay: 0047
	Lane 05 new seed: 0047
	Lane 06 scaled delay: 0049
	Lane 06 new seed: 0049
	Lane 07 scaled delay: 004d
	Lane 07 new seed: 004d
	Lane 08 scaled delay: 0042
	Lane 08 new seed: 0042
	Lane 00 nibble 0 raw readback: 004b
	Lane 00 nibble 0 adjusted value (pre nibble): 004b
	Lane 00 nibble 0 adjusted value (post nibble): 004b
	Lane 01 nibble 0 raw readback: 0045
	Lane 01 nibble 0 adjusted value (pre nibble): 0045
	Lane 01 nibble 0 adjusted value (post nibble): 0045
	Lane 02 nibble 0 raw readback: 003e
	Lane 02 nibble 0 adjusted value (pre nibble): 003e
	Lane 02 nibble 0 adjusted value (post nibble): 003e
	Lane 03 nibble 0 raw readback: 003c
	Lane 03 nibble 0 adjusted value (pre nibble): 003c
	Lane 03 nibble 0 adjusted value (post nibble): 003c
	Lane 04 nibble 0 raw readback: 0038
	Lane 04 nibble 0 adjusted value (pre nibble): 0038
	Lane 04 nibble 0 adjusted value (post nibble): 0038
	Lane 05 nibble 0 raw readback: 003f
	Lane 05 nibble 0 adjusted value (pre nibble): 003f
	Lane 05 nibble 0 adjusted value (post nibble): 003f
	Lane 06 nibble 0 raw readback: 0043
	Lane 06 nibble 0 adjusted value (pre nibble): 0043
	Lane 06 nibble 0 adjusted value (post nibble): 0043
	Lane 07 nibble 0 raw readback: 0048
	Lane 07 nibble 0 adjusted value (pre nibble): 0048
	Lane 07 nibble 0 adjusted value (post nibble): 0048
	Lane 08 nibble 0 raw readback: 0037
	Lane 08 nibble 0 adjusted value (pre nibble): 0037
	Lane 08 nibble 0 adjusted value (post nibble): 0037
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 004e
	Lane 01 new seed: 004b
	Lane 02 new seed: 0049
	Lane 03 new seed: 0046
	Lane 04 new seed: 0043
	Lane 05 new seed: 0047
	Lane 06 new seed: 0049
	Lane 07 new seed: 004d
	Lane 08 new seed: 0042
	Lane 00 nibble 1 raw readback: 004b
	Lane 00 nibble 1 adjusted value (pre nibble): 004b
	Lane 00 nibble 1 adjusted value (post nibble): 004c
	Lane 01 nibble 1 raw readback: 0044
	Lane 01 nibble 1 adjusted value (pre nibble): 0044
	Lane 01 nibble 1 adjusted value (post nibble): 0047
	Lane 02 nibble 1 raw readback: 003e
	Lane 02 nibble 1 adjusted value (pre nibble): 003e
	Lane 02 nibble 1 adjusted value (post nibble): 0043
	Lane 03 nibble 1 raw readback: 003b
	Lane 03 nibble 1 adjusted value (pre nibble): 003b
	Lane 03 nibble 1 adjusted value (post nibble): 0040
	Lane 04 nibble 1 raw readback: 0037
	Lane 04 nibble 1 adjusted value (pre nibble): 0037
	Lane 04 nibble 1 adjusted value (post nibble): 003d
	Lane 05 nibble 1 raw readback: 003d
	Lane 05 nibble 1 adjusted value (pre nibble): 003d
	Lane 05 nibble 1 adjusted value (post nibble): 0042
	Lane 06 nibble 1 raw readback: 0042
	Lane 06 nibble 1 adjusted value (pre nibble): 0042
	Lane 06 nibble 1 adjusted value (post nibble): 0045
	Lane 07 nibble 1 raw readback: 0048
	Lane 07 nibble 1 adjusted value (pre nibble): 0048
	Lane 07 nibble 1 adjusted value (post nibble): 004a
	Lane 08 nibble 1 raw readback: 0036
	Lane 08 nibble 1 adjusted value (pre nibble): 0036
	Lane 08 nibble 1 adjusted value (post nibble): 003c
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480288
DIMM 1 RttWr: 1
DIMM 1 RttNom: 3
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640046
DIMM 1 RttNom: 3
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080288
DIMM 1 RttWr: 1
DIMM 0 RttNom: 3
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240046
DIMM 1 RttNom: 3
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280288
DIMM 1 RttWr: 1
SetTargetFreq: Start
SetTargetFreq: Node 3: New frequency code: 000e
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 0 timing/termination pattern 00383a38 30222222
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 1 timing/termination pattern 00383a38 30222222
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 3 DCT 0
phyAssistedMemFnceTraining: done training node 3 DCT 0
phyAssistedMemFnceTraining: training node 3 DCT 1
phyAssistedMemFnceTraining: done training node 3 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 3 DCT 0
phyAssistedMemFnceTraining: done training node 3 DCT 0
phyAssistedMemFnceTraining: training node 3 DCT 1
phyAssistedMemFnceTraining: done training node 3 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
Preparing to send DCT 0 DIMM 0 RC10: 02 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC8: 00
Preparing to send DCT 0 DIMM 1 RC10: 02 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC8: 00
Preparing to send DCT 1 DIMM 0 RC10: 02 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC8: 00
Preparing to send DCT 1 DIMM 1 RC10: 02 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC8: 00
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 0 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR0 control word 00001b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR0 control word 00201b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR0 control word 00401b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR0 control word 00601b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 005e
	Lane 00 new seed: 005e
	Lane 01 scaled delay: 0059
	Lane 01 new seed: 0059
	Lane 02 scaled delay: 0054
	Lane 02 new seed: 0054
	Lane 03 scaled delay: 0053
	Lane 03 new seed: 0053
	Lane 04 scaled delay: 004f
	Lane 04 new seed: 004f
	Lane 05 scaled delay: 0054
	Lane 05 new seed: 0054
	Lane 06 scaled delay: 0055
	Lane 06 new seed: 0055
	Lane 07 scaled delay: 005c
	Lane 07 new seed: 005c
	Lane 08 scaled delay: 004b
	Lane 08 new seed: 004b
	Lane 00 nibble 0 raw readback: 0060
	Lane 00 nibble 0 adjusted value (pre nibble): 0060
	Lane 00 nibble 0 adjusted value (post nibble): 0060
	Lane 01 nibble 0 raw readback: 0058
	Lane 01 nibble 0 adjusted value (pre nibble): 0058
	Lane 01 nibble 0 adjusted value (post nibble): 0058
	Lane 02 nibble 0 raw readback: 0050
	Lane 02 nibble 0 adjusted value (pre nibble): 0050
	Lane 02 nibble 0 adjusted value (post nibble): 0050
	Lane 03 nibble 0 raw readback: 0051
	Lane 03 nibble 0 adjusted value (pre nibble): 0051
	Lane 03 nibble 0 adjusted value (post nibble): 0051
	Lane 04 nibble 0 raw readback: 004c
	Lane 04 nibble 0 adjusted value (pre nibble): 004c
	Lane 04 nibble 0 adjusted value (post nibble): 004c
	Lane 05 nibble 0 raw readback: 0053
	Lane 05 nibble 0 adjusted value (pre nibble): 0053
	Lane 05 nibble 0 adjusted value (post nibble): 0053
	Lane 06 nibble 0 raw readback: 0053
	Lane 06 nibble 0 adjusted value (pre nibble): 0053
	Lane 06 nibble 0 adjusted value (post nibble): 0053
	Lane 07 nibble 0 raw readback: 005b
	Lane 07 nibble 0 adjusted value (pre nibble): 005b
	Lane 07 nibble 0 adjusted value (post nibble): 005b
	Lane 08 nibble 0 raw readback: 0047
	Lane 08 nibble 0 adjusted value (pre nibble): 0047
	Lane 08 nibble 0 adjusted value (post nibble): 0047
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 005e
	Lane 01 new seed: 0059
	Lane 02 new seed: 0054
	Lane 03 new seed: 0053
	Lane 04 new seed: 004f
	Lane 05 new seed: 0054
	Lane 06 new seed: 0055
	Lane 07 new seed: 005c
	Lane 08 new seed: 004b
	Lane 00 nibble 1 raw readback: 0060
	Lane 00 nibble 1 adjusted value (pre nibble): 0060
	Lane 00 nibble 1 adjusted value (post nibble): 005f
	Lane 01 nibble 1 raw readback: 0059
	Lane 01 nibble 1 adjusted value (pre nibble): 0059
	Lane 01 nibble 1 adjusted value (post nibble): 0059
	Lane 02 nibble 1 raw readback: 0051
	Lane 02 nibble 1 adjusted value (pre nibble): 0051
	Lane 02 nibble 1 adjusted value (post nibble): 0052
	Lane 03 nibble 1 raw readback: 0050
	Lane 03 nibble 1 adjusted value (pre nibble): 0050
	Lane 03 nibble 1 adjusted value (post nibble): 0051
	Lane 04 nibble 1 raw readback: 004d
	Lane 04 nibble 1 adjusted value (pre nibble): 004d
	Lane 04 nibble 1 adjusted value (post nibble): 004e
	Lane 05 nibble 1 raw readback: 0052
	Lane 05 nibble 1 adjusted value (pre nibble): 0052
	Lane 05 nibble 1 adjusted value (post nibble): 0053
	Lane 06 nibble 1 raw readback: 0053
	Lane 06 nibble 1 adjusted value (pre nibble): 0053
	Lane 06 nibble 1 adjusted value (post nibble): 0054
	Lane 07 nibble 1 raw readback: 005b
	Lane 07 nibble 1 adjusted value (pre nibble): 005b
	Lane 07 nibble 1 adjusted value (post nibble): 005b
	Lane 08 nibble 1 raw readback: 0047
	Lane 08 nibble 1 adjusted value (pre nibble): 0047
	Lane 08 nibble 1 adjusted value (post nibble): 0049
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 005d
	Lane 00 new seed: 005d
	Lane 01 scaled delay: 0058
	Lane 01 new seed: 0058
	Lane 02 scaled delay: 0053
	Lane 02 new seed: 0053
	Lane 03 scaled delay: 0052
	Lane 03 new seed: 0052
	Lane 04 scaled delay: 004e
	Lane 04 new seed: 004e
	Lane 05 scaled delay: 0053
	Lane 05 new seed: 0053
	Lane 06 scaled delay: 0054
	Lane 06 new seed: 0054
	Lane 07 scaled delay: 005a
	Lane 07 new seed: 005a
	Lane 08 scaled delay: 004b
	Lane 08 new seed: 004b
	Lane 00 nibble 0 raw readback: 005f
	Lane 00 nibble 0 adjusted value (pre nibble): 005f
	Lane 00 nibble 0 adjusted value (post nibble): 005f
	Lane 01 nibble 0 raw readback: 0056
	Lane 01 nibble 0 adjusted value (pre nibble): 0056
	Lane 01 nibble 0 adjusted value (post nibble): 0056
	Lane 02 nibble 0 raw readback: 004e
	Lane 02 nibble 0 adjusted value (pre nibble): 004e
	Lane 02 nibble 0 adjusted value (post nibble): 004e
	Lane 03 nibble 0 raw readback: 004f
	Lane 03 nibble 0 adjusted value (pre nibble): 004f
	Lane 03 nibble 0 adjusted value (post nibble): 004f
	Lane 04 nibble 0 raw readback: 004a
	Lane 04 nibble 0 adjusted value (pre nibble): 004a
	Lane 04 nibble 0 adjusted value (post nibble): 004a
	Lane 05 nibble 0 raw readback: 004f
	Lane 05 nibble 0 adjusted value (pre nibble): 004f
	Lane 05 nibble 0 adjusted value (post nibble): 004f
	Lane 06 nibble 0 raw readback: 0050
	Lane 06 nibble 0 adjusted value (pre nibble): 0050
	Lane 06 nibble 0 adjusted value (post nibble): 0050
	Lane 07 nibble 0 raw readback: 0058
	Lane 07 nibble 0 adjusted value (pre nibble): 0058
	Lane 07 nibble 0 adjusted value (post nibble): 0058
	Lane 08 nibble 0 raw readback: 0045
	Lane 08 nibble 0 adjusted value (pre nibble): 0045
	Lane 08 nibble 0 adjusted value (post nibble): 0045
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 005d
	Lane 01 new seed: 0058
	Lane 02 new seed: 0053
	Lane 03 new seed: 0052
	Lane 04 new seed: 004e
	Lane 05 new seed: 0053
	Lane 06 new seed: 0054
	Lane 07 new seed: 005a
	Lane 08 new seed: 004b
	Lane 00 nibble 1 raw readback: 005e
	Lane 00 nibble 1 adjusted value (pre nibble): 005e
	Lane 00 nibble 1 adjusted value (post nibble): 005d
	Lane 01 nibble 1 raw readback: 0056
	Lane 01 nibble 1 adjusted value (pre nibble): 0056
	Lane 01 nibble 1 adjusted value (post nibble): 0057
	Lane 02 nibble 1 raw readback: 004f
	Lane 02 nibble 1 adjusted value (pre nibble): 004f
	Lane 02 nibble 1 adjusted value (post nibble): 0051
	Lane 03 nibble 1 raw readback: 004f
	Lane 03 nibble 1 adjusted value (pre nibble): 004f
	Lane 03 nibble 1 adjusted value (post nibble): 0050
	Lane 04 nibble 1 raw readback: 004b
	Lane 04 nibble 1 adjusted value (pre nibble): 004b
	Lane 04 nibble 1 adjusted value (post nibble): 004c
	Lane 05 nibble 1 raw readback: 0050
	Lane 05 nibble 1 adjusted value (pre nibble): 0050
	Lane 05 nibble 1 adjusted value (post nibble): 0051
	Lane 06 nibble 1 raw readback: 0052
	Lane 06 nibble 1 adjusted value (pre nibble): 0052
	Lane 06 nibble 1 adjusted value (post nibble): 0053
	Lane 07 nibble 1 raw readback: 0059
	Lane 07 nibble 1 adjusted value (pre nibble): 0059
	Lane 07 nibble 1 adjusted value (post nibble): 0059
	Lane 08 nibble 1 raw readback: 0045
	Lane 08 nibble 1 adjusted value (pre nibble): 0045
	Lane 08 nibble 1 adjusted value (post nibble): 0048
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 1 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR0 control word 00001b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR0 control word 00201b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR0 control word 00401b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR0 control word 00601b78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 0062
	Lane 00 new seed: 0062
	Lane 01 scaled delay: 005c
	Lane 01 new seed: 005c
	Lane 02 scaled delay: 0055
	Lane 02 new seed: 0055
	Lane 03 scaled delay: 0052
	Lane 03 new seed: 0052
	Lane 04 scaled delay: 004e
	Lane 04 new seed: 004e
	Lane 05 scaled delay: 0055
	Lane 05 new seed: 0055
	Lane 06 scaled delay: 0059
	Lane 06 new seed: 0059
	Lane 07 scaled delay: 005d
	Lane 07 new seed: 005d
	Lane 08 scaled delay: 004d
	Lane 08 new seed: 004d
	Lane 00 nibble 0 raw readback: 0021
	Lane 00 nibble 0 adjusted value (pre nibble): 0061
	Lane 00 nibble 0 adjusted value (post nibble): 0061
	Lane 01 nibble 0 raw readback: 005a
	Lane 01 nibble 0 adjusted value (pre nibble): 005a
	Lane 01 nibble 0 adjusted value (post nibble): 005a
	Lane 02 nibble 0 raw readback: 0053
	Lane 02 nibble 0 adjusted value (pre nibble): 0053
	Lane 02 nibble 0 adjusted value (post nibble): 0053
	Lane 03 nibble 0 raw readback: 004f
	Lane 03 nibble 0 adjusted value (pre nibble): 004f
	Lane 03 nibble 0 adjusted value (post nibble): 004f
	Lane 04 nibble 0 raw readback: 004b
	Lane 04 nibble 0 adjusted value (pre nibble): 004b
	Lane 04 nibble 0 adjusted value (post nibble): 004b
	Lane 05 nibble 0 raw readback: 0054
	Lane 05 nibble 0 adjusted value (pre nibble): 0054
	Lane 05 nibble 0 adjusted value (post nibble): 0054
	Lane 06 nibble 0 raw readback: 0058
	Lane 06 nibble 0 adjusted value (pre nibble): 0058
	Lane 06 nibble 0 adjusted value (post nibble): 0058
	Lane 07 nibble 0 raw readback: 005f
	Lane 07 nibble 0 adjusted value (pre nibble): 005f
	Lane 07 nibble 0 adjusted value (post nibble): 005f
	Lane 08 nibble 0 raw readback: 0049
	Lane 08 nibble 0 adjusted value (pre nibble): 0049
	Lane 08 nibble 0 adjusted value (post nibble): 0049
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttWr: 2
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 0062
	Lane 01 new seed: 005c
	Lane 02 new seed: 0055
	Lane 03 new seed: 0052
	Lane 04 new seed: 004e
	Lane 05 new seed: 0055
	Lane 06 new seed: 0059
	Lane 07 new seed: 005d
	Lane 08 new seed: 004d
	Lane 00 nibble 1 raw readback: 0022
	Lane 00 nibble 1 adjusted value (pre nibble): 0062
	Lane 00 nibble 1 adjusted value (post nibble): 0062
	Lane 01 nibble 1 raw readback: 005b
	Lane 01 nibble 1 adjusted value (pre nibble): 005b
	Lane 01 nibble 1 adjusted value (post nibble): 005b
	Lane 02 nibble 1 raw readback: 0053
	Lane 02 nibble 1 adjusted value (pre nibble): 0053
	Lane 02 nibble 1 adjusted value (post nibble): 0054
	Lane 03 nibble 1 raw readback: 0050
	Lane 03 nibble 1 adjusted value (pre nibble): 0050
	Lane 03 nibble 1 adjusted value (post nibble): 0051
	Lane 04 nibble 1 raw readback: 004b
	Lane 04 nibble 1 adjusted value (pre nibble): 004b
	Lane 04 nibble 1 adjusted value (post nibble): 004c
	Lane 05 nibble 1 raw readback: 0053
	Lane 05 nibble 1 adjusted value (pre nibble): 0053
	Lane 05 nibble 1 adjusted value (post nibble): 0054
	Lane 06 nibble 1 raw readback: 0059
	Lane 06 nibble 1 adjusted value (pre nibble): 0059
	Lane 06 nibble 1 adjusted value (post nibble): 0059
	Lane 07 nibble 1 raw readback: 005f
	Lane 07 nibble 1 adjusted value (pre nibble): 005f
	Lane 07 nibble 1 adjusted value (post nibble): 005e
	Lane 08 nibble 1 raw readback: 0049
	Lane 08 nibble 1 adjusted value (pre nibble): 0049
	Lane 08 nibble 1 adjusted value (post nibble): 004b
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 0 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 0 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 0 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 0 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 0 RttWr: 2
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0057
	Lane 00 new seed: 0057
	Lane 01 scaled delay: 0050
	Lane 01 new seed: 0050
	Lane 02 scaled delay: 004b
	Lane 02 new seed: 004b
	Lane 03 scaled delay: 0048
	Lane 03 new seed: 0048
	Lane 04 scaled delay: 0044
	Lane 04 new seed: 0044
	Lane 05 scaled delay: 004a
	Lane 05 new seed: 004a
	Lane 06 scaled delay: 004e
	Lane 06 new seed: 004e
	Lane 07 scaled delay: 0054
	Lane 07 new seed: 0054
	Lane 08 scaled delay: 0043
	Lane 08 new seed: 0043
	Lane 00 nibble 0 raw readback: 0054
	Lane 00 nibble 0 adjusted value (pre nibble): 0054
	Lane 00 nibble 0 adjusted value (post nibble): 0054
	Lane 01 nibble 0 raw readback: 004d
	Lane 01 nibble 0 adjusted value (pre nibble): 004d
	Lane 01 nibble 0 adjusted value (post nibble): 004d
	Lane 02 nibble 0 raw readback: 0045
	Lane 02 nibble 0 adjusted value (pre nibble): 0045
	Lane 02 nibble 0 adjusted value (post nibble): 0045
	Lane 03 nibble 0 raw readback: 0041
	Lane 03 nibble 0 adjusted value (pre nibble): 0041
	Lane 03 nibble 0 adjusted value (post nibble): 0041
	Lane 04 nibble 0 raw readback: 003e
	Lane 04 nibble 0 adjusted value (pre nibble): 003e
	Lane 04 nibble 0 adjusted value (post nibble): 003e
	Lane 05 nibble 0 raw readback: 0046
	Lane 05 nibble 0 adjusted value (pre nibble): 0046
	Lane 05 nibble 0 adjusted value (post nibble): 0046
	Lane 06 nibble 0 raw readback: 004b
	Lane 06 nibble 0 adjusted value (pre nibble): 004b
	Lane 06 nibble 0 adjusted value (post nibble): 004b
	Lane 07 nibble 0 raw readback: 0051
	Lane 07 nibble 0 adjusted value (pre nibble): 0051
	Lane 07 nibble 0 adjusted value (post nibble): 0051
	Lane 08 nibble 0 raw readback: 003b
	Lane 08 nibble 0 adjusted value (pre nibble): 003b
	Lane 08 nibble 0 adjusted value (post nibble): 003b
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttWr: 2
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0057
	Lane 01 new seed: 0050
	Lane 02 new seed: 004b
	Lane 03 new seed: 0048
	Lane 04 new seed: 0044
	Lane 05 new seed: 004a
	Lane 06 new seed: 004e
	Lane 07 new seed: 0054
	Lane 08 new seed: 0043
	Lane 00 nibble 1 raw readback: 0055
	Lane 00 nibble 1 adjusted value (pre nibble): 0055
	Lane 00 nibble 1 adjusted value (post nibble): 0056
	Lane 01 nibble 1 raw readback: 004e
	Lane 01 nibble 1 adjusted value (pre nibble): 004e
	Lane 01 nibble 1 adjusted value (post nibble): 004f
	Lane 02 nibble 1 raw readback: 0046
	Lane 02 nibble 1 adjusted value (pre nibble): 0046
	Lane 02 nibble 1 adjusted value (post nibble): 0048
	Lane 03 nibble 1 raw readback: 0043
	Lane 03 nibble 1 adjusted value (pre nibble): 0043
	Lane 03 nibble 1 adjusted value (post nibble): 0045
	Lane 04 nibble 1 raw readback: 003d
	Lane 04 nibble 1 adjusted value (pre nibble): 003d
	Lane 04 nibble 1 adjusted value (post nibble): 0040
	Lane 05 nibble 1 raw readback: 0045
	Lane 05 nibble 1 adjusted value (pre nibble): 0045
	Lane 05 nibble 1 adjusted value (post nibble): 0047
	Lane 06 nibble 1 raw readback: 004b
	Lane 06 nibble 1 adjusted value (pre nibble): 004b
	Lane 06 nibble 1 adjusted value (post nibble): 004c
	Lane 07 nibble 1 raw readback: 0052
	Lane 07 nibble 1 adjusted value (pre nibble): 0052
	Lane 07 nibble 1 adjusted value (post nibble): 0053
	Lane 08 nibble 1 raw readback: 003c
	Lane 08 nibble 1 adjusted value (pre nibble): 003c
	Lane 08 nibble 1 adjusted value (post nibble): 003f
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480490
DIMM 1 RttWr: 2
DIMM 1 RttNom: 5
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640206
DIMM 1 RttNom: 5
DIMM 1 RttWr: 2
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080490
DIMM 1 RttWr: 2
DIMM 0 RttNom: 5
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240206
DIMM 1 RttNom: 5
DIMM 0 RttWr: 2
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280490
DIMM 1 RttWr: 2
SetTargetFreq: Start
SetTargetFreq: Node 3: New frequency code: 0012
ChangeMemClk: Start
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 0 timing/termination pattern 00353935 30222222
mct_PlatformSpec: Done
set_2t_configuration: Start
set_2t_configuration: Done
mct_BeforePlatformSpec: Start
mct_BeforePlatformSpec: Done
mct_PlatformSpec: Start
Programmed DCT 1 timing/termination pattern 00353935 30222222
mct_PlatformSpec: Done
ChangeMemClk: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 3 DCT 0
phyAssistedMemFnceTraining: done training node 3 DCT 0
phyAssistedMemFnceTraining: training node 3 DCT 1
phyAssistedMemFnceTraining: done training node 3 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 0: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 0: Done
phyAssistedMemFnceTraining: Start
phyAssistedMemFnceTraining: training node 3 DCT 0
phyAssistedMemFnceTraining: done training node 3 DCT 0
phyAssistedMemFnceTraining: training node 3 DCT 1
phyAssistedMemFnceTraining: done training node 3 DCT 1
phyAssistedMemFnceTraining: Done
InitPhyCompensation: DCT 1: Start
Waiting for predriver calibration to be applied...done!
InitPhyCompensation: DCT 1: Done
Preparing to send DCT 0 DIMM 0 RC10: 03 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 0 RC8: 00
Preparing to send DCT 0 DIMM 1 RC10: 03 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 0 IBT code: 1
mct_ControlRC: Preparing to send DCT 0 DIMM 1 RC8: 00
Preparing to send DCT 1 DIMM 0 RC10: 03 (F2xA8: 02000300)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 0 RC8: 00
Preparing to send DCT 1 DIMM 1 RC10: 03 (F2xA8: 02000c00)
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC2: 04
fam15h_rdimm_rc2_ibt_code: DCT 1 IBT code: 1
mct_ControlRC: Preparing to send DCT 1 DIMM 1 RC8: 00
SetTargetFreq: Done
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 0 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 0 MR0 control word 00001d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 0 rank 1 MR0 control word 00201d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 0 MR0 control word 00401d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 0 DIMM 1 rank 1 MR0 control word 00601d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 006b
	Lane 00 new seed: 006b
	Lane 01 scaled delay: 0064
	Lane 01 new seed: 0064
	Lane 02 scaled delay: 005b
	Lane 02 new seed: 005b
	Lane 03 scaled delay: 005a
	Lane 03 new seed: 005a
	Lane 04 scaled delay: 0057
	Lane 04 new seed: 0057
	Lane 05 scaled delay: 005d
	Lane 05 new seed: 005d
	Lane 06 scaled delay: 005e
	Lane 06 new seed: 005e
	Lane 07 scaled delay: 0066
	Lane 07 new seed: 0066
	Lane 08 scaled delay: 0051
	Lane 08 new seed: 0051
	Lane 00 nibble 0 raw readback: 0033
	Lane 00 nibble 0 adjusted value (pre nibble): 0073
	Lane 00 nibble 0 adjusted value (post nibble): 0073
	Lane 01 nibble 0 raw readback: 0029
	Lane 01 nibble 0 adjusted value (pre nibble): 0069
	Lane 01 nibble 0 adjusted value (post nibble): 0069
	Lane 02 nibble 0 raw readback: 0060
	Lane 02 nibble 0 adjusted value (pre nibble): 0060
	Lane 02 nibble 0 adjusted value (post nibble): 0060
	Lane 03 nibble 0 raw readback: 0060
	Lane 03 nibble 0 adjusted value (pre nibble): 0060
	Lane 03 nibble 0 adjusted value (post nibble): 0060
	Lane 04 nibble 0 raw readback: 005a
	Lane 04 nibble 0 adjusted value (pre nibble): 005a
	Lane 04 nibble 0 adjusted value (post nibble): 005a
	Lane 05 nibble 0 raw readback: 0062
	Lane 05 nibble 0 adjusted value (pre nibble): 0062
	Lane 05 nibble 0 adjusted value (post nibble): 0062
	Lane 06 nibble 0 raw readback: 0063
	Lane 06 nibble 0 adjusted value (pre nibble): 0063
	Lane 06 nibble 0 adjusted value (post nibble): 0063
	Lane 07 nibble 0 raw readback: 002d
	Lane 07 nibble 0 adjusted value (pre nibble): 006d
	Lane 07 nibble 0 adjusted value (post nibble): 006d
	Lane 08 nibble 0 raw readback: 0054
	Lane 08 nibble 0 adjusted value (pre nibble): 0054
	Lane 08 nibble 0 adjusted value (post nibble): 0054
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 006b
	Lane 01 new seed: 0064
	Lane 02 new seed: 005b
	Lane 03 new seed: 005a
	Lane 04 new seed: 0057
	Lane 05 new seed: 005d
	Lane 06 new seed: 005e
	Lane 07 new seed: 0066
	Lane 08 new seed: 0051
	Lane 00 nibble 1 raw readback: 0032
	Lane 00 nibble 1 adjusted value (pre nibble): 0072
	Lane 00 nibble 1 adjusted value (post nibble): 006e
	Lane 01 nibble 1 raw readback: 002a
	Lane 01 nibble 1 adjusted value (pre nibble): 006a
	Lane 01 nibble 1 adjusted value (post nibble): 0067
	Lane 02 nibble 1 raw readback: 0060
	Lane 02 nibble 1 adjusted value (pre nibble): 0060
	Lane 02 nibble 1 adjusted value (post nibble): 005d
	Lane 03 nibble 1 raw readback: 005f
	Lane 03 nibble 1 adjusted value (pre nibble): 005f
	Lane 03 nibble 1 adjusted value (post nibble): 005c
	Lane 04 nibble 1 raw readback: 005b
	Lane 04 nibble 1 adjusted value (pre nibble): 005b
	Lane 04 nibble 1 adjusted value (post nibble): 0059
	Lane 05 nibble 1 raw readback: 0062
	Lane 05 nibble 1 adjusted value (pre nibble): 0062
	Lane 05 nibble 1 adjusted value (post nibble): 005f
	Lane 06 nibble 1 raw readback: 0063
	Lane 06 nibble 1 adjusted value (pre nibble): 0063
	Lane 06 nibble 1 adjusted value (post nibble): 0060
	Lane 07 nibble 1 raw readback: 002d
	Lane 07 nibble 1 adjusted value (pre nibble): 006d
	Lane 07 nibble 1 adjusted value (post nibble): 0069
	Lane 08 nibble 1 raw readback: 0054
	Lane 08 nibble 1 adjusted value (pre nibble): 0054
	Lane 08 nibble 1 adjusted value (post nibble): 0052
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0069
	Lane 00 new seed: 0069
	Lane 01 scaled delay: 0061
	Lane 01 new seed: 0061
	Lane 02 scaled delay: 005a
	Lane 02 new seed: 005a
	Lane 03 scaled delay: 0059
	Lane 03 new seed: 0059
	Lane 04 scaled delay: 0054
	Lane 04 new seed: 0054
	Lane 05 scaled delay: 005a
	Lane 05 new seed: 005a
	Lane 06 scaled delay: 005d
	Lane 06 new seed: 005d
	Lane 07 scaled delay: 0064
	Lane 07 new seed: 0064
	Lane 08 scaled delay: 004f
	Lane 08 new seed: 004f
	Lane 00 nibble 0 raw readback: 0031
	Lane 00 nibble 0 adjusted value (pre nibble): 0071
	Lane 00 nibble 0 adjusted value (post nibble): 0071
	Lane 01 nibble 0 raw readback: 0027
	Lane 01 nibble 0 adjusted value (pre nibble): 0067
	Lane 01 nibble 0 adjusted value (post nibble): 0067
	Lane 02 nibble 0 raw readback: 005d
	Lane 02 nibble 0 adjusted value (pre nibble): 005d
	Lane 02 nibble 0 adjusted value (post nibble): 005d
	Lane 03 nibble 0 raw readback: 005e
	Lane 03 nibble 0 adjusted value (pre nibble): 005e
	Lane 03 nibble 0 adjusted value (post nibble): 005e
	Lane 04 nibble 0 raw readback: 0058
	Lane 04 nibble 0 adjusted value (pre nibble): 0058
	Lane 04 nibble 0 adjusted value (post nibble): 0058
	Lane 05 nibble 0 raw readback: 005e
	Lane 05 nibble 0 adjusted value (pre nibble): 005e
	Lane 05 nibble 0 adjusted value (post nibble): 005e
	Lane 06 nibble 0 raw readback: 005f
	Lane 06 nibble 0 adjusted value (pre nibble): 005f
	Lane 06 nibble 0 adjusted value (post nibble): 005f
	Lane 07 nibble 0 raw readback: 002a
	Lane 07 nibble 0 adjusted value (pre nibble): 006a
	Lane 07 nibble 0 adjusted value (post nibble): 006a
	Lane 08 nibble 0 raw readback: 0051
	Lane 08 nibble 0 adjusted value (pre nibble): 0051
	Lane 08 nibble 0 adjusted value (post nibble): 0051
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
Programmed DCT 0 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0069
	Lane 01 new seed: 0061
	Lane 02 new seed: 005a
	Lane 03 new seed: 0059
	Lane 04 new seed: 0054
	Lane 05 new seed: 005a
	Lane 06 new seed: 005d
	Lane 07 new seed: 0064
	Lane 08 new seed: 004f
	Lane 00 nibble 1 raw readback: 0031
	Lane 00 nibble 1 adjusted value (pre nibble): 0071
	Lane 00 nibble 1 adjusted value (post nibble): 006d
	Lane 01 nibble 1 raw readback: 0027
	Lane 01 nibble 1 adjusted value (pre nibble): 0067
	Lane 01 nibble 1 adjusted value (post nibble): 0064
	Lane 02 nibble 1 raw readback: 005e
	Lane 02 nibble 1 adjusted value (pre nibble): 005e
	Lane 02 nibble 1 adjusted value (post nibble): 005c
	Lane 03 nibble 1 raw readback: 005e
	Lane 03 nibble 1 adjusted value (pre nibble): 005e
	Lane 03 nibble 1 adjusted value (post nibble): 005b
	Lane 04 nibble 1 raw readback: 0058
	Lane 04 nibble 1 adjusted value (pre nibble): 0058
	Lane 04 nibble 1 adjusted value (post nibble): 0056
	Lane 05 nibble 1 raw readback: 005f
	Lane 05 nibble 1 adjusted value (pre nibble): 005f
	Lane 05 nibble 1 adjusted value (post nibble): 005c
	Lane 06 nibble 1 raw readback: 0061
	Lane 06 nibble 1 adjusted value (pre nibble): 0061
	Lane 06 nibble 1 adjusted value (post nibble): 005f
	Lane 07 nibble 1 raw readback: 002b
	Lane 07 nibble 1 adjusted value (pre nibble): 006b
	Lane 07 nibble 1 adjusted value (post nibble): 0067
	Lane 08 nibble 1 raw readback: 0053
	Lane 08 nibble 1 adjusted value (pre nibble): 0053
	Lane 08 nibble 1 adjusted value (post nibble): 0051
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 0 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 0 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 0 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 0 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
SPD2ndTiming: Start
SPD2ndTiming: Done
mct_BeforeDramInit_Prod_D: Start
mct_ProgramODT_D: Start
Programmed DCT 1 ODT pattern 00000000 01010202 00000000 09030603
mct_ProgramODT_D: Done
mct_BeforeDramInit_Prod_D: Done
mct_DramInit_Sw_D: Start
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR3 control word 000c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 0 MR0 control word 00001d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR3 control word 002c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 0 rank 1 MR0 control word 00201d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR3 control word 004c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 0 MR0 control word 00401d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR3 control word 006c0000
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
Going to send DCT 1 DIMM 1 rank 1 MR0 control word 00601d78
mct_SendMrsCmd: Start
mct_SendMrsCmd: Done
mct_DramInit_Sw_D: Done
AgesaHwWlPhase1: training nibble 0
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 scaled delay: 006f
	Lane 00 new seed: 006f
	Lane 01 scaled delay: 0066
	Lane 01 new seed: 0066
	Lane 02 scaled delay: 005e
	Lane 02 new seed: 005e
	Lane 03 scaled delay: 005a
	Lane 03 new seed: 005a
	Lane 04 scaled delay: 0054
	Lane 04 new seed: 0054
	Lane 05 scaled delay: 005e
	Lane 05 new seed: 005e
	Lane 06 scaled delay: 0064
	Lane 06 new seed: 0064
	Lane 07 scaled delay: 006a
	Lane 07 new seed: 006a
	Lane 08 scaled delay: 0053
	Lane 08 new seed: 0053
	Lane 00 nibble 0 raw readback: 0033
	Lane 00 nibble 0 adjusted value (pre nibble): 0073
	Lane 00 nibble 0 adjusted value (post nibble): 0073
	Lane 01 nibble 0 raw readback: 002a
	Lane 01 nibble 0 adjusted value (pre nibble): 006a
	Lane 01 nibble 0 adjusted value (post nibble): 006a
	Lane 02 nibble 0 raw readback: 0060
	Lane 02 nibble 0 adjusted value (pre nibble): 0060
	Lane 02 nibble 0 adjusted value (post nibble): 0060
	Lane 03 nibble 0 raw readback: 005d
	Lane 03 nibble 0 adjusted value (pre nibble): 005d
	Lane 03 nibble 0 adjusted value (post nibble): 005d
	Lane 04 nibble 0 raw readback: 0058
	Lane 04 nibble 0 adjusted value (pre nibble): 0058
	Lane 04 nibble 0 adjusted value (post nibble): 0058
	Lane 05 nibble 0 raw readback: 0062
	Lane 05 nibble 0 adjusted value (pre nibble): 0062
	Lane 05 nibble 0 adjusted value (post nibble): 0062
	Lane 06 nibble 0 raw readback: 0027
	Lane 06 nibble 0 adjusted value (pre nibble): 0067
	Lane 06 nibble 0 adjusted value (post nibble): 0067
	Lane 07 nibble 0 raw readback: 0030
	Lane 07 nibble 0 adjusted value (pre nibble): 0070
	Lane 07 nibble 0 adjusted value (post nibble): 0070
	Lane 08 nibble 0 raw readback: 0055
	Lane 08 nibble 0 adjusted value (pre nibble): 0055
	Lane 08 nibble 0 adjusted value (post nibble): 0055
AgesaHwWlPhase1: training nibble 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttWr: 1
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 0 data
	Lane 00 new seed: 006f
	Lane 01 new seed: 0066
	Lane 02 new seed: 005e
	Lane 03 new seed: 005a
	Lane 04 new seed: 0054
	Lane 05 new seed: 005e
	Lane 06 new seed: 0064
	Lane 07 new seed: 006a
	Lane 08 new seed: 0053
	Lane 00 nibble 1 raw readback: 0034
	Lane 00 nibble 1 adjusted value (pre nibble): 0074
	Lane 00 nibble 1 adjusted value (post nibble): 0071
	Lane 01 nibble 1 raw readback: 002a
	Lane 01 nibble 1 adjusted value (pre nibble): 006a
	Lane 01 nibble 1 adjusted value (post nibble): 0068
	Lane 02 nibble 1 raw readback: 0062
	Lane 02 nibble 1 adjusted value (pre nibble): 0062
	Lane 02 nibble 1 adjusted value (post nibble): 0060
	Lane 03 nibble 1 raw readback: 005d
	Lane 03 nibble 1 adjusted value (pre nibble): 005d
	Lane 03 nibble 1 adjusted value (post nibble): 005b
	Lane 04 nibble 1 raw readback: 0058
	Lane 04 nibble 1 adjusted value (pre nibble): 0058
	Lane 04 nibble 1 adjusted value (post nibble): 0056
	Lane 05 nibble 1 raw readback: 0062
	Lane 05 nibble 1 adjusted value (pre nibble): 0062
	Lane 05 nibble 1 adjusted value (post nibble): 0060
	Lane 06 nibble 1 raw readback: 0026
	Lane 06 nibble 1 adjusted value (pre nibble): 0066
	Lane 06 nibble 1 adjusted value (post nibble): 0065
	Lane 07 nibble 1 raw readback: 002e
	Lane 07 nibble 1 adjusted value (pre nibble): 006e
	Lane 07 nibble 1 adjusted value (post nibble): 006c
	Lane 08 nibble 1 raw readback: 0055
	Lane 08 nibble 1 adjusted value (pre nibble): 0055
	Lane 08 nibble 1 adjusted value (post nibble): 0054
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 0 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 0 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 0 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 0 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 0 RttWr: 1
AgesaHwWlPhase1: training nibble 0
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 scaled delay: 0060
	Lane 00 new seed: 0060
	Lane 01 scaled delay: 0058
	Lane 01 new seed: 0058
	Lane 02 scaled delay: 004f
	Lane 02 new seed: 004f
	Lane 03 scaled delay: 004c
	Lane 03 new seed: 004c
	Lane 04 scaled delay: 0046
	Lane 04 new seed: 0046
	Lane 05 scaled delay: 004e
	Lane 05 new seed: 004e
	Lane 06 scaled delay: 0054
	Lane 06 new seed: 0054
	Lane 07 scaled delay: 005d
	Lane 07 new seed: 005d
	Lane 08 scaled delay: 0045
	Lane 08 new seed: 0045
	Lane 00 nibble 0 raw readback: 0021
	Lane 00 nibble 0 adjusted value (pre nibble): 0061
	Lane 00 nibble 0 adjusted value (post nibble): 0061
	Lane 01 nibble 0 raw readback: 0058
	Lane 01 nibble 0 adjusted value (pre nibble): 0058
	Lane 01 nibble 0 adjusted value (post nibble): 0058
	Lane 02 nibble 0 raw readback: 004f
	Lane 02 nibble 0 adjusted value (pre nibble): 004f
	Lane 02 nibble 0 adjusted value (post nibble): 004f
	Lane 03 nibble 0 raw readback: 004b
	Lane 03 nibble 0 adjusted value (pre nibble): 004b
	Lane 03 nibble 0 adjusted value (post nibble): 004b
	Lane 04 nibble 0 raw readback: 0047
	Lane 04 nibble 0 adjusted value (pre nibble): 0047
	Lane 04 nibble 0 adjusted value (post nibble): 0047
	Lane 05 nibble 0 raw readback: 0050
	Lane 05 nibble 0 adjusted value (pre nibble): 0050
	Lane 05 nibble 0 adjusted value (post nibble): 0050
	Lane 06 nibble 0 raw readback: 0055
	Lane 06 nibble 0 adjusted value (pre nibble): 0055
	Lane 06 nibble 0 adjusted value (post nibble): 0055
	Lane 07 nibble 0 raw readback: 005e
	Lane 07 nibble 0 adjusted value (pre nibble): 005e
	Lane 07 nibble 0 adjusted value (post nibble): 005e
	Lane 08 nibble 0 raw readback: 0044
	Lane 08 nibble 0 adjusted value (pre nibble): 0044
	Lane 08 nibble 0 adjusted value (post nibble): 0044
AgesaHwWlPhase1: training nibble 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttWr: 1
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
Programmed DCT 1 write levelling ODT pattern 00000003 from DIMM 1 data
	Lane 00 new seed: 0060
	Lane 01 new seed: 0058
	Lane 02 new seed: 004f
	Lane 03 new seed: 004c
	Lane 04 new seed: 0046
	Lane 05 new seed: 004e
	Lane 06 new seed: 0054
	Lane 07 new seed: 005d
	Lane 08 new seed: 0045
	Lane 00 nibble 1 raw readback: 0022
	Lane 00 nibble 1 adjusted value (pre nibble): 0062
	Lane 00 nibble 1 adjusted value (post nibble): 0061
	Lane 01 nibble 1 raw readback: 0059
	Lane 01 nibble 1 adjusted value (pre nibble): 0059
	Lane 01 nibble 1 adjusted value (post nibble): 0058
	Lane 02 nibble 1 raw readback: 0050
	Lane 02 nibble 1 adjusted value (pre nibble): 0050
	Lane 02 nibble 1 adjusted value (post nibble): 004f
	Lane 03 nibble 1 raw readback: 004c
	Lane 03 nibble 1 adjusted value (pre nibble): 004c
	Lane 03 nibble 1 adjusted value (post nibble): 004c
	Lane 04 nibble 1 raw readback: 0048
	Lane 04 nibble 1 adjusted value (pre nibble): 0048
	Lane 04 nibble 1 adjusted value (post nibble): 0047
	Lane 05 nibble 1 raw readback: 0050
	Lane 05 nibble 1 adjusted value (pre nibble): 0050
	Lane 05 nibble 1 adjusted value (post nibble): 004f
	Lane 06 nibble 1 raw readback: 0056
	Lane 06 nibble 1 adjusted value (pre nibble): 0056
	Lane 06 nibble 1 adjusted value (post nibble): 0055
	Lane 07 nibble 1 raw readback: 005e
	Lane 07 nibble 1 adjusted value (pre nibble): 005e
	Lane 07 nibble 1 adjusted value (post nibble): 005d
	Lane 08 nibble 1 raw readback: 0045
	Lane 08 nibble 1 adjusted value (pre nibble): 0045
	Lane 08 nibble 1 adjusted value (post nibble): 0045
	original critical gross delay: 0
	new critical gross delay: 0
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 0 MR1 control word 00440202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 0 MR2 control word 00480298
DIMM 1 RttWr: 1
DIMM 1 RttNom: 4
Going to send DCT 1 DIMM 1 rank 1 MR1 control word 00640202
DIMM 1 RttNom: 4
DIMM 1 RttWr: 1
Going to send DCT 1 DIMM 1 rank 1 MR2 control word 00680298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 0 MR1 control word 00040202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 0 MR2 control word 00080298
DIMM 1 RttWr: 1
DIMM 0 RttNom: 4
Going to send DCT 1 DIMM 0 rank 1 MR1 control word 00240202
DIMM 1 RttNom: 4
DIMM 0 RttWr: 1
Going to send DCT 1 DIMM 0 rank 1 MR2 control word 00280298
DIMM 1 RttWr: 1
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
TrainRcvrEn: Status 2205
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
TrainRcvrEn: Status 2005
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 0054
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
fam15_receiver_enable_training_seed: using seed: 004d
TrainRcvrEn: Status 2005
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0045
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
fam15_receiver_enable_training_seed: using seed: 0040
TrainRcvrEn: Status 2005
TrainRcvrEn: ErrStatus 0
TrainRcvrEn: ErrCode 0
TrainRcvrEn: Done

TrainDQSReceiverEnCyc: Status 2205
TrainDQSReceiverEnCyc: TrainErrors 4000
TrainDQSReceiverEnCyc: ErrStatus 4000
TrainDQSReceiverEnCyc: ErrCode 0
TrainDQSReceiverEnCyc: Done

TrainDQSReceiverEnCyc: Status 2005
TrainDQSReceiverEnCyc: TrainErrors 4000
TrainDQSReceiverEnCyc: ErrStatus 4000
TrainDQSReceiverEnCyc: ErrCode 0
TrainDQSReceiverEnCyc: Done

TrainDQSReceiverEnCyc: Status 2005
TrainDQSReceiverEnCyc: TrainErrors 4000
TrainDQSReceiverEnCyc: ErrStatus 4000
TrainDQSReceiverEnCyc: ErrCode 0
TrainDQSReceiverEnCyc: Done

TrainDQSReceiverEnCyc: Status 2005
TrainDQSReceiverEnCyc: TrainErrors 4000
TrainDQSReceiverEnCyc: ErrStatus 4000
TrainDQSReceiverEnCyc: ErrCode 0
TrainDQSReceiverEnCyc: Done

TrainMaxRdLatency: Status 2205
TrainMaxRdLatency: ErrStatus 4000
TrainMaxRdLatency: ErrCode 0
TrainMaxRdLatency: Done

TrainMaxRdLatency: Status 2005
TrainMaxRdLatency: ErrStatus 4000
TrainMaxRdLatency: ErrCode 0
TrainMaxRdLatency: Done

TrainMaxRdLatency: Status 2005
TrainMaxRdLatency: ErrStatus 4000
TrainMaxRdLatency: ErrCode 0
TrainMaxRdLatency: Done

TrainMaxRdLatency: Status 2005
TrainMaxRdLatency: ErrStatus 4000
TrainMaxRdLatency: ErrCode 0
TrainMaxRdLatency: Done

mctAutoInitMCT_D: :OtherTiming
InterleaveNodes_D: Status 2205
InterleaveNodes_D: ErrStatus 4000
InterleaveNodes_D: ErrCode 0
InterleaveNodes_D: Done

InterleaveChannels_D: Node 0
InterleaveChannels_D: Status 2205
InterleaveChannels_D: ErrStatus 4000
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 1
InterleaveChannels_D: Status 2005
InterleaveChannels_D: ErrStatus 4000
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 2
InterleaveChannels_D: Status 2005
InterleaveChannels_D: ErrStatus 4000
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 3
InterleaveChannels_D: Status 2005
InterleaveChannels_D: ErrStatus 4000
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 4
InterleaveChannels_D: Status 2000
InterleaveChannels_D: ErrStatus 0
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 5
InterleaveChannels_D: Status 2000
InterleaveChannels_D: ErrStatus 0
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 6
InterleaveChannels_D: Status 2000
InterleaveChannels_D: ErrStatus 0
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Node 7
InterleaveChannels_D: Status 2000
InterleaveChannels_D: ErrStatus 0
InterleaveChannels_D: ErrCode 0
InterleaveChannels_D: Done

mctAutoInitMCT_D: ECCInit_D
  ECC enabled on node: 00
DCTMemClr_Sync_D: Start
DCTMemClr_Sync_D: Waiting for memory clear to complete
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.
DCTMemClr_Sync_D: Done
  ECC enabled on node: 01
DCTMemClr_Sync_D: Start
DCTMemClr_Sync_D: Waiting for memory clear to complete
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.
DCTMemClr_Sync_D: Done
  ECC enabled on node: 02
DCTMemClr_Sync_D: Start
DCTMemClr_Sync_D: Waiting for memory clear to complete
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.
DCTMemClr_Sync_D: Done
  ECC enabled on node: 03
DCTMemClr_Sync_D: Start
DCTMemClr_Sync_D: Waiting for memory clear to complete
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.
DCTMemClr_Sync_D: Done
ECCInit: Node 00
ECCInit: Status 2205
ECCInit: ErrStatus 4000
ECCInit: ErrCode 0
ECCInit: Done
ECCInit: Node 01
ECCInit: Status 2005
ECCInit: ErrStatus 4000
ECCInit: ErrCode 0
ECCInit: Done
ECCInit: Node 02
ECCInit: Status 2005
ECCInit: ErrStatus 4000
ECCInit: ErrCode 0
ECCInit: Done
ECCInit: Node 03
ECCInit: Status 2005
ECCInit: ErrStatus 4000
ECCInit: ErrCode 0
ECCInit: Done
mctAutoInitMCT_D: CPUMemTyping_D
	 CPUMemTyping: Cache32bTOP:c00000
	 CPUMemTyping: Bottom32bIO:c00000
	 CPUMemTyping: Bottom40bIO:40400000
mctAutoInitMCT_D: UMAMemTyping_D
mctAutoInitMCT_D: mct_ForceNBPState0_Dis_Fam15
set_up_cc6_storage_fam15: Initializing CC6 DRAM storage area for node 0 (interleaved: 0)
set_up_cc6_storage_fam15:	original (node 3) max_range_limit:       403fffffff DRAM limit:       103fffffff
set_up_cc6_storage_fam15:	new max_range_limit:       403effffff
set_up_cc6_storage_fam15:	Target node: 3
set_up_cc6_storage_fam15:	Done
set_up_cc6_storage_fam15: Initializing CC6 DRAM storage area for node 1 (interleaved: 0)
set_up_cc6_storage_fam15:	original (node 3) max_range_limit:       403fffffff DRAM limit:       203fffffff
set_up_cc6_storage_fam15:	new max_range_limit:       403effffff
set_up_cc6_storage_fam15:	Target node: 3
set_up_cc6_storage_fam15:	Done
set_up_cc6_storage_fam15: Initializing CC6 DRAM storage area for node 2 (interleaved: 0)
set_up_cc6_storage_fam15:	original (node 3) max_range_limit:       403fffffff DRAM limit:       303fffffff
set_up_cc6_storage_fam15:	new max_range_limit:       403effffff
set_up_cc6_storage_fam15:	Target node: 3
set_up_cc6_storage_fam15:	Done
set_up_cc6_storage_fam15: Initializing CC6 DRAM storage area for node 3 (interleaved: 0)
set_up_cc6_storage_fam15:	original (node 3) max_range_limit:       403fffffff DRAM limit:       403fffffff
set_up_cc6_storage_fam15:	new max_range_limit:       403effffff
set_up_cc6_storage_fam15:	Target node: 3
set_up_cc6_storage_fam15:	Done
mctAutoInitMCT_D Done: Global Status: 12
raminit_amdmct end:
Writing test pattern 1 to memory...
Done!
Testing memory...
Done!
Writing test pattern 2 to memory...
Done!
Testing memory...
Done!
disable_spd()
POST: 0x41
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c00: IA32_MTRR_DEF_TYPE: E, FE, UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x0000000000000000: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: UC
0x0000000000000000: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: UC
0x0000000000000000: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: UC
0x0000000000000000: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: UC
0x0000000000000000: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: UC
0x0000000000000000: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: UC
0x0000000000000000: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: UC
0x0000000000000000: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: UC
0x0000000000000000: PHYBASE0
0x0000000000000000: PHYMASK0: Disabled
0x00000000ff000005: PHYBASE1: Address = 0x00000000ff000000, WP
0x0000ffffff000800: PHYMASK1: Length  = 0x0000000001000000, Valid
0x0000000000000006: PHYBASE2: Address = 0x0000000000000000, WB
0x0000ffff80000800: PHYMASK2: Length  = 0x0000000080000000, Valid
0x0000000080000006: PHYBASE3: Address = 0x0000000080000000, WB
0x0000ffffc0000800: PHYMASK3: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
CBMEM:
IMD: root @ 0xbffff000 254 entries.
IMD: root @ 0xbfffec00 62 entries.
amdmct_cbmem_store_info: Storing AMDMCT configuration in CBMEM
MTRR Range: Start=bf800000 End=c0000000 (Size 800000)
MTRR Range: Start=ff000000 End=0 (Size 1000000)
Normal boot
CBFS: Found 'fallback/postcar' @0x49b40 size 0x5104 in mcache @0x0004900c
Loading module at 0xbffe7000 with entry 0xbffe7031. filesize: 0x4d50 memsize: 0x8c38
Processing 221 relocs. Offset value of 0xbdfe7000
BS: romstage times (exec / console): total (unknown) / 46010 ms


coreboot-asus_kgpe-d16_v0.3.0-dirty Thu Dec 16 12:42:56 UTC 2021 postcar starting (log level: 8)...
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c00: IA32_MTRR_DEF_TYPE: E, FE, UC
0x1818181818181818: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x0000000000000000: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: UC
0x0000000000000000: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: UC
0x0000000000000000: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: UC
0x0000000000000000: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: UC
0x0000000000000000: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: UC
0x0000000000000000: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: UC
0x0000000000000000: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: UC
0x0000000000000000: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: UC
0x00000000ff000005: PHYBASE0: Address = 0x00000000ff000000, WP
0x0000ffffff000800: PHYMASK0: Length  = 0x0000000001000000, Valid
0x00000000bf800006: PHYBASE1: Address = 0x00000000bf800000, WB
0x0000ffffff800800: PHYMASK1: Length  = 0x0000000000800000, Valid
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Normal boot
CBFS: Found 'fallback/ramstage' @0x29a40 size 0x181ba in mcache @0xbfffd0ac
Loading module at 0xbfec1000 with entry 0xbfec1000. filesize: 0x34b50 memsize: 0x11b168
Processing 3402 relocs. Offset value of 0xbf0c1000
BS: postcar times (exec / console): total (unknown) / 137 ms


coreboot-asus_kgpe-d16_v0.3.0-dirty Thu Dec 16 12:42:56 UTC 2021 ramstage starting (log level: 8)...
POST: 0x39
POST: 0x6f
POST: 0x70
BS: BS_PRE_DEVICE run times (exec / console): 0 / 1 ms
POST: 0x71
relocate_sb_ht_chain
BS: BS_DEV_INIT_CHIPS run times (exec / console): 0 / 2 ms
POST: 0x72
Enumerating buses...
Show all devs... Before device enumeration.
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
DOMAIN: 0000: enabled 1
APIC: 00: enabled 1
PCI: 00:18.0: enabled 1
PCI: 00:18.1: enabled 1
PCI: 00:18.2: enabled 1
PCI: 00:18.3: enabled 1
PCI: 00:18.4: enabled 1
PCI: 00:18.5: enabled 1
PCI: 00:19.0: enabled 1
PCI: 00:19.1: enabled 1
PCI: 00:19.2: enabled 1
PCI: 00:19.3: enabled 1
PCI: 00:19.4: enabled 1
PCI: 00:19.5: enabled 1
PCI: 00:1a.0: enabled 1
PCI: 00:1a.1: enabled 1
PCI: 00:1a.2: enabled 1
PCI: 00:1a.3: enabled 1
PCI: 00:1a.4: enabled 1
PCI: 00:1a.5: enabled 1
PCI: 00:1b.0: enabled 1
PCI: 00:1b.1: enabled 1
PCI: 00:1b.2: enabled 1
PCI: 00:1b.3: enabled 1
PCI: 00:1b.4: enabled 1
PCI: 00:1b.5: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:00.1: enabled 1
PCI: 00:00.2: enabled 1
PCI: 00:02.0: enabled 1
PCI: 00:03.0: enabled 0
PCI: 00:04.0: enabled 1
PCI: 00:05.0: enabled 0
PCI: 00:06.0: enabled 0
PCI: 00:07.0: enabled 0
PCI: 00:08.0: enabled 0
PCI: 00:09.0: enabled 1
PCI: 00:0a.0: enabled 1
PCI: 00:0b.0: enabled 1
PCI: 00:0c.0: enabled 1
PCI: 00:0d.0: enabled 1
PCI: 00:11.0: enabled 1
PCI: 00:12.0: enabled 1
PCI: 00:12.1: enabled 1
PCI: 00:12.2: enabled 1
PCI: 00:13.0: enabled 1
PCI: 00:13.1: enabled 1
PCI: 00:13.2: enabled 1
PCI: 00:14.0: enabled 1
PCI: 00:14.1: enabled 1
PCI: 00:14.2: enabled 1
PCI: 00:14.3: enabled 1
PCI: 00:14.4: enabled 1
PCI: 00:14.5: enabled 1
I2C: 00:2f: enabled 1
PNP: 002e.0: enabled 0
PNP: 002e.1: enabled 0
PNP: 002e.2: enabled 1
PNP: 002e.3: enabled 1
PNP: 002e.5: enabled 1
PNP: 002e.106: enabled 0
PNP: 002e.107: enabled 0
PNP: 002e.207: enabled 0
PNP: 002e.307: enabled 0
PNP: 002e.407: enabled 0
PNP: 002e.8: enabled 0
PNP: 002e.108: enabled 0
PNP: 002e.9: enabled 0
PNP: 002e.109: enabled 0
PNP: 002e.209: enabled 0
PNP: 002e.309: enabled 0
PNP: 002e.a: enabled 1
PNP: 002e.b: enabled 1
PNP: 002e.c: enabled 0
PNP: 002e.d: enabled 0
PNP: 002e.f: enabled 0
PNP: 0c31.0: enabled 1
PNP: 0ca2.0: enabled 1
PCI: 00:01.0: enabled 1
PCI: 00:02.0: enabled 1
PCI: 00:03.0: enabled 1
Compare with tree...
Root Device: enabled 1
 CPU_CLUSTER: 0: enabled 1
  APIC: 00: enabled 1
 DOMAIN: 0000: enabled 1
  PCI: 00:18.0: enabled 1
   PCI: 00:00.0: enabled 1
   PCI: 00:00.1: enabled 1
   PCI: 00:00.2: enabled 1
   PCI: 00:02.0: enabled 1
   PCI: 00:03.0: enabled 0
   PCI: 00:04.0: enabled 1
   PCI: 00:05.0: enabled 0
   PCI: 00:06.0: enabled 0
   PCI: 00:07.0: enabled 0
   PCI: 00:08.0: enabled 0
   PCI: 00:09.0: enabled 1
   PCI: 00:0a.0: enabled 1
   PCI: 00:0b.0: enabled 1
   PCI: 00:0c.0: enabled 1
   PCI: 00:0d.0: enabled 1
   PCI: 00:11.0: enabled 1
   PCI: 00:12.0: enabled 1
   PCI: 00:12.1: enabled 1
   PCI: 00:12.2: enabled 1
   PCI: 00:13.0: enabled 1
   PCI: 00:13.1: enabled 1
   PCI: 00:13.2: enabled 1
   PCI: 00:14.0: enabled 1
    I2C: 00:2f: enabled 1
   PCI: 00:14.1: enabled 1
   PCI: 00:14.2: enabled 1
   PCI: 00:14.3: enabled 1
    PNP: 002e.0: enabled 0
    PNP: 002e.1: enabled 0
    PNP: 002e.2: enabled 1
    PNP: 002e.3: enabled 1
    PNP: 002e.5: enabled 1
    PNP: 002e.106: enabled 0
    PNP: 002e.107: enabled 0
    PNP: 002e.207: enabled 0
    PNP: 002e.307: enabled 0
    PNP: 002e.407: enabled 0
    PNP: 002e.8: enabled 0
    PNP: 002e.108: enabled 0
    PNP: 002e.9: enabled 0
    PNP: 002e.109: enabled 0
    PNP: 002e.209: enabled 0
    PNP: 002e.309: enabled 0
    PNP: 002e.a: enabled 1
    PNP: 002e.b: enabled 1
    PNP: 002e.c: enabled 0
    PNP: 002e.d: enabled 0
    PNP: 002e.f: enabled 0
    PNP: 0c31.0: enabled 1
    PNP: 0ca2.0: enabled 1
   PCI: 00:14.4: enabled 1
    PCI: 00:01.0: enabled 1
    PCI: 00:02.0: enabled 1
    PCI: 00:03.0: enabled 1
   PCI: 00:14.5: enabled 1
  PCI: 00:18.1: enabled 1
  PCI: 00:18.2: enabled 1
  PCI: 00:18.3: enabled 1
  PCI: 00:18.4: enabled 1
  PCI: 00:18.5: enabled 1
  PCI: 00:19.0: enabled 1
  PCI: 00:19.1: enabled 1
  PCI: 00:19.2: enabled 1
  PCI: 00:19.3: enabled 1
  PCI: 00:19.4: enabled 1
  PCI: 00:19.5: enabled 1
  PCI: 00:1a.0: enabled 1
  PCI: 00:1a.1: enabled 1
  PCI: 00:1a.2: enabled 1
  PCI: 00:1a.3: enabled 1
  PCI: 00:1a.4: enabled 1
  PCI: 00:1a.5: enabled 1
  PCI: 00:1b.0: enabled 1
  PCI: 00:1b.1: enabled 1
  PCI: 00:1b.2: enabled 1
  PCI: 00:1b.3: enabled 1
  PCI: 00:1b.4: enabled 1
  PCI: 00:1b.5: enabled 1
Mainboard KGPE-D16 Enable. dev=0x0xbfef1960
Root Device scanning...
scan_static_bus for Root Device
setup_bsp_ramtop, TOP MEM: msr.lo = 0xc0000000, msr.hi = 0x00000000
setup_bsp_ramtop, TOP MEM2: msr.lo = 0x40000000, msr.hi = 0x00000040
CPU_CLUSTER: 0 enabled
DOMAIN: 0000 enabled
CPU_CLUSTER: 0 scanning...
  PCI: 00:18.5 cores_found=7
CPU: APIC: 00 enabled
CPU: APIC: 01 enabled
CPU: APIC: 02 enabled
CPU: APIC: 03 enabled
CPU: APIC: 04 enabled
CPU: APIC: 05 enabled
CPU: APIC: 06 enabled
CPU: APIC: 07 enabled
  PCI: 00:19.5 cores_found=7
CPU: APIC: 08 enabled
CPU: APIC: 09 enabled
CPU: APIC: 0a enabled
CPU: APIC: 0b enabled
CPU: APIC: 0c enabled
CPU: APIC: 0d enabled
CPU: APIC: 0e enabled
CPU: APIC: 0f enabled
  PCI: 00:1a.5 cores_found=7
CPU: APIC: 20 enabled
CPU: APIC: 21 enabled
CPU: APIC: 22 enabled
CPU: APIC: 23 enabled
CPU: APIC: 24 enabled
CPU: APIC: 25 enabled
CPU: APIC: 26 enabled
CPU: APIC: 27 enabled
  PCI: 00:1b.5 cores_found=7
CPU: APIC: 28 enabled
CPU: APIC: 29 enabled
CPU: APIC: 2a enabled
CPU: APIC: 2b enabled
CPU: APIC: 2c enabled
CPU: APIC: 2d enabled
CPU: APIC: 2e enabled
CPU: APIC: 2f enabled
scan_bus: bus CPU_CLUSTER: 0 finished in 60 msecs
DOMAIN: 0000 scanning...
DOMAIN: 0000 80 <- [0x00c0000000 - 0x00cfffffff] size 0x10000000 gran 0x10 mem <node 0 link 1>
PCI: pci_scan_bus for bus 00
POST: 0x24
PCI: 00:18.0 [1022/1600] bus ops
PCI: 00:18.0 [1022/1600] enabled
PCI: 00:18.1 [1022/1601] enabled
PCI: 00:18.2 [1022/1602] enabled
PCI: 00:18.3 [1022/0000] ops
PCI: 00:18.3 [1022/1603] enabled
PCI: 00:18.4 [1022/1604] ops
PCI: 00:18.4 [1022/1604] enabled
PCI: 00:18.5 [1022/1605] ops
PCI: 00:18.5 [1022/1605] enabled
PCI: 00:19.0 [1022/1600] bus ops
PCI: 00:19.0 [1022/1600] enabled
PCI: 00:19.1 [1022/1601] enabled
PCI: 00:19.2 [1022/1602] enabled
PCI: 00:19.3 [1022/0000] ops
PCI: 00:19.3 [1022/1603] enabled
PCI: 00:19.4 [1022/1604] ops
PCI: 00:19.4 [1022/1604] enabled
PCI: 00:19.5 [1022/1605] ops
PCI: 00:19.5 [1022/1605] enabled
PCI: 00:1a.0 [1022/1600] bus ops
PCI: 00:1a.0 [1022/1600] enabled
PCI: 00:1a.1 [1022/1601] enabled
PCI: 00:1a.2 [1022/1602] enabled
PCI: 00:1a.3 [1022/0000] ops
PCI: 00:1a.3 [1022/1603] enabled
PCI: 00:1a.4 [1022/1604] ops
PCI: 00:1a.4 [1022/1604] enabled
PCI: 00:1a.5 [1022/1605] ops
PCI: 00:1a.5 [1022/1605] enabled
PCI: 00:1b.0 [1022/1600] bus ops
PCI: 00:1b.0 [1022/1600] enabled
PCI: 00:1b.1 [1022/1601] enabled
PCI: 00:1b.2 [1022/1602] enabled
PCI: 00:1b.3 [1022/0000] ops
PCI: 00:1b.3 [1022/1603] enabled
PCI: 00:1b.4 [1022/1604] ops
PCI: 00:1b.4 [1022/1604] enabled
PCI: 00:1b.5 [1022/1605] ops
PCI: 00:1b.5 [1022/1605] enabled
POST: 0x25
PCI: 00:18.0 scanning...
amdfam10_scan_chains
amdfam10_scan_chains: PCI: 00:18.0 [0] === 1 --> 2
amdfam10_scan_chains: PCI: 00:18.0 [1] === 0 --> 3
amdfam10_scan_chains: PCI: 00:18.0 [2] === 2 --> 0
amdfam10_scan_chains: PCI: 00:18.0 [3] === 3 --> 1
trim_ht_chain
amd_g34_fixup
amdfam10_scan_chain
ht_route_link
do_hypertransport_scan_chain for bus 00
sr5650_enable: dev=0xbfef3f80, VID_DID=0x5a101002
Bus-0, Dev-0, Fun-0.
enable_pcie_bar3
sr5650_gpp_sb_init: nb_dev=0x0xbfef3f80, dev=0x0xbfef39e0, port=0x8
PciePowerOffGppPorts() port 8
NB_PCI_REG04 = 2.
NB_PCI_REG84 = 3000010.
NB_PCI_REG4C = 52042.
Sysmem TOM = 0_c0000000
Sysmem TOM2 = 40_40000000
PCI: 00:00.0 [1002/5a10] ops
PCI: 00:00.0 [1002/5a10] enabled
flags: 0xa803
flags: 0x0280
PCI: 00:00.0 count: 0014 static_count: 0015
PCI: 00:00.0 [1002/5a10] enabled next_unitid: 0015
PCI: pci_scan_bus for bus 00
POST: 0x24
sr5650_enable: dev=0xbfef3f80, VID_DID=0x5a101002
Bus-0, Dev-0, Fun-0.
enable_pcie_bar3
sr5650_gpp_sb_init: nb_dev=0x0xbfef3f80, dev=0x0xbfef39e0, port=0x8
PciePowerOffGppPorts() port 8
NB_PCI_REG04 = 2.
NB_PCI_REG84 = 3000010.
NB_PCI_REG4C = 52042.
Sysmem TOM = 0_c0000000
Sysmem TOM2 = 40_40000000
PCI: 00:00.0 [1002/5a10] enabled
sr5650_enable: dev=0xbfef3ee0, VID_DID=0xffffffff
Bus-0, Dev-0, Fun-1.
PCI: Static device PCI: 00:00.1 not found, disabling it.
sr5650_enable: dev=0xbfef3e40, VID_DID=0x5a231002
Bus-0, Dev-0, Fun-2.
PCI: 00:00.2 [1002/5a23] ops
PCI: 00:00.2 [1002/5a23] enabled
sr5650_enable: dev=0xbfef3da0, VID_DID=0xffffffff
Bus-0, Dev-2,3, Fun-0. enable=1
sr5650_gpp_sb_init: nb_dev=0x0xbfef3f80, dev=0x0xbfef3da0, port=0x2
PcieLinkTraining port=2:lc current state=a0b0f10
addr=c0000000,bus=0,devfn=10
PcieTrainPort reg=0x10000
sr5650_gpp_sb_init: port=0x2 hw_port=0x2 result=1
PCI: 00:02.0 subordinate bus PCI Express
PCI: 00:02.0 hot-plug capable
PCI: 00:02.0 [1002/5a16] enabled
sr5650_enable: dev=0xbfef3d00, VID_DID=0xffffffff
Bus-0, Dev-2,3, Fun-0. enable=0
sr5650_enable: dev=0xbfef3c60, VID_DID=0xffffffff
enable_pcie_bar3
Bus-0, Dev-4,5,6,7, Fun-0. enable=1
sr5650_gpp_sb_init: nb_dev=0x0xbfef3f80, dev=0x0xbfef3c60, port=0x4
PcieLinkTraining port=4:lc current state=a0b0f10
addr=c0000000,bus=0,devfn=20
PcieTrainPort reg=0x10000
sr5650_gpp_sb_init: port=0x4 hw_port=0x4 result=1
PCI: 00:04.0 subordinate bus PCI Express
PCI: 00:04.0 hot-plug capable
PCI: 00:04.0 [1002/5a18] enabled
sr5650_enable: dev=0xbfef3bc0, VID_DID=0xffffffff
enable_pcie_bar3
Bus-0, Dev-4,5,6,7, Fun-0. enable=0
sr5650_enable: dev=0xbfef3b20, VID_DID=0xffffffff
enable_pcie_bar3
Bus-0, Dev-4,5,6,7, Fun-0. enable=0
sr5650_enable: dev=0xbfef3a80, VID_DID=0xffffffff
enable_pcie_bar3
Bus-0, Dev-4,5,6,7, Fun-0. enable=0
sr5650_enable: dev=0xbfef39e0, VID_DID=0xffffffff
Bus-0, Dev-8, Fun-0. enable=0
disable_pcie_bar3
sr5650_enable: dev=0xbfef3940, VID_DID=0xffffffff
Bus-0, Dev-9, 10, Fun-0. enable=1
enable_pcie_bar3
sr5650_gpp_sb_init: nb_dev=0x0xbfef3f80, dev=0x0xbfef3940, port=0x9
PcieLinkTraining port=5:lc current state=a0b0f10
addr=c0000000,bus=0,devfn=48
PcieTrainPort reg=0x10000
sr5650_gpp_sb_init: port=0x9 hw_port=0x5 result=1
PCI: 00:09.0 subordinate bus PCI Express
PCI: 00:09.0 hot-plug capable
PCI: 00:09.0 [1002/5a1c] enabled
sr5650_enable: dev=0xbfef38a0, VID_DID=0xffffffff
Bus-0, Dev-9, 10, Fun-0. enable=1
enable_pcie_bar3
sr5650_gpp_sb_init: nb_dev=0x0xbfef3f80, dev=0x0xbfef38a0, port=0xa
PcieLinkTraining port=6:lc current state=a0b0f10
addr=c0000000,bus=0,devfn=50
PcieTrainPort reg=0x10000
sr5650_gpp_sb_init: port=0xa hw_port=0x6 result=1
PCI: 00:0a.0 subordinate bus PCI Express
PCI: 00:0a.0 hot-plug capable
PCI: 00:0a.0 [1002/5a1d] enabled
sr5650_enable: dev=0xbfef3800, VID_DID=0xffffffff
Bus-0, Dev-11,12, Fun-0. enable=1
sr5650_gpp_sb_init: nb_dev=0x0xbfef3f80, dev=0x0xbfef3800, port=0xb
PcieLinkTraining port=b:lc current state=a0b0f10
addr=c0000000,bus=0,devfn=58
PcieTrainPort reg=0x10000
sr5650_gpp_sb_init: port=0xb hw_port=0xb result=1
PCI: 00:0b.0 subordinate bus PCI Express
PCI: 00:0b.0 hot-plug capable
PCI: 00:0b.0 [1002/5a1f] enabled
sr5650_enable: dev=0xbfef3760, VID_DID=0xffffffff
Bus-0, Dev-11,12, Fun-0. enable=1
sr5650_gpp_sb_init: nb_dev=0x0xbfef3f80, dev=0x0xbfef3760, port=0xc
PcieLinkTraining port=c:lc current state=2030400
sr5650_gpp_sb_init: port=0xc hw_port=0xc result=0
PciePowerOffGppPorts() port 12
PCI: 00:0c.0 subordinate bus PCI Express
PCI: 00:0c.0 hot-plug capable
PCI: 00:0c.0 [1002/5a20] enabled
sr5650_enable: dev=0xbfef36c0, VID_DID=0xffffffff
sr5650_gpp_sb_init: nb_dev=0x0xbfef3f80, dev=0x0xbfef36c0, port=0xd
PcieLinkTraining port=d:lc current state=2030400
sr5650_gpp_sb_init: port=0xd hw_port=0xd result=0
PciePowerOffGppPorts() port 13
PCI: 00:0d.0 subordinate bus PCI Express
PCI: 00:0d.0 hot-plug capable
PCI: 00:0d.0 [1002/5a1e] enabled
sb7xx_51xx_enable()
PCI: 00:11.0 [1002/4394] ops
PCI: 00:11.0 [1002/4394] enabled
sb7xx_51xx_enable()
PCI: 00:12.0 [1002/4397] ops
PCI: 00:12.0 [1002/4397] enabled
sb7xx_51xx_enable()
PCI: 00:12.1 [1002/4398] ops
PCI: 00:12.1 [1002/4398] enabled
sb7xx_51xx_enable()
PCI: 00:12.2 [1002/4396] ops
PCI: 00:12.2 [1002/4396] enabled
sb7xx_51xx_enable()
PCI: 00:13.0 [1002/4397] ops
PCI: 00:13.0 [1002/4397] enabled
sb7xx_51xx_enable()
PCI: 00:13.1 [1002/4398] ops
PCI: 00:13.1 [1002/4398] enabled
sb7xx_51xx_enable()
PCI: 00:13.2 [1002/4396] ops
PCI: 00:13.2 [1002/4396] enabled
sb7xx_51xx_enable()
PCI: 00:14.0 [1002/4385] bus ops
PCI: 00:14.0 [1002/4385] enabled
sb7xx_51xx_enable()
PCI: 00:14.1 [1002/439c] ops
PCI: 00:14.1 [1002/439c] enabled
sb7xx_51xx_enable()
PCI: 00:14.2 [1002/4383] ops
PCI: 00:14.2 [1002/4383] enabled
sb7xx_51xx_enable()
PCI: 00:14.3 [1002/439d] bus ops
PCI: 00:14.3 [1002/439d] enabled
sb7xx_51xx_enable()
PCI: 00:14.4 [1002/4384] enabled
sb7xx_51xx_enable()
PCI: 00:14.5 [1002/4399] ops
PCI: 00:14.5 [1002/4399] enabled
POST: 0x25
PCI: Leftover static devices:
PCI: 00:00.1
PCI: 00:03.0
PCI: 00:05.0
PCI: 00:06.0
PCI: 00:07.0
PCI: 00:08.0
PCI: Check your devicetree.cb.
PCI: 00:02.0 scanning...
do_pci_scan_bridge for PCI: 00:02.0
PCI: 00:02.0: No LTR support
PCI: pci_scan_bus for bus 01
POST: 0x24
PCI: 01:00.0 [1002/699f] enabled
PCI: 01:00.1 [1002/aae0] enabled
POST: 0x25
POST: 0x55
Enabling Common Clock Configuration
PCIE CLK PM is not supported by endpoint
ASPM: Enabled L1
PCIe: Max_Payload_Size adjusted to 128
Enabling Common Clock Configuration
PCIE CLK PM is not supported by endpoint
ASPM: Enabled L1
PCIe: Max_Payload_Size adjusted to 128
scan_bus: bus PCI: 00:02.0 finished in 33 msecs
PCI: 00:04.0 scanning...
do_pci_scan_bridge for PCI: 00:04.0
PCI: 00:04.0: No LTR support
PCI: pci_scan_bus for bus 22
POST: 0x24
PCI: 22:00.0 [1000/0072] enabled
POST: 0x25
POST: 0x55
Enabling Common Clock Configuration
PCIE CLK PM is not supported by endpoint
ASPM: Enabled None
PCIe: Max_Payload_Size adjusted to 128
PCI: 22:00.0: No LTR support
scan_bus: bus PCI: 00:04.0 finished in 23 msecs
PCI: 00:09.0 scanning...
do_pci_scan_bridge for PCI: 00:09.0
PCI: 00:09.0: No LTR support
PCI: pci_scan_bus for bus 43
POST: 0x24
PCI: 43:00.0 [8086/10d3] enabled
POST: 0x25
POST: 0x55
Enabling Common Clock Configuration
PCIE CLK PM is not supported by endpoint
ASPM: Enabled None
PCIe: Max_Payload_Size adjusted to 128
PCI: 43:00.0: No LTR support
scan_bus: bus PCI: 00:09.0 finished in 23 msecs
PCI: 00:0a.0 scanning...
do_pci_scan_bridge for PCI: 00:0a.0
PCI: 00:0a.0: No LTR support
PCI: pci_scan_bus for bus 64
POST: 0x24
PCI: 64:00.0 [8086/10d3] enabled
POST: 0x25
POST: 0x55
Enabling Common Clock Configuration
PCIE CLK PM is not supported by endpoint
ASPM: Enabled None
PCIe: Max_Payload_Size adjusted to 128
PCI: 64:00.0: No LTR support
scan_bus: bus PCI: 00:0a.0 finished in 23 msecs
PCI: 00:0b.0 scanning...
do_pci_scan_bridge for PCI: 00:0b.0
PCI: 00:0b.0: No LTR support
PCI: pci_scan_bus for bus 85
POST: 0x24
PCI: 85:00.0 [15b7/5009] enabled
POST: 0x25
POST: 0x55
Enabling Common Clock Configuration
ASPM: Enabled L1
PCIe: Max_Payload_Size adjusted to 128
scan_bus: bus PCI: 00:0b.0 finished in 18 msecs
PCI: 00:0c.0 scanning...
do_pci_scan_bridge for PCI: 00:0c.0
PCI: 00:0c.0: No LTR support
PCI: pci_scan_bus for bus a6
POST: 0x24
POST: 0x25
POST: 0x55
scan_bus: bus PCI: 00:0c.0 finished in 9 msecs
PCI: 00:0d.0 scanning...
do_pci_scan_bridge for PCI: 00:0d.0
PCI: 00:0d.0: No LTR support
PCI: pci_scan_bus for bus c7
POST: 0x24
POST: 0x25
POST: 0x55
scan_bus: bus PCI: 00:0d.0 finished in 9 msecs
PCI: 00:14.0 scanning...
scan_generic_bus for PCI: 00:14.0
I2C: 01:2f enabled
bus: PCI: 00:14.0[0]->scan_generic_bus for PCI: 00:14.0 done
scan_bus: bus PCI: 00:14.0 finished in 8 msecs
PCI: 00:14.3 scanning...
scan_static_bus for PCI: 00:14.3
PNP: 002e.0 disabled
PNP: 002e.1 disabled
PNP: 002e.2 enabled
PNP: 002e.3 enabled
PNP: 002e.5 enabled
PNP: 002e.106 disabled
PNP: 002e.107 disabled
PNP: 002e.207 disabled
PNP: 002e.307 disabled
PNP: 002e.407 disabled
PNP: 002e.8 disabled
PNP: 002e.108 disabled
PNP: 002e.9 disabled
PNP: 002e.109 disabled
PNP: 002e.209 disabled
PNP: 002e.309 disabled
PNP: 002e.a enabled
PNP: 002e.b enabled
PNP: 002e.c disabled
PNP: 002e.d disabled
PNP: 002e.f disabled
PNP: 0c31.0 enabled
PNP: 0ca2.0 enabled
scan_static_bus for PCI: 00:14.3 done
scan_bus: bus PCI: 00:14.3 finished in 41 msecs
PCI: 00:14.4 scanning...
do_pci_scan_bridge for PCI: 00:14.4
PCI: pci_scan_bus for bus e8
POST: 0x24
sb7xx_51xx_enable()
PCI: Static device PCI: e8:01.0 not found, disabling it.
sb7xx_51xx_enable()
PCI: e8:02.0 [11c1/5811] enabled
sb7xx_51xx_enable()
PCI: Static device PCI: e8:03.0 not found, disabling it.
POST: 0x25
PCI: Leftover static devices:
PCI: e8:01.0
PCI: e8:03.0
PCI: Check your devicetree.cb.
POST: 0x55
scan_bus: bus PCI: 00:14.4 finished in 28 msecs
POST: 0x55
ht_route_link
scan_bus: bus PCI: 00:18.0 finished in 1734 msecs
PCI: 00:19.0 scanning...
amdfam10_scan_chains
amdfam10_scan_chains: PCI: 00:19.0 [0] === 0 --> 0
amdfam10_scan_chains: PCI: 00:19.0 [1] === 1 --> 3
amdfam10_scan_chains: PCI: 00:19.0 [2] === 2 --> 1
amdfam10_scan_chains: PCI: 00:19.0 [3] === 3 --> 2
trim_ht_chain
scan_bus: bus PCI: 00:19.0 finished in 17 msecs
PCI: 00:1a.0 scanning...
amdfam10_scan_chains
amdfam10_scan_chains: PCI: 00:1a.0 [0] === 0 --> 0
amdfam10_scan_chains: PCI: 00:1a.0 [1] === 1 --> 1
amdfam10_scan_chains: PCI: 00:1a.0 [2] === 2 --> 2
amdfam10_scan_chains: PCI: 00:1a.0 [3] === 3 --> 3
trim_ht_chain
scan_bus: bus PCI: 00:1a.0 finished in 17 msecs
PCI: 00:1b.0 scanning...
amdfam10_scan_chains
amdfam10_scan_chains: PCI: 00:1b.0 [0] === 0 --> 0
amdfam10_scan_chains: PCI: 00:1b.0 [1] === 1 --> 1
amdfam10_scan_chains: PCI: 00:1b.0 [2] === 2 --> 2
amdfam10_scan_chains: PCI: 00:1b.0 [3] === 3 --> 3
trim_ht_chain
scan_bus: bus PCI: 00:1b.0 finished in 17 msecs
POST: 0x55
DOMAIN: 0000 passpw: enabled
DOMAIN: 0000 passpw: enabled
DOMAIN: 0000 passpw: enabled
DOMAIN: 0000 passpw: enabled
scan_bus: bus DOMAIN: 0000 finished in 1917 msecs
scan_static_bus for Root Device done
scan_bus: bus Root Device finished in 2006 msecs
done
BS: BS_DEV_ENUMERATE run times (exec / console): 1034 / 1294 ms
POST: 0x73
found VGA at PCI: 01:00.0
Setting up VGA for PCI: 01:00.0
Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:02.0
Setting PCI_BRIDGE_CTL_VGA for bridge PCI: 00:18.0
Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 0000
Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
Allocating resources...
Reading resources...
Root Device read_resources bus 0 link: 0
CPU_CLUSTER: 0 read_resources bus 0 link: 0
CPU_CLUSTER: 0 read_resources bus 0 link: 0 done
amdfam10_domain_read_resources: resource with index 80 already exists, overwriting
DOMAIN: 0000 80 <- [0x00c0000000 - 0x00cfffffff] size 0x10000000 gran 0x00 mem <D18F1 stored by early ramstage>
Adding PCIe enhanced config space BAR 0xc0000000-0xd0000000.
Reserving CC6 save segment base: 4038000000 size: 08000000
DOMAIN: 0000 read_resources bus 0 link: 0
VGA: PCI: 00:18.0 (aka node 0) link 1 has VGA device
PCI: 00:18.0 read_resources bus 0 link: 2
PCI: 00:18.0 read_resources bus 0 link: 2 done
PCI: 00:18.0 read_resources bus 0 link: 3
PCI: 00:18.0 read_resources bus 0 link: 3 done
PCI: 00:18.0 read_resources bus 0 link: 0
PCI: 00:18.0 read_resources bus 0 link: 0 done
PCI: 00:18.0 read_resources bus 0 link: 1
sr5690_read_resource: PCI: 00:00.0
PCI: 00:02.0 read_resources bus 1 link: 0
PCI: 00:02.0 read_resources bus 1 link: 0 done
PCI: 00:04.0 read_resources bus 34 link: 0
PCI: 00:04.0 read_resources bus 34 link: 0 done
PCI: 00:09.0 read_resources bus 67 link: 0
PCI: 00:09.0 read_resources bus 67 link: 0 done
PCI: 00:0a.0 read_resources bus 100 link: 0
PCI: 00:0a.0 read_resources bus 100 link: 0 done
PCI: 00:0b.0 read_resources bus 133 link: 0
PCI: 00:0b.0 read_resources bus 133 link: 0 done
PCI: 00:0c.0 read_resources bus 166 link: 0
PCI: 00:0c.0 read_resources bus 166 link: 0 done
PCI: 00:0d.0 read_resources bus 199 link: 0
PCI: 00:0d.0 read_resources bus 199 link: 0 done
PCI: 00:14.0 read_resources bus 1 link: 0
PCI: 00:14.0 read_resources bus 1 link: 0 done
PCI: 00:14.3 read_resources bus 0 link: 0
PNP: 0c31.0 missing read_resources
PCI: 00:14.3 read_resources bus 0 link: 0 done
PCI: 00:14.4 read_resources bus 232 link: 0
PCI: 00:14.4 read_resources bus 232 link: 0 done
PCI: 00:18.0 read_resources bus 0 link: 1 done
PCI: 00:18.4 read_resources bus 0 link: 0
PCI: 00:18.4 read_resources bus 0 link: 0 done
PCI: 00:18.4 read_resources bus 0 link: 1
PCI: 00:18.4 read_resources bus 0 link: 1 done
PCI: 00:18.4 read_resources bus 0 link: 2
PCI: 00:18.4 read_resources bus 0 link: 2 done
PCI: 00:18.4 read_resources bus 0 link: 3
PCI: 00:18.4 read_resources bus 0 link: 3 done
PCI: 00:19.0 read_resources bus 0 link: 0
PCI: 00:19.0 read_resources bus 0 link: 0 done
PCI: 00:19.0 read_resources bus 0 link: 3
PCI: 00:19.0 read_resources bus 0 link: 3 done
PCI: 00:19.0 read_resources bus 0 link: 1
PCI: 00:19.0 read_resources bus 0 link: 1 done
PCI: 00:19.0 read_resources bus 0 link: 2
PCI: 00:19.0 read_resources bus 0 link: 2 done
PCI: 00:19.4 read_resources bus 0 link: 0
PCI: 00:19.4 read_resources bus 0 link: 0 done
PCI: 00:19.4 read_resources bus 0 link: 1
PCI: 00:19.4 read_resources bus 0 link: 1 done
PCI: 00:19.4 read_resources bus 0 link: 2
PCI: 00:19.4 read_resources bus 0 link: 2 done
PCI: 00:19.4 read_resources bus 0 link: 3
PCI: 00:19.4 read_resources bus 0 link: 3 done
PCI: 00:1a.0 read_resources bus 0 link: 0
PCI: 00:1a.0 read_resources bus 0 link: 0 done
PCI: 00:1a.0 read_resources bus 0 link: 1
PCI: 00:1a.0 read_resources bus 0 link: 1 done
PCI: 00:1a.0 read_resources bus 0 link: 2
PCI: 00:1a.0 read_resources bus 0 link: 2 done
PCI: 00:1a.0 read_resources bus 0 link: 3
PCI: 00:1a.0 read_resources bus 0 link: 3 done
PCI: 00:1a.4 read_resources bus 0 link: 0
PCI: 00:1a.4 read_resources bus 0 link: 0 done
PCI: 00:1a.4 read_resources bus 0 link: 1
PCI: 00:1a.4 read_resources bus 0 link: 1 done
PCI: 00:1a.4 read_resources bus 0 link: 2
PCI: 00:1a.4 read_resources bus 0 link: 2 done
PCI: 00:1a.4 read_resources bus 0 link: 3
PCI: 00:1a.4 read_resources bus 0 link: 3 done
PCI: 00:1b.0 read_resources bus 0 link: 0
PCI: 00:1b.0 read_resources bus 0 link: 0 done
PCI: 00:1b.0 read_resources bus 0 link: 1
PCI: 00:1b.0 read_resources bus 0 link: 1 done
PCI: 00:1b.0 read_resources bus 0 link: 2
PCI: 00:1b.0 read_resources bus 0 link: 2 done
PCI: 00:1b.0 read_resources bus 0 link: 3
PCI: 00:1b.0 read_resources bus 0 link: 3 done
PCI: 00:1b.4 read_resources bus 0 link: 0
PCI: 00:1b.4 read_resources bus 0 link: 0 done
PCI: 00:1b.4 read_resources bus 0 link: 1
PCI: 00:1b.4 read_resources bus 0 link: 1 done
PCI: 00:1b.4 read_resources bus 0 link: 2
PCI: 00:1b.4 read_resources bus 0 link: 2 done
PCI: 00:1b.4 read_resources bus 0 link: 3
PCI: 00:1b.4 read_resources bus 0 link: 3 done
DOMAIN: 0000 read_resources bus 0 link: 0 done
Root Device read_resources bus 0 link: 0 done
Done reading resources.
Show resources in subtree (Root Device)...After reading.
 Root Device child on link 0 CPU_CLUSTER: 0
  CPU_CLUSTER: 0 child on link 0 APIC: 00
   APIC: 00
   APIC: 01
   APIC: 02
   APIC: 03
   APIC: 04
   APIC: 05
   APIC: 06
   APIC: 07
   APIC: 08
   APIC: 09
   APIC: 0a
   APIC: 0b
   APIC: 0c
   APIC: 0d
   APIC: 0e
   APIC: 0f
   APIC: 20
   APIC: 21
   APIC: 22
   APIC: 23
   APIC: 24
   APIC: 25
   APIC: 26
   APIC: 27
   APIC: 28
   APIC: 29
   APIC: 2a
   APIC: 2b
   APIC: 2c
   APIC: 2d
   APIC: 2e
   APIC: 2f
  DOMAIN: 0000 child on link 0 PCI: 00:18.0
  DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
  DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffffffffffff flags 40040200 index 10000100
  DOMAIN: 0000 resource base 0 size c0000000 align 0 gran 0 limit 0 flags e0004200 index 7
  DOMAIN: 0000 resource base 100000000 size 3f40000000 align 0 gran 0 limit 0 flags e0004200 index 8
  DOMAIN: 0000 resource base c0000000 size 10000000 align 0 gran 0 limit 0 flags f0000200 index c0010058
  DOMAIN: 0000 resource base a0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 9
  DOMAIN: 0000 resource base c0000 size 40000 align 0 gran 0 limit 0 flags f0004200 index a
  DOMAIN: 0000 resource base 4038000000 size 8000000 align 0 gran 0 limit 0 flags f0004200 index b
   PCI: 00:18.0
   PCI: 00:18.0 resource base c0000000 size 10000000 align 0 gran 0 limit 0 flags a0000200 index 80
   PCI: 00:18.0 resource base 0 size 0 align 12 gran 12 limit ffff flags 40080100 index c0
   PCI: 00:18.0 resource base 0 size 0 align 20 gran 20 limit ffffffffff flags 40181200 index 88
   PCI: 00:18.0 resource base 0 size 0 align 20 gran 20 limit ffffffffff flags 40080200 index 90
   PCI: 00:18.0 resource base fec20000 size 1000 align 16 gran 16 limit fec20fff flags c0000200 index 98
    PCI: 00:00.0
    PCI: 00:00.0 resource base fec20000 size 1000 align 0 gran 0 limit 0 flags d0000200 index fc
    PCI: 00:00.2
    PCI: 00:00.2 resource base 0 size 4000 align 14 gran 14 limit ffffffff flags 200 index 44
    PCI: 00:02.0 child on link 0 PCI: 01:00.0
    PCI: 00:02.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
    PCI: 00:02.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
    PCI: 00:02.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
     PCI: 01:00.0
     PCI: 01:00.0 resource base 0 size 10000000 align 28 gran 28 limit ffffffffffffffff flags 1201 index 10
     PCI: 01:00.0 resource base 0 size 200000 align 21 gran 21 limit ffffffffffffffff flags 1201 index 18
     PCI: 01:00.0 resource base 0 size 100 align 8 gran 8 limit ffff flags 100 index 20
     PCI: 01:00.0 resource base 0 size 40000 align 18 gran 18 limit ffffffff flags 200 index 24
     PCI: 01:00.0 resource base 0 size 20000 align 17 gran 17 limit ffffffff flags 2200 index 30
     PCI: 01:00.1
     PCI: 01:00.1 resource base 0 size 4000 align 14 gran 14 limit ffffffffffffffff flags 201 index 10
     NONE
     NONE resource base 0 size 800000 align 12 gran 12 limit ffffffff flags 200 index 10
     NONE resource base 0 size 10000000 align 12 gran 12 limit ffffffffffffffff flags 101200 index 14
     NONE resource base 0 size 1000 align 12 gran 12 limit ffff flags 100 index 18
    PCI: 00:04.0 child on link 0 PCI: 22:00.0
    PCI: 00:04.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
    PCI: 00:04.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
    PCI: 00:04.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
     PCI: 22:00.0
     PCI: 22:00.0 resource base 0 size 100 align 8 gran 8 limit ffff flags 100 index 10
     PCI: 22:00.0 resource base 0 size 4000 align 14 gran 14 limit ffffffffffffffff flags 201 index 14
     PCI: 22:00.0 resource base 0 size 40000 align 18 gran 18 limit ffffffffffffffff flags 201 index 1c
     PCI: 22:00.0 resource base 0 size 80000 align 19 gran 19 limit ffffffff flags 2200 index 30
     NONE
     NONE resource base 0 size 800000 align 12 gran 12 limit ffffffff flags 200 index 10
     NONE resource base 0 size 10000000 align 12 gran 12 limit ffffffffffffffff flags 101200 index 14
     NONE resource base 0 size 1000 align 12 gran 12 limit ffff flags 100 index 18
    PCI: 00:09.0 child on link 0 PCI: 43:00.0
    PCI: 00:09.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
    PCI: 00:09.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
    PCI: 00:09.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
     PCI: 43:00.0
     PCI: 43:00.0 resource base 0 size 20000 align 17 gran 17 limit ffffffff flags 200 index 10
     PCI: 43:00.0 resource base 0 size 20 align 5 gran 5 limit ffff flags 100 index 18
     PCI: 43:00.0 resource base 0 size 4000 align 14 gran 14 limit ffffffff flags 200 index 1c
     NONE
     NONE resource base 0 size 800000 align 12 gran 12 limit ffffffff flags 200 index 10
     NONE resource base 0 size 10000000 align 12 gran 12 limit ffffffffffffffff flags 101200 index 14
     NONE resource base 0 size 1000 align 12 gran 12 limit ffff flags 100 index 18
    PCI: 00:0a.0 child on link 0 PCI: 64:00.0
    PCI: 00:0a.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
    PCI: 00:0a.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
    PCI: 00:0a.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
     PCI: 64:00.0
     PCI: 64:00.0 resource base 0 size 20000 align 17 gran 17 limit ffffffff flags 200 index 10
     PCI: 64:00.0 resource base 0 size 20 align 5 gran 5 limit ffff flags 100 index 18
     PCI: 64:00.0 resource base 0 size 4000 align 14 gran 14 limit ffffffff flags 200 index 1c
     NONE
     NONE resource base 0 size 800000 align 12 gran 12 limit ffffffff flags 200 index 10
     NONE resource base 0 size 10000000 align 12 gran 12 limit ffffffffffffffff flags 101200 index 14
     NONE resource base 0 size 1000 align 12 gran 12 limit ffff flags 100 index 18
    PCI: 00:0b.0 child on link 0 PCI: 85:00.0
    PCI: 00:0b.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
    PCI: 00:0b.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
    PCI: 00:0b.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
     PCI: 85:00.0
     PCI: 85:00.0 resource base 0 size 4000 align 14 gran 14 limit ffffffffffffffff flags 201 index 10
     PCI: 85:00.0 resource base 0 size 100 align 12 gran 8 limit ffffffffffffffff flags 201 index 20
     NONE
     NONE resource base 0 size 800000 align 12 gran 12 limit ffffffff flags 200 index 10
     NONE resource base 0 size 10000000 align 12 gran 12 limit ffffffffffffffff flags 101200 index 14
     NONE resource base 0 size 1000 align 12 gran 12 limit ffff flags 100 index 18
    PCI: 00:0c.0 child on link 0 NONE
    PCI: 00:0c.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
    PCI: 00:0c.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
    PCI: 00:0c.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
     NONE
     NONE resource base 0 size 800000 align 12 gran 12 limit ffffffff flags 200 index 10
     NONE resource base 0 size 10000000 align 12 gran 12 limit ffffffffffffffff flags 101200 index 14
     NONE resource base 0 size 1000 align 12 gran 12 limit ffff flags 100 index 18
    PCI: 00:0d.0 child on link 0 NONE
    PCI: 00:0d.0 resource base 0 size 0 align 12 gran 12 limit ffffffff flags 80102 index 1c
    PCI: 00:0d.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
    PCI: 00:0d.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
     NONE
     NONE resource base 0 size 800000 align 12 gran 12 limit ffffffff flags 200 index 10
     NONE resource base 0 size 10000000 align 12 gran 12 limit ffffffffffffffff flags 101200 index 14
     NONE resource base 0 size 1000 align 12 gran 12 limit ffff flags 100 index 18
    PCI: 00:11.0
    PCI: 00:11.0 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 10
    PCI: 00:11.0 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 14
    PCI: 00:11.0 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 18
    PCI: 00:11.0 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 1c
    PCI: 00:11.0 resource base 0 size 10 align 4 gran 4 limit ffff flags 100 index 20
    PCI: 00:11.0 resource base 0 size 400 align 12 gran 10 limit ffffffff flags 200 index 24
    PCI: 00:12.0
    PCI: 00:12.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
    PCI: 00:12.1
    PCI: 00:12.1 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
    PCI: 00:12.2
    PCI: 00:12.2 resource base 0 size 100 align 12 gran 8 limit ffffffff flags 200 index 10
    PCI: 00:13.0
    PCI: 00:13.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
    PCI: 00:13.1
    PCI: 00:13.1 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
    PCI: 00:13.2
    PCI: 00:13.2 resource base 0 size 100 align 12 gran 8 limit ffffffff flags 200 index 10
    PCI: 00:14.0 child on link 0 I2C: 01:2f
    PCI: 00:14.0 resource base fec00000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 74
    PCI: 00:14.0 resource base fed00000 size 10000 align 0 gran 0 limit 0 flags d0000200 index b4
    PCI: 00:14.0 resource base b00 size 10 align 8 gran 8 limit ffff flags c0000100 index 90
    PCI: 00:14.0 resource base b20 size 10 align 8 gran 8 limit ffff flags c0000100 index 58
    PCI: 00:14.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 40000200 index 9c
     I2C: 01:2f
    PCI: 00:14.1
    PCI: 00:14.1 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 10
    PCI: 00:14.1 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 14
    PCI: 00:14.1 resource base 0 size 8 align 3 gran 3 limit ffff flags 100 index 18
    PCI: 00:14.1 resource base 0 size 4 align 2 gran 2 limit ffff flags 100 index 1c
    PCI: 00:14.1 resource base 0 size 10 align 4 gran 4 limit ffff flags 100 index 20
    PCI: 00:14.2
    PCI: 00:14.2 resource base 0 size 4000 align 14 gran 14 limit ffffffffffffffff flags 201 index 10
    PCI: 00:14.3 child on link 0 PNP: 002e.0
    PCI: 00:14.3 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0040100 index 10000000
    PCI: 00:14.3 resource base ff000000 size 1000000 align 0 gran 0 limit 0 flags f0000200 index 10000100
    PCI: 00:14.3 resource base fec10000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 10000200
     PNP: 002e.0
     PNP: 002e.0 resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 60
     PNP: 002e.0 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
     PNP: 002e.0 resource base 0 size 1 align 0 gran 0 limit 0 flags 800 index 74
     PNP: 002e.1
     PNP: 002e.1 resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 60
     PNP: 002e.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
     PNP: 002e.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 800 index 74
     PNP: 002e.2
     PNP: 002e.2 resource base 3f8 size 8 align 3 gran 3 limit fff flags c0000100 index 60
     PNP: 002e.2 resource base 4 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
     PNP: 002e.3
     PNP: 002e.3 resource base 2f8 size 8 align 3 gran 3 limit fff flags c0000100 index 60
     PNP: 002e.3 resource base 3 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
     PNP: 002e.5
     PNP: 002e.5 resource base 60 size 1 align 0 gran 0 limit fff flags c0000100 index 60
     PNP: 002e.5 resource base 64 size 1 align 0 gran 0 limit fff flags c0000100 index 62
     PNP: 002e.5 resource base 1 size 1 align 0 gran 0 limit 0 flags c0000400 index 70
     PNP: 002e.5 resource base c size 1 align 0 gran 0 limit 0 flags c0000400 index 72
     PNP: 002e.106
     PNP: 002e.106 resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 62
     PNP: 002e.107
     PNP: 002e.207
     PNP: 002e.307
     PNP: 002e.407
     PNP: 002e.8
     PNP: 002e.108
     PNP: 002e.9
     PNP: 002e.109
     PNP: 002e.209
     PNP: 002e.309
     PNP: 002e.a
     PNP: 002e.b
     PNP: 002e.b resource base 290 size 2 align 1 gran 1 limit fff flags c0000100 index 60
     PNP: 002e.b resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
     PNP: 002e.c
     PNP: 002e.d
     PNP: 002e.f
     PNP: 0c31.0
     PNP: 0ca2.0
     PNP: 0ca2.0 resource base ca2 size 2 align 0 gran 0 limit 0 flags c0000100 index 0
    PCI: 00:14.4 child on link 0 PCI: e8:02.0
    PCI: 00:14.4 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
    PCI: 00:14.4 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 81202 index 24
    PCI: 00:14.4 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
     PCI: e8:02.0
     PCI: e8:02.0 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
    PCI: 00:14.5
    PCI: 00:14.5 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
   PCI: 00:18.1
   PCI: 00:18.2
   PCI: 00:18.3
   PCI: 00:18.3 resource base 0 size 4000000 align 26 gran 26 limit ffffffff flags 200 index 94
   PCI: 00:18.4
   PCI: 00:18.5
   PCI: 00:19.0
   PCI: 00:19.1
   PCI: 00:19.2
   PCI: 00:19.3
   PCI: 00:19.4
   PCI: 00:19.5
   PCI: 00:1a.0
   PCI: 00:1a.1
   PCI: 00:1a.2
   PCI: 00:1a.3
   PCI: 00:1a.4
   PCI: 00:1a.5
   PCI: 00:1b.0
   PCI: 00:1b.1
   PCI: 00:1b.2
   PCI: 00:1b.3
   PCI: 00:1b.4
   PCI: 00:1b.5
=== Resource allocator: DOMAIN: 0000 - Pass 1 (gathering requirements) ===
  PCI: 00:02.0 io: size: 0 align: 12 gran: 12 limit: ffffffff
   NONE 18 *  [0x0 - 0xfff] io
   PCI: 01:00.0 20 *  [0x1000 - 0x10ff] io
  PCI: 00:02.0 io: size: 2000 align: 12 gran: 12 limit: ffff done
  PCI: 00:04.0 io: size: 0 align: 12 gran: 12 limit: ffffffff
   NONE 18 *  [0x0 - 0xfff] io
   PCI: 22:00.0 10 *  [0x1000 - 0x10ff] io
  PCI: 00:04.0 io: size: 2000 align: 12 gran: 12 limit: ffff done
  PCI: 00:09.0 io: size: 0 align: 12 gran: 12 limit: ffffffff
   NONE 18 *  [0x0 - 0xfff] io
   PCI: 43:00.0 18 *  [0x1000 - 0x101f] io
  PCI: 00:09.0 io: size: 2000 align: 12 gran: 12 limit: ffff done
  PCI: 00:0a.0 io: size: 0 align: 12 gran: 12 limit: ffffffff
   NONE 18 *  [0x0 - 0xfff] io
   PCI: 64:00.0 18 *  [0x1000 - 0x101f] io
  PCI: 00:0a.0 io: size: 2000 align: 12 gran: 12 limit: ffff done
  PCI: 00:0b.0 io: size: 0 align: 12 gran: 12 limit: ffffffff
   NONE 18 *  [0x0 - 0xfff] io
  PCI: 00:0b.0 io: size: 1000 align: 12 gran: 12 limit: ffff done
  PCI: 00:0c.0 io: size: 0 align: 12 gran: 12 limit: ffffffff
   NONE 18 *  [0x0 - 0xfff] io
  PCI: 00:0c.0 io: size: 1000 align: 12 gran: 12 limit: ffff done
  PCI: 00:0d.0 io: size: 0 align: 12 gran: 12 limit: ffffffff
   NONE 18 *  [0x0 - 0xfff] io
  PCI: 00:0d.0 io: size: 1000 align: 12 gran: 12 limit: ffff done
  PCI: 00:14.4 io: size: 0 align: 12 gran: 12 limit: ffff
  PCI: 00:14.4 io: size: 0 align: 12 gran: 12 limit: ffff done
 PCI: 00:18.0 io: size: 0 align: 12 gran: 12 limit: ffff
  PCI: 00:02.0 1c *  [0x0 - 0x1fff] io
  PCI: 00:04.0 1c *  [0x2000 - 0x3fff] io
  PCI: 00:09.0 1c *  [0x4000 - 0x5fff] io
  PCI: 00:0a.0 1c *  [0x6000 - 0x7fff] io
  PCI: 00:0b.0 1c *  [0x8000 - 0x8fff] io
  PCI: 00:0c.0 1c *  [0x9000 - 0x9fff] io
  PCI: 00:0d.0 1c *  [0xa000 - 0xafff] io
  PCI: 00:11.0 20 *  [0xb000 - 0xb00f] io
  PCI: 00:14.1 20 *  [0xb010 - 0xb01f] io
  PCI: 00:11.0 10 *  [0xb020 - 0xb027] io
  PCI: 00:11.0 18 *  [0xb028 - 0xb02f] io
  PCI: 00:14.1 10 *  [0xb030 - 0xb037] io
  PCI: 00:14.1 18 *  [0xb038 - 0xb03f] io
  PCI: 00:11.0 14 *  [0xb040 - 0xb043] io
  PCI: 00:11.0 1c *  [0xb044 - 0xb047] io
  PCI: 00:14.1 14 *  [0xb048 - 0xb04b] io
  PCI: 00:14.1 1c *  [0xb04c - 0xb04f] io
 PCI: 00:18.0 io: size: c000 align: 12 gran: 12 limit: ffff done
  PCI: 00:02.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff
   PCI: 01:00.0 24 *  [0x0 - 0x3ffff] mem
   PCI: 01:00.0 30 *  [0x40000 - 0x5ffff] mem
   PCI: 01:00.1 10 *  [0x60000 - 0x63fff] mem
   NONE 10 *  [0x64000 - 0x863fff] mem
  PCI: 00:02.0 mem: size: 900000 align: 20 gran: 20 limit: ffffffff done
  PCI: 00:04.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff
   PCI: 22:00.0 30 *  [0x0 - 0x7ffff] mem
   PCI: 22:00.0 1c *  [0x80000 - 0xbffff] mem
   PCI: 22:00.0 14 *  [0xc0000 - 0xc3fff] mem
   NONE 10 *  [0xc4000 - 0x8c3fff] mem
  PCI: 00:04.0 mem: size: 900000 align: 20 gran: 20 limit: ffffffff done
  PCI: 00:09.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff
   PCI: 43:00.0 10 *  [0x0 - 0x1ffff] mem
   PCI: 43:00.0 1c *  [0x20000 - 0x23fff] mem
   NONE 10 *  [0x24000 - 0x823fff] mem
  PCI: 00:09.0 mem: size: 900000 align: 20 gran: 20 limit: ffffffff done
  PCI: 00:0a.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff
   PCI: 64:00.0 10 *  [0x0 - 0x1ffff] mem
   PCI: 64:00.0 1c *  [0x20000 - 0x23fff] mem
   NONE 10 *  [0x24000 - 0x823fff] mem
  PCI: 00:0a.0 mem: size: 900000 align: 20 gran: 20 limit: ffffffff done
  PCI: 00:0b.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff
   PCI: 85:00.0 10 *  [0x0 - 0x3fff] mem
   NONE 10 *  [0x4000 - 0x803fff] mem
   PCI: 85:00.0 20 *  [0x804000 - 0x8040ff] mem
  PCI: 00:0b.0 mem: size: 900000 align: 20 gran: 20 limit: ffffffff done
  PCI: 00:0c.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff
   NONE 10 *  [0x0 - 0x7fffff] mem
  PCI: 00:0c.0 mem: size: 800000 align: 20 gran: 20 limit: ffffffff done
  PCI: 00:0d.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff
   NONE 10 *  [0x0 - 0x7fffff] mem
  PCI: 00:0d.0 mem: size: 800000 align: 20 gran: 20 limit: ffffffff done
  PCI: 00:14.4 mem: size: 0 align: 20 gran: 20 limit: ffffffff
   PCI: e8:02.0 10 *  [0x0 - 0xfff] mem
  PCI: 00:14.4 mem: size: 100000 align: 20 gran: 20 limit: ffffffff done
 PCI: 00:18.0 mem: size: 0 align: 20 gran: 20 limit: ffffffffff
  PCI: 00:02.0 20 *  [0x0 - 0x8fffff] mem
  PCI: 00:04.0 20 *  [0x900000 - 0x11fffff] mem
  PCI: 00:09.0 20 *  [0x1200000 - 0x1afffff] mem
  PCI: 00:0a.0 20 *  [0x1b00000 - 0x23fffff] mem
  PCI: 00:0b.0 20 *  [0x2400000 - 0x2cfffff] mem
  PCI: 00:0c.0 20 *  [0x2d00000 - 0x34fffff] mem
  PCI: 00:0d.0 20 *  [0x3500000 - 0x3cfffff] mem
  PCI: 00:14.4 20 *  [0x3d00000 - 0x3dfffff] mem
  PCI: 00:00.2 44 *  [0x3e00000 - 0x3e03fff] mem
  PCI: 00:14.2 10 *  [0x3e04000 - 0x3e07fff] mem
  PCI: 00:12.0 10 *  [0x3e08000 - 0x3e08fff] mem
  PCI: 00:12.1 10 *  [0x3e09000 - 0x3e09fff] mem
  PCI: 00:13.0 10 *  [0x3e0a000 - 0x3e0afff] mem
  PCI: 00:13.1 10 *  [0x3e0b000 - 0x3e0bfff] mem
  PCI: 00:14.0 9c *  [0x3e0c000 - 0x3e0cfff] mem
  PCI: 00:14.5 10 *  [0x3e0d000 - 0x3e0dfff] mem
  PCI: 00:11.0 24 *  [0x3e0e000 - 0x3e0e3ff] mem
  PCI: 00:12.2 10 *  [0x3e0f000 - 0x3e0f0ff] mem
  PCI: 00:13.2 10 *  [0x3e10000 - 0x3e100ff] mem
 PCI: 00:18.0 mem: size: 3f00000 align: 20 gran: 20 limit: ffffffff done
  PCI: 00:02.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff
   PCI: 01:00.0 10 *  [0x0 - 0xfffffff] prefmem
   PCI: 01:00.0 18 *  [0x10000000 - 0x101fffff] prefmem
   NONE 14 *  [0x10200000 - 0x201fffff] prefmem
  PCI: 00:02.0 prefmem: size: 20200000 align: 28 gran: 20 limit: ffffffffffffffff done
  PCI: 00:04.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff
   NONE 14 *  [0x0 - 0xfffffff] prefmem
  PCI: 00:04.0 prefmem: size: 10000000 align: 20 gran: 20 limit: ffffffffffffffff done
  PCI: 00:09.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff
   NONE 14 *  [0x0 - 0xfffffff] prefmem
  PCI: 00:09.0 prefmem: size: 10000000 align: 20 gran: 20 limit: ffffffffffffffff done
  PCI: 00:0a.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff
   NONE 14 *  [0x0 - 0xfffffff] prefmem
  PCI: 00:0a.0 prefmem: size: 10000000 align: 20 gran: 20 limit: ffffffffffffffff done
  PCI: 00:0b.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff
   NONE 14 *  [0x0 - 0xfffffff] prefmem
  PCI: 00:0b.0 prefmem: size: 10000000 align: 20 gran: 20 limit: ffffffffffffffff done
  PCI: 00:0c.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff
   NONE 14 *  [0x0 - 0xfffffff] prefmem
  PCI: 00:0c.0 prefmem: size: 10000000 align: 20 gran: 20 limit: ffffffffffffffff done
  PCI: 00:0d.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff
   NONE 14 *  [0x0 - 0xfffffff] prefmem
  PCI: 00:0d.0 prefmem: size: 10000000 align: 20 gran: 20 limit: ffffffffffffffff done
  PCI: 00:14.4 prefmem: size: 0 align: 20 gran: 20 limit: ffffffff
  PCI: 00:14.4 prefmem: size: 0 align: 20 gran: 20 limit: ffffffff done
 PCI: 00:18.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffff
  PCI: 00:02.0 24 *  [0x0 - 0x201fffff] prefmem
  PCI: 00:04.0 24 *  [0x20200000 - 0x301fffff] prefmem
  PCI: 00:09.0 24 *  [0x30200000 - 0x401fffff] prefmem
  PCI: 00:0a.0 24 *  [0x40200000 - 0x501fffff] prefmem
  PCI: 00:0b.0 24 *  [0x50200000 - 0x601fffff] prefmem
  PCI: 00:0c.0 24 *  [0x60200000 - 0x701fffff] prefmem
  PCI: 00:0d.0 24 *  [0x70200000 - 0x801fffff] prefmem
 PCI: 00:18.0 prefmem: size: 80200000 align: 28 gran: 20 limit: ffffffffff done
PCI: 00:18.1 has no children, skipping
PCI: 00:18.2 has no children, skipping
PCI: 00:18.3 has no children, skipping
PCI: 00:18.4 has no children, skipping
PCI: 00:18.5 has no children, skipping
PCI: 00:19.0 has no children, skipping
PCI: 00:19.1 has no children, skipping
PCI: 00:19.2 has no children, skipping
PCI: 00:19.3 has no children, skipping
PCI: 00:19.4 has no children, skipping
PCI: 00:19.5 has no children, skipping
PCI: 00:1a.0 has no children, skipping
PCI: 00:1a.1 has no children, skipping
PCI: 00:1a.2 has no children, skipping
PCI: 00:1a.3 has no children, skipping
PCI: 00:1a.4 has no children, skipping
PCI: 00:1a.5 has no children, skipping
PCI: 00:1b.0 has no children, skipping
PCI: 00:1b.1 has no children, skipping
PCI: 00:1b.2 has no children, skipping
PCI: 00:1b.3 has no children, skipping
PCI: 00:1b.4 has no children, skipping
PCI: 00:1b.5 has no children, skipping
=== Resource allocator: DOMAIN: 0000 - Pass 2 (allocating resources) ===
DOMAIN: 0000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff
 update_constraints: PCI: 00:14.0 90 base 00000b00 limit 00000b0f io (fixed)
 update_constraints: PCI: 00:14.0 58 base 00000b20 limit 00000b2f io (fixed)
 update_constraints: PCI: 00:14.3 10000000 base 00000000 limit 00000fff io (fixed)
 update_constraints: PNP: 002e.2 60 base 000003f8 limit 000003ff io (fixed)
 update_constraints: PNP: 002e.3 60 base 000002f8 limit 000002ff io (fixed)
 update_constraints: PNP: 002e.5 60 base 00000060 limit 00000060 io (fixed)
 update_constraints: PNP: 002e.5 62 base 00000064 limit 00000064 io (fixed)
 update_constraints: PNP: 002e.b 60 base 00000290 limit 00000291 io (fixed)
 update_constraints: PNP: 0ca2.0 00 base 00000ca2 limit 00000ca3 io (fixed)
 DOMAIN: 0000: Resource ranges:
 * Base: 1000, Size: f000, Tag: 100
  PCI: 00:18.0 c0 *  [0x1000 - 0xcfff] limit: cfff io
DOMAIN: 0000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff done
DOMAIN: 0000 mem: base: 0 size: 0 align: 0 gran: 0 limit: ffffffffffff
 update_constraints: DOMAIN: 0000 07 base 00000000 limit bfffffff mem (fixed)
 update_constraints: DOMAIN: 0000 08 base 100000000 limit 403fffffff mem (fixed)
 update_constraints: DOMAIN: 0000 c0010058 base c0000000 limit cfffffff mem (fixed)
 update_constraints: DOMAIN: 0000 09 base 000a0000 limit 000bffff mem (fixed)
 update_constraints: DOMAIN: 0000 0a base 000c0000 limit 000fffff mem (fixed)
 update_constraints: DOMAIN: 0000 0b base 4038000000 limit 403fffffff mem (fixed)
 update_constraints: PCI: 00:18.0 80 base c0000000 limit cfffffff mem (fixed)
 update_constraints: PCI: 00:18.0 98 base fec20000 limit fec20fff mem (fixed)
 update_constraints: PCI: 00:00.0 fc base fec20000 limit fec20fff mem (fixed)
 update_constraints: PCI: 00:14.0 74 base fec00000 limit fec00fff mem (fixed)
 update_constraints: PCI: 00:14.0 b4 base fed00000 limit fed0ffff mem (fixed)
 update_constraints: PCI: 00:14.3 10000100 base ff000000 limit ffffffff mem (fixed)
 update_constraints: PCI: 00:14.3 10000200 base fec10000 limit fec10fff mem (fixed)
 DOMAIN: 0000: Resource ranges:
 * Base: d0000000, Size: 2ec00000, Tag: 200
 * Base: fec01000, Size: f000, Tag: 200
 * Base: fec11000, Size: f000, Tag: 200
 * Base: fec21000, Size: df000, Tag: 200
 * Base: fed10000, Size: 2f0000, Tag: 200
 * Base: 4040000000, Size: ffbfc0000000, Tag: 100200
  PCI: 00:18.3 94 *  [0xd0000000 - 0xd3ffffff] limit: d3ffffff mem
  PCI: 00:18.0 90 *  [0xd4000000 - 0xd7efffff] limit: d7efffff mem
  PCI: 00:18.0 88 *  [0x4040000000 - 0x40c01fffff] limit: 40c01fffff prefmem
DOMAIN: 0000 mem: base: 0 size: 0 align: 0 gran: 0 limit: ffffffffffff done
PCI: 00:18.0 io: base: 1000 size: c000 align: 12 gran: 12 limit: cfff
 PCI: 00:18.0: Resource ranges:
 * Base: 1000, Size: c000, Tag: 100
  PCI: 00:02.0 1c *  [0x1000 - 0x2fff] limit: 2fff io
  PCI: 00:04.0 1c *  [0x3000 - 0x4fff] limit: 4fff io
  PCI: 00:09.0 1c *  [0x5000 - 0x6fff] limit: 6fff io
  PCI: 00:0a.0 1c *  [0x7000 - 0x8fff] limit: 8fff io
  PCI: 00:0b.0 1c *  [0x9000 - 0x9fff] limit: 9fff io
  PCI: 00:0c.0 1c *  [0xa000 - 0xafff] limit: afff io
  PCI: 00:0d.0 1c *  [0xb000 - 0xbfff] limit: bfff io
  PCI: 00:11.0 20 *  [0xc000 - 0xc00f] limit: c00f io
  PCI: 00:14.1 20 *  [0xc010 - 0xc01f] limit: c01f io
  PCI: 00:11.0 10 *  [0xc020 - 0xc027] limit: c027 io
  PCI: 00:11.0 18 *  [0xc028 - 0xc02f] limit: c02f io
  PCI: 00:14.1 10 *  [0xc030 - 0xc037] limit: c037 io
  PCI: 00:14.1 18 *  [0xc038 - 0xc03f] limit: c03f io
  PCI: 00:11.0 14 *  [0xc040 - 0xc043] limit: c043 io
  PCI: 00:11.0 1c *  [0xc044 - 0xc047] limit: c047 io
  PCI: 00:14.1 14 *  [0xc048 - 0xc04b] limit: c04b io
  PCI: 00:14.1 1c *  [0xc04c - 0xc04f] limit: c04f io
PCI: 00:18.0 io: base: 1000 size: c000 align: 12 gran: 12 limit: cfff done
PCI: 00:18.0 prefmem: base: 4040000000 size: 80200000 align: 28 gran: 20 limit: 40c01fffff
 PCI: 00:18.0: Resource ranges:
 * Base: 4040000000, Size: 80200000, Tag: 1200
  PCI: 00:02.0 24 *  [0x4040000000 - 0x40601fffff] limit: 40601fffff prefmem
  PCI: 00:04.0 24 *  [0x4060200000 - 0x40701fffff] limit: 40701fffff prefmem
  PCI: 00:09.0 24 *  [0x4070200000 - 0x40801fffff] limit: 40801fffff prefmem
  PCI: 00:0a.0 24 *  [0x4080200000 - 0x40901fffff] limit: 40901fffff prefmem
  PCI: 00:0b.0 24 *  [0x4090200000 - 0x40a01fffff] limit: 40a01fffff prefmem
  PCI: 00:0c.0 24 *  [0x40a0200000 - 0x40b01fffff] limit: 40b01fffff prefmem
  PCI: 00:0d.0 24 *  [0x40b0200000 - 0x40c01fffff] limit: 40c01fffff prefmem
PCI: 00:18.0 prefmem: base: 4040000000 size: 80200000 align: 28 gran: 20 limit: 40c01fffff done
PCI: 00:18.0 mem: base: d4000000 size: 3f00000 align: 20 gran: 20 limit: d7efffff
 PCI: 00:18.0: Resource ranges:
 * Base: d4000000, Size: 3f00000, Tag: 200
  PCI: 00:02.0 20 *  [0xd4000000 - 0xd48fffff] limit: d48fffff mem
  PCI: 00:04.0 20 *  [0xd4900000 - 0xd51fffff] limit: d51fffff mem
  PCI: 00:09.0 20 *  [0xd5200000 - 0xd5afffff] limit: d5afffff mem
  PCI: 00:0a.0 20 *  [0xd5b00000 - 0xd63fffff] limit: d63fffff mem
  PCI: 00:0b.0 20 *  [0xd6400000 - 0xd6cfffff] limit: d6cfffff mem
  PCI: 00:0c.0 20 *  [0xd6d00000 - 0xd74fffff] limit: d74fffff mem
  PCI: 00:0d.0 20 *  [0xd7500000 - 0xd7cfffff] limit: d7cfffff mem
  PCI: 00:14.4 20 *  [0xd7d00000 - 0xd7dfffff] limit: d7dfffff mem
  PCI: 00:00.2 44 *  [0xd7e00000 - 0xd7e03fff] limit: d7e03fff mem
  PCI: 00:14.2 10 *  [0xd7e04000 - 0xd7e07fff] limit: d7e07fff mem
  PCI: 00:12.0 10 *  [0xd7e08000 - 0xd7e08fff] limit: d7e08fff mem
  PCI: 00:12.1 10 *  [0xd7e09000 - 0xd7e09fff] limit: d7e09fff mem
  PCI: 00:13.0 10 *  [0xd7e0a000 - 0xd7e0afff] limit: d7e0afff mem
  PCI: 00:13.1 10 *  [0xd7e0b000 - 0xd7e0bfff] limit: d7e0bfff mem
  PCI: 00:14.0 9c *  [0xd7e0c000 - 0xd7e0cfff] limit: d7e0cfff mem
  PCI: 00:14.5 10 *  [0xd7e0d000 - 0xd7e0dfff] limit: d7e0dfff mem
  PCI: 00:11.0 24 *  [0xd7e0e000 - 0xd7e0e3ff] limit: d7e0e3ff mem
  PCI: 00:12.2 10 *  [0xd7e0f000 - 0xd7e0f0ff] limit: d7e0f0ff mem
  PCI: 00:13.2 10 *  [0xd7e10000 - 0xd7e100ff] limit: d7e100ff mem
PCI: 00:18.0 mem: base: d4000000 size: 3f00000 align: 20 gran: 20 limit: d7efffff done
PCI: 00:02.0 io: base: 1000 size: 2000 align: 12 gran: 12 limit: 2fff
 PCI: 00:02.0: Resource ranges:
 * Base: 1000, Size: 2000, Tag: 100
  NONE 18 *  [0x1000 - 0x1fff] limit: 1fff io
  PCI: 01:00.0 20 *  [0x2000 - 0x20ff] limit: 20ff io
PCI: 00:02.0 io: base: 1000 size: 2000 align: 12 gran: 12 limit: 2fff done
PCI: 00:02.0 prefmem: base: 4040000000 size: 20200000 align: 28 gran: 20 limit: 40601fffff
 PCI: 00:02.0: Resource ranges:
 * Base: 4040000000, Size: 20200000, Tag: 1200
  PCI: 01:00.0 10 *  [0x4040000000 - 0x404fffffff] limit: 404fffffff prefmem
  PCI: 01:00.0 18 *  [0x4050000000 - 0x40501fffff] limit: 40501fffff prefmem
  NONE 14 *  [0x4050200000 - 0x40601fffff] limit: 40601fffff prefmem
PCI: 00:02.0 prefmem: base: 4040000000 size: 20200000 align: 28 gran: 20 limit: 40601fffff done
PCI: 00:02.0 mem: base: d4000000 size: 900000 align: 20 gran: 20 limit: d48fffff
 PCI: 00:02.0: Resource ranges:
 * Base: d4000000, Size: 900000, Tag: 200
  PCI: 01:00.0 24 *  [0xd4000000 - 0xd403ffff] limit: d403ffff mem
  PCI: 01:00.0 30 *  [0xd4040000 - 0xd405ffff] limit: d405ffff mem
  PCI: 01:00.1 10 *  [0xd4060000 - 0xd4063fff] limit: d4063fff mem
  NONE 10 *  [0xd4064000 - 0xd4863fff] limit: d4863fff mem
PCI: 00:02.0 mem: base: d4000000 size: 900000 align: 20 gran: 20 limit: d48fffff done
PCI: 00:04.0 io: base: 3000 size: 2000 align: 12 gran: 12 limit: 4fff
 PCI: 00:04.0: Resource ranges:
 * Base: 3000, Size: 2000, Tag: 100
  NONE 18 *  [0x3000 - 0x3fff] limit: 3fff io
  PCI: 22:00.0 10 *  [0x4000 - 0x40ff] limit: 40ff io
PCI: 00:04.0 io: base: 3000 size: 2000 align: 12 gran: 12 limit: 4fff done
PCI: 00:04.0 prefmem: base: 4060200000 size: 10000000 align: 20 gran: 20 limit: 40701fffff
 PCI: 00:04.0: Resource ranges:
 * Base: 4060200000, Size: 10000000, Tag: 1200
  NONE 14 *  [0x4060200000 - 0x40701fffff] limit: 40701fffff prefmem
PCI: 00:04.0 prefmem: base: 4060200000 size: 10000000 align: 20 gran: 20 limit: 40701fffff done
PCI: 00:04.0 mem: base: d4900000 size: 900000 align: 20 gran: 20 limit: d51fffff
 PCI: 00:04.0: Resource ranges:
 * Base: d4900000, Size: 900000, Tag: 200
  PCI: 22:00.0 30 *  [0xd4900000 - 0xd497ffff] limit: d497ffff mem
  PCI: 22:00.0 1c *  [0xd4980000 - 0xd49bffff] limit: d49bffff mem
  PCI: 22:00.0 14 *  [0xd49c0000 - 0xd49c3fff] limit: d49c3fff mem
  NONE 10 *  [0xd49c4000 - 0xd51c3fff] limit: d51c3fff mem
PCI: 00:04.0 mem: base: d4900000 size: 900000 align: 20 gran: 20 limit: d51fffff done
PCI: 00:09.0 io: base: 5000 size: 2000 align: 12 gran: 12 limit: 6fff
 PCI: 00:09.0: Resource ranges:
 * Base: 5000, Size: 2000, Tag: 100
  NONE 18 *  [0x5000 - 0x5fff] limit: 5fff io
  PCI: 43:00.0 18 *  [0x6000 - 0x601f] limit: 601f io
PCI: 00:09.0 io: base: 5000 size: 2000 align: 12 gran: 12 limit: 6fff done
PCI: 00:09.0 prefmem: base: 4070200000 size: 10000000 align: 20 gran: 20 limit: 40801fffff
 PCI: 00:09.0: Resource ranges:
 * Base: 4070200000, Size: 10000000, Tag: 1200
  NONE 14 *  [0x4070200000 - 0x40801fffff] limit: 40801fffff prefmem
PCI: 00:09.0 prefmem: base: 4070200000 size: 10000000 align: 20 gran: 20 limit: 40801fffff done
PCI: 00:09.0 mem: base: d5200000 size: 900000 align: 20 gran: 20 limit: d5afffff
 PCI: 00:09.0: Resource ranges:
 * Base: d5200000, Size: 900000, Tag: 200
  PCI: 43:00.0 10 *  [0xd5200000 - 0xd521ffff] limit: d521ffff mem
  PCI: 43:00.0 1c *  [0xd5220000 - 0xd5223fff] limit: d5223fff mem
  NONE 10 *  [0xd5224000 - 0xd5a23fff] limit: d5a23fff mem
PCI: 00:09.0 mem: base: d5200000 size: 900000 align: 20 gran: 20 limit: d5afffff done
PCI: 00:0a.0 io: base: 7000 size: 2000 align: 12 gran: 12 limit: 8fff
 PCI: 00:0a.0: Resource ranges:
 * Base: 7000, Size: 2000, Tag: 100
  NONE 18 *  [0x7000 - 0x7fff] limit: 7fff io
  PCI: 64:00.0 18 *  [0x8000 - 0x801f] limit: 801f io
PCI: 00:0a.0 io: base: 7000 size: 2000 align: 12 gran: 12 limit: 8fff done
PCI: 00:0a.0 prefmem: base: 4080200000 size: 10000000 align: 20 gran: 20 limit: 40901fffff
 PCI: 00:0a.0: Resource ranges:
 * Base: 4080200000, Size: 10000000, Tag: 1200
  NONE 14 *  [0x4080200000 - 0x40901fffff] limit: 40901fffff prefmem
PCI: 00:0a.0 prefmem: base: 4080200000 size: 10000000 align: 20 gran: 20 limit: 40901fffff done
PCI: 00:0a.0 mem: base: d5b00000 size: 900000 align: 20 gran: 20 limit: d63fffff
 PCI: 00:0a.0: Resource ranges:
 * Base: d5b00000, Size: 900000, Tag: 200
  PCI: 64:00.0 10 *  [0xd5b00000 - 0xd5b1ffff] limit: d5b1ffff mem
  PCI: 64:00.0 1c *  [0xd5b20000 - 0xd5b23fff] limit: d5b23fff mem
  NONE 10 *  [0xd5b24000 - 0xd6323fff] limit: d6323fff mem
PCI: 00:0a.0 mem: base: d5b00000 size: 900000 align: 20 gran: 20 limit: d63fffff done
PCI: 00:0b.0 io: base: 9000 size: 1000 align: 12 gran: 12 limit: 9fff
 PCI: 00:0b.0: Resource ranges:
 * Base: 9000, Size: 1000, Tag: 100
  NONE 18 *  [0x9000 - 0x9fff] limit: 9fff io
PCI: 00:0b.0 io: base: 9000 size: 1000 align: 12 gran: 12 limit: 9fff done
PCI: 00:0b.0 prefmem: base: 4090200000 size: 10000000 align: 20 gran: 20 limit: 40a01fffff
 PCI: 00:0b.0: Resource ranges:
 * Base: 4090200000, Size: 10000000, Tag: 1200
  NONE 14 *  [0x4090200000 - 0x40a01fffff] limit: 40a01fffff prefmem
PCI: 00:0b.0 prefmem: base: 4090200000 size: 10000000 align: 20 gran: 20 limit: 40a01fffff done
PCI: 00:0b.0 mem: base: d6400000 size: 900000 align: 20 gran: 20 limit: d6cfffff
 PCI: 00:0b.0: Resource ranges:
 * Base: d6400000, Size: 900000, Tag: 200
  PCI: 85:00.0 10 *  [0xd6400000 - 0xd6403fff] limit: d6403fff mem
  NONE 10 *  [0xd6404000 - 0xd6c03fff] limit: d6c03fff mem
  PCI: 85:00.0 20 *  [0xd6c04000 - 0xd6c040ff] limit: d6c040ff mem
PCI: 00:0b.0 mem: base: d6400000 size: 900000 align: 20 gran: 20 limit: d6cfffff done
PCI: 00:0c.0 io: base: a000 size: 1000 align: 12 gran: 12 limit: afff
 PCI: 00:0c.0: Resource ranges:
 * Base: a000, Size: 1000, Tag: 100
  NONE 18 *  [0xa000 - 0xafff] limit: afff io
PCI: 00:0c.0 io: base: a000 size: 1000 align: 12 gran: 12 limit: afff done
PCI: 00:0c.0 prefmem: base: 40a0200000 size: 10000000 align: 20 gran: 20 limit: 40b01fffff
 PCI: 00:0c.0: Resource ranges:
 * Base: 40a0200000, Size: 10000000, Tag: 1200
  NONE 14 *  [0x40a0200000 - 0x40b01fffff] limit: 40b01fffff prefmem
PCI: 00:0c.0 prefmem: base: 40a0200000 size: 10000000 align: 20 gran: 20 limit: 40b01fffff done
PCI: 00:0c.0 mem: base: d6d00000 size: 800000 align: 20 gran: 20 limit: d74fffff
 PCI: 00:0c.0: Resource ranges:
 * Base: d6d00000, Size: 800000, Tag: 200
  NONE 10 *  [0xd6d00000 - 0xd74fffff] limit: d74fffff mem
PCI: 00:0c.0 mem: base: d6d00000 size: 800000 align: 20 gran: 20 limit: d74fffff done
PCI: 00:0d.0 io: base: b000 size: 1000 align: 12 gran: 12 limit: bfff
 PCI: 00:0d.0: Resource ranges:
 * Base: b000, Size: 1000, Tag: 100
  NONE 18 *  [0xb000 - 0xbfff] limit: bfff io
PCI: 00:0d.0 io: base: b000 size: 1000 align: 12 gran: 12 limit: bfff done
PCI: 00:0d.0 prefmem: base: 40b0200000 size: 10000000 align: 20 gran: 20 limit: 40c01fffff
 PCI: 00:0d.0: Resource ranges:
 * Base: 40b0200000, Size: 10000000, Tag: 1200
  NONE 14 *  [0x40b0200000 - 0x40c01fffff] limit: 40c01fffff prefmem
PCI: 00:0d.0 prefmem: base: 40b0200000 size: 10000000 align: 20 gran: 20 limit: 40c01fffff done
PCI: 00:0d.0 mem: base: d7500000 size: 800000 align: 20 gran: 20 limit: d7cfffff
 PCI: 00:0d.0: Resource ranges:
 * Base: d7500000, Size: 800000, Tag: 200
  NONE 10 *  [0xd7500000 - 0xd7cfffff] limit: d7cfffff mem
PCI: 00:0d.0 mem: base: d7500000 size: 800000 align: 20 gran: 20 limit: d7cfffff done
PCI: 00:14.4 mem: base: d7d00000 size: 100000 align: 20 gran: 20 limit: d7dfffff
 PCI: 00:14.4: Resource ranges:
 * Base: d7d00000, Size: 100000, Tag: 200
  PCI: e8:02.0 10 *  [0xd7d00000 - 0xd7d00fff] limit: d7d00fff mem
PCI: 00:14.4 mem: base: d7d00000 size: 100000 align: 20 gran: 20 limit: d7dfffff done
=== Resource allocator: DOMAIN: 0000 - resource allocation complete ===
Root Device assign_resources, bus 0 link: 0
DOMAIN: 0000 assign_resources, bus 0 link: 0
PCI: 00:18.0 c0 <- [0x0000001000 - 0x000000cfff] size 0x0000c000 gran 0x0c io <node 0 link 1>
PCI: 00:18.0 88 <- [0x4040000000 - 0x40c01fffff] size 0x80200000 gran 0x14 prefmem <node 0 link 1>
PCI: 00:18.0 90 <- [0x00d4000000 - 0x00d7efffff] size 0x03f00000 gran 0x14 mem <node 0 link 1>
PCI: 00:18.0 98 <- [0x00fec20000 - 0x00fec2ffff] size 0x00001000 gran 0x10 mem <node 0 link 1>
PCI: 00:18.0 assign_resources, bus 0 link: 1
PCI: 00:00.2 44 <- [0x00d7e00000 - 0x00d7e03fff] size 0x00004000 gran 0x0e mem
PCI: 00:02.0 1c <- [0x0000001000 - 0x0000002fff] size 0x00002000 gran 0x0c bus 01 io
PCI: 00:02.0 24 <- [0x4040000000 - 0x40601fffff] size 0x20200000 gran 0x14 bus 01 prefmem
PCI: 00:02.0 20 <- [0x00d4000000 - 0x00d48fffff] size 0x00900000 gran 0x14 bus 01 mem
PCI: 00:02.0 assign_resources, bus 1 link: 0
PCI: 01:00.0 10 <- [0x4040000000 - 0x404fffffff] size 0x10000000 gran 0x1c prefmem64
PCI: 01:00.0 18 <- [0x4050000000 - 0x40501fffff] size 0x00200000 gran 0x15 prefmem64
PCI: 01:00.0 20 <- [0x0000002000 - 0x00000020ff] size 0x00000100 gran 0x08 io
PCI: 01:00.0 24 <- [0x00d4000000 - 0x00d403ffff] size 0x00040000 gran 0x12 mem
PCI: 01:00.0 30 <- [0x00d4040000 - 0x00d405ffff] size 0x00020000 gran 0x11 romem
PCI: 01:00.1 10 <- [0x00d4060000 - 0x00d4063fff] size 0x00004000 gran 0x0e mem64
NONE missing set_resources
PCI: 00:02.0 assign_resources, bus 1 link: 0 done
PCI: 00:04.0 1c <- [0x0000003000 - 0x0000004fff] size 0x00002000 gran 0x0c bus 22 io
PCI: 00:04.0 24 <- [0x4060200000 - 0x40701fffff] size 0x10000000 gran 0x14 bus 22 prefmem
PCI: 00:04.0 20 <- [0x00d4900000 - 0x00d51fffff] size 0x00900000 gran 0x14 bus 22 mem
PCI: 00:04.0 assign_resources, bus 34 link: 0
PCI: 22:00.0 10 <- [0x0000004000 - 0x00000040ff] size 0x00000100 gran 0x08 io
PCI: 22:00.0 14 <- [0x00d49c0000 - 0x00d49c3fff] size 0x00004000 gran 0x0e mem64
PCI: 22:00.0 1c <- [0x00d4980000 - 0x00d49bffff] size 0x00040000 gran 0x12 mem64
PCI: 22:00.0 30 <- [0x00d4900000 - 0x00d497ffff] size 0x00080000 gran 0x13 romem
NONE missing set_resources
PCI: 00:04.0 assign_resources, bus 34 link: 0 done
PCI: 00:09.0 1c <- [0x0000005000 - 0x0000006fff] size 0x00002000 gran 0x0c bus 43 io
PCI: 00:09.0 24 <- [0x4070200000 - 0x40801fffff] size 0x10000000 gran 0x14 bus 43 prefmem
PCI: 00:09.0 20 <- [0x00d5200000 - 0x00d5afffff] size 0x00900000 gran 0x14 bus 43 mem
PCI: 00:09.0 assign_resources, bus 67 link: 0
PCI: 43:00.0 10 <- [0x00d5200000 - 0x00d521ffff] size 0x00020000 gran 0x11 mem
PCI: 43:00.0 18 <- [0x0000006000 - 0x000000601f] size 0x00000020 gran 0x05 io
PCI: 43:00.0 1c <- [0x00d5220000 - 0x00d5223fff] size 0x00004000 gran 0x0e mem
NONE missing set_resources
PCI: 00:09.0 assign_resources, bus 67 link: 0 done
PCI: 00:0a.0 1c <- [0x0000007000 - 0x0000008fff] size 0x00002000 gran 0x0c bus 64 io
PCI: 00:0a.0 24 <- [0x4080200000 - 0x40901fffff] size 0x10000000 gran 0x14 bus 64 prefmem
PCI: 00:0a.0 20 <- [0x00d5b00000 - 0x00d63fffff] size 0x00900000 gran 0x14 bus 64 mem
PCI: 00:0a.0 assign_resources, bus 100 link: 0
PCI: 64:00.0 10 <- [0x00d5b00000 - 0x00d5b1ffff] size 0x00020000 gran 0x11 mem
PCI: 64:00.0 18 <- [0x0000008000 - 0x000000801f] size 0x00000020 gran 0x05 io
PCI: 64:00.0 1c <- [0x00d5b20000 - 0x00d5b23fff] size 0x00004000 gran 0x0e mem
NONE missing set_resources
PCI: 00:0a.0 assign_resources, bus 100 link: 0 done
PCI: 00:0b.0 1c <- [0x0000009000 - 0x0000009fff] size 0x00001000 gran 0x0c bus 85 io
PCI: 00:0b.0 24 <- [0x4090200000 - 0x40a01fffff] size 0x10000000 gran 0x14 bus 85 prefmem
PCI: 00:0b.0 20 <- [0x00d6400000 - 0x00d6cfffff] size 0x00900000 gran 0x14 bus 85 mem
PCI: 00:0b.0 assign_resources, bus 133 link: 0
PCI: 85:00.0 10 <- [0x00d6400000 - 0x00d6403fff] size 0x00004000 gran 0x0e mem64
PCI: 85:00.0 20 <- [0x00d6c04000 - 0x00d6c040ff] size 0x00000100 gran 0x08 mem64
NONE missing set_resources
PCI: 00:0b.0 assign_resources, bus 133 link: 0 done
PCI: 00:0c.0 1c <- [0x000000a000 - 0x000000afff] size 0x00001000 gran 0x0c bus a6 io
PCI: 00:0c.0 24 <- [0x40a0200000 - 0x40b01fffff] size 0x10000000 gran 0x14 bus a6 prefmem
PCI: 00:0c.0 20 <- [0x00d6d00000 - 0x00d74fffff] size 0x00800000 gran 0x14 bus a6 mem
PCI: 00:0c.0 assign_resources, bus 166 link: 0
NONE missing set_resources
PCI: 00:0c.0 assign_resources, bus 166 link: 0 done
PCI: 00:0d.0 1c <- [0x000000b000 - 0x000000bfff] size 0x00001000 gran 0x0c bus c7 io
PCI: 00:0d.0 24 <- [0x40b0200000 - 0x40c01fffff] size 0x10000000 gran 0x14 bus c7 prefmem
PCI: 00:0d.0 20 <- [0x00d7500000 - 0x00d7cfffff] size 0x00800000 gran 0x14 bus c7 mem
PCI: 00:0d.0 assign_resources, bus 199 link: 0
NONE missing set_resources
PCI: 00:0d.0 assign_resources, bus 199 link: 0 done
PCI: 00:11.0 10 <- [0x000000c020 - 0x000000c027] size 0x00000008 gran 0x03 io
PCI: 00:11.0 14 <- [0x000000c040 - 0x000000c043] size 0x00000004 gran 0x02 io
PCI: 00:11.0 18 <- [0x000000c028 - 0x000000c02f] size 0x00000008 gran 0x03 io
PCI: 00:11.0 1c <- [0x000000c044 - 0x000000c047] size 0x00000004 gran 0x02 io
PCI: 00:11.0 20 <- [0x000000c000 - 0x000000c00f] size 0x00000010 gran 0x04 io
PCI: 00:11.0 24 <- [0x00d7e0e000 - 0x00d7e0e3ff] size 0x00000400 gran 0x0a mem
PCI: 00:12.0 10 <- [0x00d7e08000 - 0x00d7e08fff] size 0x00001000 gran 0x0c mem
PCI: 00:12.1 10 <- [0x00d7e09000 - 0x00d7e09fff] size 0x00001000 gran 0x0c mem
PCI: 00:12.2 10 <- [0x00d7e0f000 - 0x00d7e0f0ff] size 0x00000100 gran 0x08 mem
PCI: 00:13.0 10 <- [0x00d7e0a000 - 0x00d7e0afff] size 0x00001000 gran 0x0c mem
PCI: 00:13.1 10 <- [0x00d7e0b000 - 0x00d7e0bfff] size 0x00001000 gran 0x0c mem
PCI: 00:13.2 10 <- [0x00d7e10000 - 0x00d7e100ff] size 0x00000100 gran 0x08 mem
PCI: 00:14.0 9c <- [0x00d7e0c000 - 0x00d7e0cfff] size 0x00001000 gran 0x0c mem
PCI: 00:14.0 assign_resources, bus 1 link: 0
PCI: 00:14.0 assign_resources, bus 1 link: 0 done
PCI: 00:14.1 10 <- [0x000000c030 - 0x000000c037] size 0x00000008 gran 0x03 io
PCI: 00:14.1 14 <- [0x000000c048 - 0x000000c04b] size 0x00000004 gran 0x02 io
PCI: 00:14.1 18 <- [0x000000c038 - 0x000000c03f] size 0x00000008 gran 0x03 io
PCI: 00:14.1 1c <- [0x000000c04c - 0x000000c04f] size 0x00000004 gran 0x02 io
PCI: 00:14.1 20 <- [0x000000c010 - 0x000000c01f] size 0x00000010 gran 0x04 io
PCI: 00:14.2 10 <- [0x00d7e04000 - 0x00d7e07fff] size 0x00004000 gran 0x0e mem64
PCI: 00:14.3 assign_resources, bus 0 link: 0
PNP: 002e.2 60 <- [0x00000003f8 - 0x00000003ff] size 0x00000008 gran 0x03 io
PNP: 002e.2 70 <- [0x0000000004 - 0x0000000004] size 0x00000001 gran 0x00 irq
PNP: 002e.3 60 <- [0x00000002f8 - 0x00000002ff] size 0x00000008 gran 0x03 io
PNP: 002e.3 70 <- [0x0000000003 - 0x0000000003] size 0x00000001 gran 0x00 irq
PNP: 002e.5 60 <- [0x0000000060 - 0x0000000060] size 0x00000001 gran 0x00 io
PNP: 002e.5 62 <- [0x0000000064 - 0x0000000064] size 0x00000001 gran 0x00 io
PNP: 002e.5 70 <- [0x0000000001 - 0x0000000001] size 0x00000001 gran 0x00 irq
PNP: 002e.5 72 <- [0x000000000c - 0x000000000c] size 0x00000001 gran 0x00 irq
PNP: 002e.b 60 <- [0x0000000290 - 0x0000000291] size 0x00000002 gran 0x01 io
ERROR: PNP: 002e.b 70 irq size: 0x0000000001 not assigned in devicetree
PNP: 0ca2.0 00 <- [0x0000000ca2 - 0x0000000ca3] size 0x00000002 gran 0x00 io
PCI: 00:14.3 assign_resources, bus 0 link: 0 done
PCI: 00:14.4 1c <- [0x000000ffff - 0x000000fffe] size 0x00000000 gran 0x0c bus e8 io
PCI: 00:14.4 24 <- [0x00ffffffff - 0x00fffffffe] size 0x00000000 gran 0x14 bus e8 prefmem
PCI: 00:14.4 20 <- [0x00d7d00000 - 0x00d7dfffff] size 0x00100000 gran 0x14 bus e8 mem
PCI: 00:14.4 assign_resources, bus 232 link: 0
PCI: e8:02.0 10 <- [0x00d7d00000 - 0x00d7d00fff] size 0x00001000 gran 0x0c mem
PCI: 00:14.4 assign_resources, bus 232 link: 0 done
PCI: 00:14.5 10 <- [0x00d7e0d000 - 0x00d7e0dfff] size 0x00001000 gran 0x0c mem
PCI: 00:18.0 assign_resources, bus 0 link: 1 done
PCI: 00:18.3 94 <- [0x00d0000000 - 0x00d3ffffff] size 0x04000000 gran 0x1a mem <gart>
PCI: 00:19.3 94 <- [0x00d0000000 - 0x00d3ffffff] size 0x04000000 gran 0x1a mem <gart>
PCI: 00:1a.3 94 <- [0x00d0000000 - 0x00d3ffffff] size 0x04000000 gran 0x1a mem <gart>
PCI: 00:1b.3 94 <- [0x00d0000000 - 0x00d3ffffff] size 0x04000000 gran 0x1a mem <gart>
DOMAIN: 0000 assign_resources, bus 0 link: 0 done
Root Device assign_resources, bus 0 link: 0 done
Done setting resources.
Show resources in subtree (Root Device)...After assigning values.
 Root Device child on link 0 CPU_CLUSTER: 0
  CPU_CLUSTER: 0 child on link 0 APIC: 00
   APIC: 00
   APIC: 01
   APIC: 02
   APIC: 03
   APIC: 04
   APIC: 05
   APIC: 06
   APIC: 07
   APIC: 08
   APIC: 09
   APIC: 0a
   APIC: 0b
   APIC: 0c
   APIC: 0d
   APIC: 0e
   APIC: 0f
   APIC: 20
   APIC: 21
   APIC: 22
   APIC: 23
   APIC: 24
   APIC: 25
   APIC: 26
   APIC: 27
   APIC: 28
   APIC: 29
   APIC: 2a
   APIC: 2b
   APIC: 2c
   APIC: 2d
   APIC: 2e
   APIC: 2f
  DOMAIN: 0000 child on link 0 PCI: 00:18.0
  DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
  DOMAIN: 0000 resource base 0 size 0 align 0 gran 0 limit ffffffffffff flags 40040200 index 10000100
  DOMAIN: 0000 resource base 0 size c0000000 align 0 gran 0 limit 0 flags e0004200 index 7
  DOMAIN: 0000 resource base 100000000 size 3f40000000 align 0 gran 0 limit 0 flags e0004200 index 8
  DOMAIN: 0000 resource base c0000000 size 10000000 align 0 gran 0 limit 0 flags f0000200 index c0010058
  DOMAIN: 0000 resource base a0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 9
  DOMAIN: 0000 resource base c0000 size 40000 align 0 gran 0 limit 0 flags f0004200 index a
  DOMAIN: 0000 resource base 4038000000 size 8000000 align 0 gran 0 limit 0 flags f0004200 index b
   PCI: 00:18.0
   PCI: 00:18.0 resource base c0000000 size 10000000 align 0 gran 0 limit 0 flags a0000200 index 80
   PCI: 00:18.0 resource base 1000 size c000 align 12 gran 12 limit cfff flags 60080100 index c0
   PCI: 00:18.0 resource base 4040000000 size 80200000 align 28 gran 20 limit 40c01fffff flags 60181200 index 88
   PCI: 00:18.0 resource base d4000000 size 3f00000 align 20 gran 20 limit d7efffff flags 60080200 index 90
   PCI: 00:18.0 resource base fec20000 size 1000 align 16 gran 16 limit fec20fff flags e0000200 index 98
    PCI: 00:00.0
    PCI: 00:00.0 resource base fec20000 size 1 align 12 gran 0 limit 1f flags f0000200 index fc
    PCI: 00:00.2
    PCI: 00:00.2 resource base d7e00000 size 4000 align 14 gran 14 limit d7e03fff flags 60000200 index 44
    PCI: 00:02.0 child on link 0 PCI: 01:00.0
    PCI: 00:02.0 resource base 1000 size 2000 align 12 gran 12 limit 2fff flags 60080102 index 1c
    PCI: 00:02.0 resource base 4040000000 size 20200000 align 28 gran 20 limit 40601fffff flags 60181202 index 24
    PCI: 00:02.0 resource base d4000000 size 900000 align 20 gran 20 limit d48fffff flags 60080202 index 20
     PCI: 01:00.0
     PCI: 01:00.0 resource base 4040000000 size 10000000 align 28 gran 28 limit 404fffffff flags 60001201 index 10
     PCI: 01:00.0 resource base 4050000000 size 200000 align 21 gran 21 limit 40501fffff flags 60001201 index 18
     PCI: 01:00.0 resource base 2000 size 100 align 8 gran 8 limit 20ff flags 60000100 index 20
     PCI: 01:00.0 resource base d4000000 size 40000 align 18 gran 18 limit d403ffff flags 60000200 index 24
     PCI: 01:00.0 resource base d4040000 size 20000 align 17 gran 17 limit d405ffff flags 60002200 index 30
     PCI: 01:00.1
     PCI: 01:00.1 resource base d4060000 size 4000 align 14 gran 14 limit d4063fff flags 60000201 index 10
     NONE
     NONE resource base d4064000 size 800000 align 12 gran 12 limit d4863fff flags 40000200 index 10
     NONE resource base 4050200000 size 10000000 align 12 gran 12 limit 40601fffff flags 40101200 index 14
     NONE resource base 1000 size 1000 align 12 gran 12 limit 1fff flags 40000100 index 18
    PCI: 00:04.0 child on link 0 PCI: 22:00.0
    PCI: 00:04.0 resource base 3000 size 2000 align 12 gran 12 limit 4fff flags 60080102 index 1c
    PCI: 00:04.0 resource base 4060200000 size 10000000 align 20 gran 20 limit 40701fffff flags 60181202 index 24
    PCI: 00:04.0 resource base d4900000 size 900000 align 20 gran 20 limit d51fffff flags 60080202 index 20
     PCI: 22:00.0
     PCI: 22:00.0 resource base 4000 size 100 align 8 gran 8 limit 40ff flags 60000100 index 10
     PCI: 22:00.0 resource base d49c0000 size 4000 align 14 gran 14 limit d49c3fff flags 60000201 index 14
     PCI: 22:00.0 resource base d4980000 size 40000 align 18 gran 18 limit d49bffff flags 60000201 index 1c
     PCI: 22:00.0 resource base d4900000 size 80000 align 19 gran 19 limit d497ffff flags 60002200 index 30
     NONE
     NONE resource base d49c4000 size 800000 align 12 gran 12 limit d51c3fff flags 40000200 index 10
     NONE resource base 4060200000 size 10000000 align 12 gran 12 limit 40701fffff flags 40101200 index 14
     NONE resource base 3000 size 1000 align 12 gran 12 limit 3fff flags 40000100 index 18
    PCI: 00:09.0 child on link 0 PCI: 43:00.0
    PCI: 00:09.0 resource base 5000 size 2000 align 12 gran 12 limit 6fff flags 60080102 index 1c
    PCI: 00:09.0 resource base 4070200000 size 10000000 align 20 gran 20 limit 40801fffff flags 60181202 index 24
    PCI: 00:09.0 resource base d5200000 size 900000 align 20 gran 20 limit d5afffff flags 60080202 index 20
     PCI: 43:00.0
     PCI: 43:00.0 resource base d5200000 size 20000 align 17 gran 17 limit d521ffff flags 60000200 index 10
     PCI: 43:00.0 resource base 6000 size 20 align 5 gran 5 limit 601f flags 60000100 index 18
     PCI: 43:00.0 resource base d5220000 size 4000 align 14 gran 14 limit d5223fff flags 60000200 index 1c
     NONE
     NONE resource base d5224000 size 800000 align 12 gran 12 limit d5a23fff flags 40000200 index 10
     NONE resource base 4070200000 size 10000000 align 12 gran 12 limit 40801fffff flags 40101200 index 14
     NONE resource base 5000 size 1000 align 12 gran 12 limit 5fff flags 40000100 index 18
    PCI: 00:0a.0 child on link 0 PCI: 64:00.0
    PCI: 00:0a.0 resource base 7000 size 2000 align 12 gran 12 limit 8fff flags 60080102 index 1c
    PCI: 00:0a.0 resource base 4080200000 size 10000000 align 20 gran 20 limit 40901fffff flags 60181202 index 24
    PCI: 00:0a.0 resource base d5b00000 size 900000 align 20 gran 20 limit d63fffff flags 60080202 index 20
     PCI: 64:00.0
     PCI: 64:00.0 resource base d5b00000 size 20000 align 17 gran 17 limit d5b1ffff flags 60000200 index 10
     PCI: 64:00.0 resource base 8000 size 20 align 5 gran 5 limit 801f flags 60000100 index 18
     PCI: 64:00.0 resource base d5b20000 size 4000 align 14 gran 14 limit d5b23fff flags 60000200 index 1c
     NONE
     NONE resource base d5b24000 size 800000 align 12 gran 12 limit d6323fff flags 40000200 index 10
     NONE resource base 4080200000 size 10000000 align 12 gran 12 limit 40901fffff flags 40101200 index 14
     NONE resource base 7000 size 1000 align 12 gran 12 limit 7fff flags 40000100 index 18
    PCI: 00:0b.0 child on link 0 PCI: 85:00.0
    PCI: 00:0b.0 resource base 9000 size 1000 align 12 gran 12 limit 9fff flags 60080102 index 1c
    PCI: 00:0b.0 resource base 4090200000 size 10000000 align 20 gran 20 limit 40a01fffff flags 60181202 index 24
    PCI: 00:0b.0 resource base d6400000 size 900000 align 20 gran 20 limit d6cfffff flags 60080202 index 20
     PCI: 85:00.0
     PCI: 85:00.0 resource base d6400000 size 4000 align 14 gran 14 limit d6403fff flags 60000201 index 10
     PCI: 85:00.0 resource base d6c04000 size 100 align 12 gran 8 limit d6c040ff flags 60000201 index 20
     NONE
     NONE resource base d6404000 size 800000 align 12 gran 12 limit d6c03fff flags 40000200 index 10
     NONE resource base 4090200000 size 10000000 align 12 gran 12 limit 40a01fffff flags 40101200 index 14
     NONE resource base 9000 size 1000 align 12 gran 12 limit 9fff flags 40000100 index 18
    PCI: 00:0c.0 child on link 0 NONE
    PCI: 00:0c.0 resource base a000 size 1000 align 12 gran 12 limit afff flags 60080102 index 1c
    PCI: 00:0c.0 resource base 40a0200000 size 10000000 align 20 gran 20 limit 40b01fffff flags 60181202 index 24
    PCI: 00:0c.0 resource base d6d00000 size 800000 align 20 gran 20 limit d74fffff flags 60080202 index 20
     NONE
     NONE resource base d6d00000 size 800000 align 12 gran 12 limit d74fffff flags 40000200 index 10
     NONE resource base 40a0200000 size 10000000 align 12 gran 12 limit 40b01fffff flags 40101200 index 14
     NONE resource base a000 size 1000 align 12 gran 12 limit afff flags 40000100 index 18
    PCI: 00:0d.0 child on link 0 NONE
    PCI: 00:0d.0 resource base b000 size 1000 align 12 gran 12 limit bfff flags 60080102 index 1c
    PCI: 00:0d.0 resource base 40b0200000 size 10000000 align 20 gran 20 limit 40c01fffff flags 60181202 index 24
    PCI: 00:0d.0 resource base d7500000 size 800000 align 20 gran 20 limit d7cfffff flags 60080202 index 20
     NONE
     NONE resource base d7500000 size 800000 align 12 gran 12 limit d7cfffff flags 40000200 index 10
     NONE resource base 40b0200000 size 10000000 align 12 gran 12 limit 40c01fffff flags 40101200 index 14
     NONE resource base b000 size 1000 align 12 gran 12 limit bfff flags 40000100 index 18
    PCI: 00:11.0
    PCI: 00:11.0 resource base c020 size 8 align 3 gran 3 limit c027 flags 60000100 index 10
    PCI: 00:11.0 resource base c040 size 4 align 2 gran 2 limit c043 flags 60000100 index 14
    PCI: 00:11.0 resource base c028 size 8 align 3 gran 3 limit c02f flags 60000100 index 18
    PCI: 00:11.0 resource base c044 size 4 align 2 gran 2 limit c047 flags 60000100 index 1c
    PCI: 00:11.0 resource base c000 size 10 align 4 gran 4 limit c00f flags 60000100 index 20
    PCI: 00:11.0 resource base d7e0e000 size 400 align 12 gran 10 limit d7e0e3ff flags 60000200 index 24
    PCI: 00:12.0
    PCI: 00:12.0 resource base d7e08000 size 1000 align 12 gran 12 limit d7e08fff flags 60000200 index 10
    PCI: 00:12.1
    PCI: 00:12.1 resource base d7e09000 size 1000 align 12 gran 12 limit d7e09fff flags 60000200 index 10
    PCI: 00:12.2
    PCI: 00:12.2 resource base d7e0f000 size 100 align 12 gran 8 limit d7e0f0ff flags 60000200 index 10
    PCI: 00:13.0
    PCI: 00:13.0 resource base d7e0a000 size 1000 align 12 gran 12 limit d7e0afff flags 60000200 index 10
    PCI: 00:13.1
    PCI: 00:13.1 resource base d7e0b000 size 1000 align 12 gran 12 limit d7e0bfff flags 60000200 index 10
    PCI: 00:13.2
    PCI: 00:13.2 resource base d7e10000 size 100 align 12 gran 8 limit d7e100ff flags 60000200 index 10
    PCI: 00:14.0 child on link 0 I2C: 01:2f
    PCI: 00:14.0 resource base fec00000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 74
    PCI: 00:14.0 resource base fed00000 size 10000 align 0 gran 0 limit 0 flags f0000200 index b4
    PCI: 00:14.0 resource base b00 size 10 align 8 gran 8 limit ffff flags e0000100 index 90
    PCI: 00:14.0 resource base b20 size 10 align 8 gran 8 limit ffff flags e0000100 index 58
    PCI: 00:14.0 resource base d7e0c000 size 1000 align 12 gran 12 limit d7e0cfff flags 60000200 index 9c
     I2C: 01:2f
    PCI: 00:14.1
    PCI: 00:14.1 resource base c030 size 8 align 3 gran 3 limit c037 flags 60000100 index 10
    PCI: 00:14.1 resource base c048 size 4 align 2 gran 2 limit c04b flags 60000100 index 14
    PCI: 00:14.1 resource base c038 size 8 align 3 gran 3 limit c03f flags 60000100 index 18
    PCI: 00:14.1 resource base c04c size 4 align 2 gran 2 limit c04f flags 60000100 index 1c
    PCI: 00:14.1 resource base c010 size 10 align 4 gran 4 limit c01f flags 60000100 index 20
    PCI: 00:14.2
    PCI: 00:14.2 resource base d7e04000 size 4000 align 14 gran 14 limit d7e07fff flags 60000201 index 10
    PCI: 00:14.3 child on link 0 PNP: 002e.0
    PCI: 00:14.3 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0040100 index 10000000
    PCI: 00:14.3 resource base ff000000 size 1000000 align 0 gran 0 limit 0 flags f0000200 index 10000100
    PCI: 00:14.3 resource base fec10000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 10000200
     PNP: 002e.0
     PNP: 002e.0 resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 60
     PNP: 002e.0 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
     PNP: 002e.0 resource base 0 size 1 align 0 gran 0 limit 0 flags 800 index 74
     PNP: 002e.1
     PNP: 002e.1 resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 60
     PNP: 002e.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
     PNP: 002e.1 resource base 0 size 1 align 0 gran 0 limit 0 flags 800 index 74
     PNP: 002e.2
     PNP: 002e.2 resource base 3f8 size 8 align 3 gran 3 limit fff flags e0000100 index 60
     PNP: 002e.2 resource base 4 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
     PNP: 002e.3
     PNP: 002e.3 resource base 2f8 size 8 align 3 gran 3 limit fff flags e0000100 index 60
     PNP: 002e.3 resource base 3 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
     PNP: 002e.5
     PNP: 002e.5 resource base 60 size 1 align 0 gran 0 limit fff flags e0000100 index 60
     PNP: 002e.5 resource base 64 size 1 align 0 gran 0 limit fff flags e0000100 index 62
     PNP: 002e.5 resource base 1 size 1 align 0 gran 0 limit 0 flags e0000400 index 70
     PNP: 002e.5 resource base c size 1 align 0 gran 0 limit 0 flags e0000400 index 72
     PNP: 002e.106
     PNP: 002e.106 resource base 0 size 8 align 3 gran 3 limit fff flags 100 index 62
     PNP: 002e.107
     PNP: 002e.207
     PNP: 002e.307
     PNP: 002e.407
     PNP: 002e.8
     PNP: 002e.108
     PNP: 002e.9
     PNP: 002e.109
     PNP: 002e.209
     PNP: 002e.309
     PNP: 002e.a
     PNP: 002e.b
     PNP: 002e.b resource base 290 size 2 align 1 gran 1 limit fff flags e0000100 index 60
     PNP: 002e.b resource base 0 size 1 align 0 gran 0 limit 0 flags 400 index 70
     PNP: 002e.c
     PNP: 002e.d
     PNP: 002e.f
     PNP: 0c31.0
     PNP: 0ca2.0
     PNP: 0ca2.0 resource base ca2 size 2 align 0 gran 0 limit 0 flags e0000100 index 0
    PCI: 00:14.4 child on link 0 PCI: e8:02.0
    PCI: 00:14.4 resource base ffff size 0 align 12 gran 12 limit ffff flags 20080102 index 1c
    PCI: 00:14.4 resource base ffffffff size 0 align 20 gran 20 limit ffffffff flags 20081202 index 24
    PCI: 00:14.4 resource base d7d00000 size 100000 align 20 gran 20 limit d7dfffff flags 60080202 index 20
     PCI: e8:02.0
     PCI: e8:02.0 resource base d7d00000 size 1000 align 12 gran 12 limit d7d00fff flags 60000200 index 10
    PCI: 00:14.5
    PCI: 00:14.5 resource base d7e0d000 size 1000 align 12 gran 12 limit d7e0dfff flags 60000200 index 10
   PCI: 00:18.1
   PCI: 00:18.2
   PCI: 00:18.3
   PCI: 00:18.3 resource base d0000000 size 4000000 align 26 gran 26 limit d3ffffff flags 60000200 index 94
   PCI: 00:18.4
   PCI: 00:18.5
   PCI: 00:19.0
   PCI: 00:19.1
   PCI: 00:19.2
   PCI: 00:19.3
   PCI: 00:19.4
   PCI: 00:19.5
   PCI: 00:1a.0
   PCI: 00:1a.1
   PCI: 00:1a.2
   PCI: 00:1a.3
   PCI: 00:1a.4
   PCI: 00:1a.5
   PCI: 00:1b.0
   PCI: 00:1b.1
   PCI: 00:1b.2
   PCI: 00:1b.3
   PCI: 00:1b.4
   PCI: 00:1b.5
Done allocating resources.
BS: BS_DEV_RESOURCES run times (exec / console): 2 / 4537 ms
POST: 0x74
Enabling resources...
PCI: 00:18.0 cmd <- 00
PCI: 00:18.1 subsystem <- 1043/8163
PCI: 00:18.1 cmd <- 00
PCI: 00:18.2 subsystem <- 1043/8163
PCI: 00:18.2 cmd <- 00
PCI: 00:18.3 cmd <- 00
PCI: 00:18.4 cmd <- 00
PCI: 00:18.5 cmd <- 00
PCI: 00:19.0 cmd <- 00
PCI: 00:19.1 subsystem <- 1043/8163
PCI: 00:19.1 cmd <- 00
PCI: 00:19.2 subsystem <- 1043/8163
PCI: 00:19.2 cmd <- 00
PCI: 00:19.3 cmd <- 00
PCI: 00:19.4 cmd <- 00
PCI: 00:19.5 cmd <- 00
PCI: 00:1a.0 cmd <- 00
PCI: 00:1a.1 subsystem <- 1043/8163
PCI: 00:1a.1 cmd <- 00
PCI: 00:1a.2 subsystem <- 1043/8163
PCI: 00:1a.2 cmd <- 00
PCI: 00:1a.3 cmd <- 00
PCI: 00:1a.4 cmd <- 00
PCI: 00:1a.5 cmd <- 00
PCI: 00:1b.0 cmd <- 00
PCI: 00:1b.1 subsystem <- 1043/8163
PCI: 00:1b.1 cmd <- 00
PCI: 00:1b.2 subsystem <- 1043/8163
PCI: 00:1b.2 cmd <- 00
PCI: 00:1b.3 cmd <- 00
PCI: 00:1b.4 cmd <- 00
PCI: 00:1b.5 cmd <- 00
PCI: 00:00.0 subsystem <- 1043/8163
PCI: 00:00.0 cmd <- 02
Initializing IOMMU
PCI: 00:02.0 bridge ctrl <- 001b
PCI: 00:02.0 cmd <- 07
PCI: 00:04.0 bridge ctrl <- 0013
PCI: 00:04.0 cmd <- 07
PCI: 00:09.0 bridge ctrl <- 0013
PCI: 00:09.0 cmd <- 07
PCI: 00:0a.0 bridge ctrl <- 0013
PCI: 00:0a.0 cmd <- 07
PCI: 00:0b.0 bridge ctrl <- 0013
PCI: 00:0b.0 cmd <- 07
PCI: 00:0c.0 bridge ctrl <- 0013
PCI: 00:0c.0 cmd <- 07
PCI: 00:0d.0 bridge ctrl <- 0013
PCI: 00:0d.0 cmd <- 07
PCI: 00:11.0 subsystem <- 1043/8163
PCI: 00:11.0 cmd <- 03
PCI: 00:12.0 subsystem <- 1043/8163
PCI: 00:12.0 cmd <- 02
PCI: 00:12.1 subsystem <- 1043/8163
PCI: 00:12.1 cmd <- 02
PCI: 00:12.2 subsystem <- 1043/8163
PCI: 00:12.2 cmd <- 02
PCI: 00:13.0 subsystem <- 1043/8163
PCI: 00:13.0 cmd <- 02
PCI: 00:13.1 subsystem <- 1043/8163
PCI: 00:13.1 cmd <- 02
PCI: 00:13.2 subsystem <- 1043/8163
PCI: 00:13.2 cmd <- 02
PCI: 00:14.0 subsystem <- 1043/8163
PCI: 00:14.0 cmd <- 403
PCI: 00:14.1 subsystem <- 1043/8163
PCI: 00:14.1 cmd <- 01
PCI: 00:14.2 subsystem <- 1043/8163
PCI: 00:14.2 cmd <- 02
PCI: 00:14.3 subsystem <- 1043/8163
PCI: 00:14.3 cmd <- 0f
sb700 lpc decode:PNP: 002e.2, base=0x000003f8, end=0x000003ff
sb700 lpc decode:PNP: 002e.3, base=0x000002f8, end=0x000002ff
sb700 lpc decode:PNP: 002e.5, base=0x00000060, end=0x00000060
sb700 lpc decode:PNP: 002e.5, base=0x00000064, end=0x00000064
sb700 lpc decode:PNP: 002e.b, base=0x00000290, end=0x00000291
sb700 lpc decode:PNP: 0ca2.0, base=0x00000ca2, end=0x00000ca3
PCI: 00:14.4 bridge ctrl <- 0013
PCI: 00:14.4 cmd <- 06
PCI: 00:14.5 subsystem <- 1043/8163
PCI: 00:14.5 cmd <- 02
PCI: 01:00.0 cmd <- 03
PCI: 01:00.1 cmd <- 02
PCI: 22:00.0 cmd <- 03
PCI: 43:00.0 cmd <- 03
PCI: 64:00.0 cmd <- 03
PCI: 85:00.0 cmd <- 02
PCI: e8:02.0 subsystem <- 1043/8163
PCI: e8:02.0 cmd <- 02
done.
BS: BS_DEV_ENABLE run times (exec / console): 0 / 194 ms
POST: 0x75
Initializing devices...
POST: 0x75
CPU_CLUSTER: 0 init
Enabling probe filter
Enabling ATM mode
start_eip=0x00001000, code_size=0x00000031
Initializing CPU #0
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 00, coreid = 00
POST: 0x60
Enabling cache
CPU ID 0x80000001: 600f20
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Physical address space:
0x0000000000000000 - 0x00000000000a0000 size 0x000a0000 type 6
0x00000000000a0000 - 0x00000000000c0000 size 0x00020000 type 0
0x00000000000c0000 - 0x00000000c0000000 size 0xbff40000 type 6
0x00000000c0000000 - 0x0000000100000000 size 0x40000000 type 0
0x0000000100000000 - 0x0000004040000000 size 0x3f40000000 type 6
0x0000004040000000 - 0x0000004050200000 size 0x10200000 type 1
0x0000004050200000 - 0x00000040c0200000 size 0x70000000 type 0
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
call enable_fixed_mtrr()
CPU physical address size: 48 bits
MTRR: default type WB/UC MTRR counts: 1/2.
MTRR: WB selected as default type.
MTRR: 0 base 0x00000000c0000000 mask 0x0000ffffc0000000 type 0

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x0 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #0 initialized
CPU1: stack_base 0xbff15000, stack_top 0xbff15ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 1.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #1
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 00, coreid = 01
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x1 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #1 initialized
CPU2: stack_base 0xbff14000, stack_top 0xbff14ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 2.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #2
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 00, coreid = 02
POST: 0x60
Enabling cache
CPU ID 0x80000001: 600f20
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
call enable_fixed_mtrr()
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x2 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #2 initialized
CPU3: stack_base 0xbff13000, stack_top 0xbff13ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 3.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #3
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 00, coreid = 03
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x3 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #3 initialized
CPU4: stack_base 0xbff12000, stack_top 0xbff12ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 4.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #4
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 00, coreid = 04
POST: 0x60
Enabling cache
CPU ID 0x80000001: 600f20
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
call enable_fixed_mtrr()
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x4 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #4 initialized
CPU5: stack_base 0xbff11000, stack_top 0xbff11ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 5.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #5
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 00, coreid = 05
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x5 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #5 initialized
CPU6: stack_base 0xbff10000, stack_top 0xbff10ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 6.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #6
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 00, coreid = 06
POST: 0x60
Enabling cache
CPU ID 0x80000001: 600f20
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
call enable_fixed_mtrr()
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x6 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #6 initialized
CPU7: stack_base 0xbff0f000, stack_top 0xbff0fff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 7.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #7
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 00, coreid = 07
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x7 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #7 initialized
CPU8: stack_base 0xbff0e000, stack_top 0xbff0eff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 8.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #8
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 01, coreid = 00
POST: 0x60
Enabling cache
CPU ID 0x80000001: 600f20
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
call enable_fixed_mtrr()
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x8 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #8 initialized
CPU9: stack_base 0xbff0d000, stack_top 0xbff0dff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 9.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #9
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 01, coreid = 01
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x9 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #9 initialized
CPU10: stack_base 0xbff0c000, stack_top 0xbff0cff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 10.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #10
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 01, coreid = 02
POST: 0x60
Enabling cache
CPU ID 0x80000001: 600f20
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
call enable_fixed_mtrr()
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0xa done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #10 initialized
CPU11: stack_base 0xbff0b000, stack_top 0xbff0bff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 11.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #11
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 01, coreid = 03
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0xb done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #11 initialized
CPU12: stack_base 0xbff0a000, stack_top 0xbff0aff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 12.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #12
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 01, coreid = 04
POST: 0x60
Enabling cache
CPU ID 0x80000001: 600f20
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
call enable_fixed_mtrr()
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0xc done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #12 initialized
CPU13: stack_base 0xbff09000, stack_top 0xbff09ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 13.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #13
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 01, coreid = 05
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0xd done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #13 initialized
CPU14: stack_base 0xbff08000, stack_top 0xbff08ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 14.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #14
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 01, coreid = 06
POST: 0x60
Enabling cache
CPU ID 0x80000001: 600f20
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
call enable_fixed_mtrr()
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0xe done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #14 initialized
CPU15: stack_base 0xbff07000, stack_top 0xbff07ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 15.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #15
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 01, coreid = 07
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0xf done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #15 initialized
CPU16: stack_base 0xbff06000, stack_top 0xbff06ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 32.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #16
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 02, coreid = 00
POST: 0x60
Enabling cache
CPU ID 0x80000001: 600f20
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
call enable_fixed_mtrr()
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x20 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #16 initialized
CPU17: stack_base 0xbff05000, stack_top 0xbff05ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 33.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #17
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 02, coreid = 01
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x21 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #17 initialized
CPU18: stack_base 0xbff04000, stack_top 0xbff04ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 34.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #18
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 02, coreid = 02
POST: 0x60
Enabling cache
CPU ID 0x80000001: 600f20
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
call enable_fixed_mtrr()
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x22 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #18 initialized
CPU19: stack_base 0xbff03000, stack_top 0xbff03ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 35.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #19
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 02, coreid = 03
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x23 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #19 initialized
CPU20: stack_base 0xbff02000, stack_top 0xbff02ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 36.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #20
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 02, coreid = 04
POST: 0x60
Enabling cache
CPU ID 0x80000001: 600f20
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
call enable_fixed_mtrr()
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x24 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #20 initialized
CPU21: stack_base 0xbff01000, stack_top 0xbff01ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 37.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #21
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 02, coreid = 05
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x25 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #21 initialized
CPU22: stack_base 0xbff00000, stack_top 0xbff00ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 38.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #22
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 02, coreid = 06
POST: 0x60
Enabling cache
CPU ID 0x80000001: 600f20
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
call enable_fixed_mtrr()
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x26 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #22 initialized
CPU23: stack_base 0xbfeff000, stack_top 0xbfeffff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 39.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #23
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 02, coreid = 07
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x27 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #23 initialized
CPU24: stack_base 0xbfefe000, stack_top 0xbfefeff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 40.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #24
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 03, coreid = 00
POST: 0x60
Enabling cache
CPU ID 0x80000001: 600f20
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
call enable_fixed_mtrr()
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x28 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #24 initialized
CPU25: stack_base 0xbfefd000, stack_top 0xbfefdff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 41.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #25
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 03, coreid = 01
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x29 done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #25 initialized
CPU26: stack_base 0xbfefc000, stack_top 0xbfefcff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 42.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #26
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 03, coreid = 02
POST: 0x60
Enabling cache
CPU ID 0x80000001: 600f20
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
call enable_fixed_mtrr()
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x2a done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #26 initialized
CPU27: stack_base 0xbfefb000, stack_top 0xbfefbff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 43.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #27
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 03, coreid = 03
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x2b done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #27 initialized
CPU28: stack_base 0xbfefa000, stack_top 0xbfefaff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 44.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #28
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 03, coreid = 04
POST: 0x60
Enabling cache
CPU ID 0x80000001: 600f20
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
call enable_fixed_mtrr()
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x2c done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #28 initialized
CPU29: stack_base 0xbfef9000, stack_top 0xbfef9ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 45.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #29
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 03, coreid = 05
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x2d done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #29 initialized
CPU30: stack_base 0xbfef8000, stack_top 0xbfef8ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 46.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #30
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 03, coreid = 06
POST: 0x60
Enabling cache
CPU ID 0x80000001: 600f20
CPU is Fam 0Fh rev.F or later. We can use TOM2WB for any memory above 4GB
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x250 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x258 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x259 0x0000000000000000
MTRR: Fixed MSR 0x268 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x269 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26a 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26b 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26c 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26d 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26e 0x1e1e1e1e1e1e1e1e
MTRR: Fixed MSR 0x26f 0x1e1e1e1e1e1e1e1e
call enable_fixed_mtrr()
CPU physical address size: 48 bits

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x2e done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #30 initialized
CPU31: stack_base 0xbfef7000, stack_top 0xbfef7ff8
Asserting INIT.
Waiting for send to finish...
+Deasserting INIT.
Waiting for send to finish...
+#startup loops: 1.
Sending STARTUP #1 to 47.
After apic_write.
Startup point 1.
Waiting for send to finish...
+After Startup.
Initializing CPU #31
Waiting for 1 CPUS to stop
CPU: vendor AMD device 600f20
CPU: family 15, model 02, stepping 00
nodeid = 03, coreid = 07
POST: 0x60
Enabling cache

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled

POST: 0x93
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
Setting up local APIC...
 apic_id: 0x2f done.
CPU model: AMD Opteron(tm) Processor 6386 SE
siblings = 15, Disabling SMM ASeg memory
CPU #31 initialized
All AP CPUs stopped (16803 loops)
CPU0: stack: 0xbff16000 - 0xbff17000, lowest used address 0xbff16938, stack used: 1736 bytes
CPU1: stack: 0xbff15000 - 0xbff16000, lowest used address 0xbff15ce8, stack used: 792 bytes
CPU2: stack: 0xbff14000 - 0xbff15000, lowest used address 0xbff14cb8, stack used: 840 bytes
CPU3: stack: 0xbff13000 - 0xbff14000, lowest used address 0xbff13ce8, stack used: 792 bytes
CPU4: stack: 0xbff12000 - 0xbff13000, lowest used address 0xbff12cb8, stack used: 840 bytes
CPU5: stack: 0xbff11000 - 0xbff12000, lowest used address 0xbff11ce8, stack used: 792 bytes
CPU6: stack: 0xbff10000 - 0xbff11000, lowest used address 0xbff10cb8, stack used: 840 bytes
CPU7: stack: 0xbff0f000 - 0xbff10000, lowest used address 0xbff0fce8, stack used: 792 bytes
CPU8: stack: 0xbff0e000 - 0xbff0f000, lowest used address 0xbff0ecb8, stack used: 840 bytes
CPU9: stack: 0xbff0d000 - 0xbff0e000, lowest used address 0xbff0dce8, stack used: 792 bytes
CPU10: stack: 0xbff0c000 - 0xbff0d000, lowest used address 0xbff0ccb8, stack used: 840 bytes
CPU11: stack: 0xbff0b000 - 0xbff0c000, lowest used address 0xbff0bce8, stack used: 792 bytes
CPU12: stack: 0xbff0a000 - 0xbff0b000, lowest used address 0xbff0acb8, stack used: 840 bytes
CPU13: stack: 0xbff09000 - 0xbff0a000, lowest used address 0xbff09ce8, stack used: 792 bytes
CPU14: stack: 0xbff08000 - 0xbff09000, lowest used address 0xbff08cb8, stack used: 840 bytes
CPU15: stack: 0xbff07000 - 0xbff08000, lowest used address 0xbff07ce8, stack used: 792 bytes
CPU16: stack: 0xbff06000 - 0xbff07000, lowest used address 0xbff06cb8, stack used: 840 bytes
CPU17: stack: 0xbff05000 - 0xbff06000, lowest used address 0xbff05ce8, stack used: 792 bytes
CPU18: stack: 0xbff04000 - 0xbff05000, lowest used address 0xbff04cb8, stack used: 840 bytes
CPU19: stack: 0xbff03000 - 0xbff04000, lowest used address 0xbff03ce8, stack used: 792 bytes
CPU20: stack: 0xbff02000 - 0xbff03000, lowest used address 0xbff02cb8, stack used: 840 bytes
CPU21: stack: 0xbff01000 - 0xbff02000, lowest used address 0xbff01ce8, stack used: 792 bytes
CPU22: stack: 0xbff00000 - 0xbff01000, lowest used address 0xbff00cb8, stack used: 840 bytes
CPU23: stack: 0xbfeff000 - 0xbff00000, lowest used address 0xbfeffce8, stack used: 792 bytes
CPU24: stack: 0xbfefe000 - 0xbfeff000, lowest used address 0xbfefecb8, stack used: 840 bytes
CPU25: stack: 0xbfefd000 - 0xbfefe000, lowest used address 0xbfefdce8, stack used: 792 bytes
CPU26: stack: 0xbfefc000 - 0xbfefd000, lowest used address 0xbfefccb8, stack used: 840 bytes
CPU27: stack: 0xbfefb000 - 0xbfefc000, lowest used address 0xbfefbce8, stack used: 792 bytes
CPU28: stack: 0xbfefa000 - 0xbfefb000, lowest used address 0xbfefacb8, stack used: 840 bytes
CPU29: stack: 0xbfef9000 - 0xbfefa000, lowest used address 0xbfef9ce8, stack used: 792 bytes
CPU30: stack: 0xbfef8000 - 0xbfef9000, lowest used address 0xbfef8cb8, stack used: 840 bytes
CPU31: stack: 0xbfef7000 - 0xbfef8000, lowest used address 0xbfef7ce8, stack used: 792 bytes
CPU_CLUSTER: 0 init finished in 6887 msecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PCI: 00:18.0 init
PCI: 00:18.0 init finished in 0 msecs
POST: 0x75
PCI: 00:18.1 init
PCI: 00:18.1 init finished in 0 msecs
POST: 0x75
PCI: 00:18.2 init
PCI: 00:18.2 init finished in 0 msecs
POST: 0x75
PCI: 00:18.3 init
NB: Function 3 Misc Control.. done.
PCI: 00:18.3 init finished in 3 msecs
POST: 0x75
PCI: 00:18.4 init
NB: Function 4 Link Control.. done.
PCI: 00:18.4 init finished in 3 msecs
POST: 0x75
PCI: 00:18.5 init
NB: Function 5 Northbridge Control.. done.
PCI: 00:18.5 init finished in 3 msecs
POST: 0x75
PCI: 00:19.0 init
PCI: 00:19.0 init finished in 0 msecs
POST: 0x75
PCI: 00:19.1 init
PCI: 00:19.1 init finished in 0 msecs
POST: 0x75
PCI: 00:19.2 init
PCI: 00:19.2 init finished in 0 msecs
POST: 0x75
PCI: 00:19.3 init
NB: Function 3 Misc Control.. done.
PCI: 00:19.3 init finished in 3 msecs
POST: 0x75
PCI: 00:19.4 init
NB: Function 4 Link Control.. done.
PCI: 00:19.4 init finished in 3 msecs
POST: 0x75
PCI: 00:19.5 init
NB: Function 5 Northbridge Control.. done.
PCI: 00:19.5 init finished in 3 msecs
POST: 0x75
PCI: 00:1a.0 init
PCI: 00:1a.0 init finished in 0 msecs
POST: 0x75
PCI: 00:1a.1 init
PCI: 00:1a.1 init finished in 0 msecs
POST: 0x75
PCI: 00:1a.2 init
PCI: 00:1a.2 init finished in 0 msecs
POST: 0x75
PCI: 00:1a.3 init
NB: Function 3 Misc Control.. done.
PCI: 00:1a.3 init finished in 3 msecs
POST: 0x75
PCI: 00:1a.4 init
NB: Function 4 Link Control.. done.
PCI: 00:1a.4 init finished in 3 msecs
POST: 0x75
PCI: 00:1a.5 init
NB: Function 5 Northbridge Control.. done.
PCI: 00:1a.5 init finished in 3 msecs
POST: 0x75
PCI: 00:1b.0 init
PCI: 00:1b.0 init finished in 0 msecs
POST: 0x75
PCI: 00:1b.1 init
PCI: 00:1b.1 init finished in 0 msecs
POST: 0x75
PCI: 00:1b.2 init
PCI: 00:1b.2 init finished in 0 msecs
POST: 0x75
PCI: 00:1b.3 init
NB: Function 3 Misc Control.. done.
PCI: 00:1b.3 init finished in 3 msecs
POST: 0x75
PCI: 00:1b.4 init
NB: Function 4 Link Control.. done.
PCI: 00:1b.4 init finished in 3 msecs
POST: 0x75
PCI: 00:1b.5 init
NB: Function 5 Northbridge Control.. done.
PCI: 00:1b.5 init finished in 3 msecs
POST: 0x75
PCI: 00:00.0 init
pcie_init in sr5650_ht.c
IOAPIC2 features: 0000001f
IOAPIC: Initializing IOAPIC at 0xfec20000
IOAPIC: ID = 0x21
IOAPIC: Dumping registers
  reg 0x0000: 0x21000000
  reg 0x0001: 0x001f8021
  reg 0x0002: 0x00000000
IOAPIC: 32 interrupts
IOAPIC: Clearing IOAPIC at 0xfec20000
IOAPIC: vector 0x00 value 0x00000000 0x00010000
IOAPIC: vector 0x01 value 0x00000000 0x00010000
IOAPIC: vector 0x02 value 0x00000000 0x00010000
IOAPIC: vector 0x03 value 0x00000000 0x00010000
IOAPIC: vector 0x04 value 0x00000000 0x00010000
IOAPIC: vector 0x05 value 0x00000000 0x00010000
IOAPIC: vector 0x06 value 0x00000000 0x00010000
IOAPIC: vector 0x07 value 0x00000000 0x00010000
IOAPIC: vector 0x08 value 0x00000000 0x00010000
IOAPIC: vector 0x09 value 0x00000000 0x00010000
IOAPIC: vector 0x0a value 0x00000000 0x00010000
IOAPIC: vector 0x0b value 0x00000000 0x00010000
IOAPIC: vector 0x0c value 0x00000000 0x00010000
IOAPIC: vector 0x0d value 0x00000000 0x00010000
IOAPIC: vector 0x0e value 0x00000000 0x00010000
IOAPIC: vector 0x0f value 0x00000000 0x00010000
IOAPIC: vector 0x10 value 0x00000000 0x00010000
IOAPIC: vector 0x11 value 0x00000000 0x00010000
IOAPIC: vector 0x12 value 0x00000000 0x00010000
IOAPIC: vector 0x13 value 0x00000000 0x00010000
IOAPIC: vector 0x14 value 0x00000000 0x00010000
IOAPIC: vector 0x15 value 0x00000000 0x00010000
IOAPIC: vector 0x16 value 0x00000000 0x00010000
IOAPIC: vector 0x17 value 0x00000000 0x00010000
IOAPIC: vector 0x18 value 0x00000000 0x00010000
IOAPIC: vector 0x19 value 0x00000000 0x00010000
IOAPIC: vector 0x1a value 0x00000000 0x00010000
IOAPIC: vector 0x1b value 0x00000000 0x00010000
IOAPIC: vector 0x1c value 0x00000000 0x00010000
IOAPIC: vector 0x1d value 0x00000000 0x00010000
IOAPIC: vector 0x1e value 0x00000000 0x00010000
IOAPIC: vector 0x1f value 0x00000000 0x00010000
IOAPIC: Bootstrap Processor Local APIC = 0x00
IOAPIC: vector 0x00 value 0x00000000 0x00000700
PCI: 00:00.0 init finished in 135 msecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PCI: 00:11.0 init
rev_id=15
sata_bar0=c020
sata_bar1=c040
sata_bar2=c028
sata_bar3=c044
sata_bar4=c000
sata_bar5=0xd7e0e000
ide_bar0=c030
ide_bar1=c048
ide_bar2=c038
ide_bar3=c04c
Maximum SATA port count supported by silicon: 6
SATA port 0 status = 0
No AHCI SATA drive on Slot0
SATA port 1 status = 0
No AHCI SATA drive on Slot1
SATA port 2 status = 0
No AHCI SATA drive on Slot2
SATA port 3 status = 0
No AHCI SATA drive on Slot3
SATA port 4 status = 0
No AHCI SATA drive on Slot4
SATA port 5 status = 0
No AHCI SATA drive on Slot5
PCI: 00:11.0 init finished in 47 msecs
POST: 0x75
PCI: 00:12.0 init
PCI: 00:12.0 init finished in 0 msecs
POST: 0x75
PCI: 00:12.1 init
PCI: 00:12.1 init finished in 0 msecs
POST: 0x75
PCI: 00:12.2 init
usb2_bar0=0x0xd7e0f000
rpr 6.23, final dword=809e03c8
PCI: 00:12.2 init finished in 4 msecs
POST: 0x75
PCI: 00:13.0 init
PCI: 00:13.0 init finished in 0 msecs
POST: 0x75
PCI: 00:13.1 init
PCI: 00:13.1 init finished in 0 msecs
POST: 0x75
PCI: 00:13.2 init
usb2_bar0=0x0xd7e10000
rpr 6.23, final dword=809e03c8
PCI: 00:13.2 init finished in 4 msecs
POST: 0x75
PCI: 00:14.0 init
sm_init().
IOAPIC: Initializing IOAPIC at 0xfec00000
IOAPIC: ID = 0x20
IOAPIC: Dumping registers
  reg 0x0000: 0x20000000
  reg 0x0001: 0x00178021
  reg 0x0002: 0x00000000
IOAPIC: 24 interrupts
IOAPIC: Clearing IOAPIC at 0xfec00000
IOAPIC: vector 0x00 value 0x00000000 0x00010000
IOAPIC: vector 0x01 value 0x00000000 0x00010000
IOAPIC: vector 0x02 value 0x00000000 0x00010000
IOAPIC: vector 0x03 value 0x00000000 0x00010000
IOAPIC: vector 0x04 value 0x00000000 0x00010000
IOAPIC: vector 0x05 value 0x00000000 0x00010000
IOAPIC: vector 0x06 value 0x00000000 0x00010000
IOAPIC: vector 0x07 value 0x00000000 0x00010000
IOAPIC: vector 0x08 value 0x00000000 0x00010000
IOAPIC: vector 0x09 value 0x00000000 0x00010000
IOAPIC: vector 0x0a value 0x00000000 0x00010000
IOAPIC: vector 0x0b value 0x00000000 0x00010000
IOAPIC: vector 0x0c value 0x00000000 0x00010000
IOAPIC: vector 0x0d value 0x00000000 0x00010000
IOAPIC: vector 0x0e value 0x00000000 0x00010000
IOAPIC: vector 0x0f value 0x00000000 0x00010000
IOAPIC: vector 0x10 value 0x00000000 0x00010000
IOAPIC: vector 0x11 value 0x00000000 0x00010000
IOAPIC: vector 0x12 value 0x00000000 0x00010000
IOAPIC: vector 0x13 value 0x00000000 0x00010000
IOAPIC: vector 0x14 value 0x00000000 0x00010000
IOAPIC: vector 0x15 value 0x00000000 0x00010000
IOAPIC: vector 0x16 value 0x00000000 0x00010000
IOAPIC: vector 0x17 value 0x00000000 0x00010000
IOAPIC: Bootstrap Processor Local APIC = 0x00
IOAPIC: vector 0x00 value 0x00000000 0x00000700
Legacy USB disabled
set power "on" after power fail
++++++++++no set NMI+++++
RTC Init
sm_init() end
PCI: 00:14.0 init finished in 113 msecs
POST: 0x75
PCI: 00:14.1 init
PCI: 00:14.1 init finished in 0 msecs
POST: 0x75
PCI: 00:14.2 init
base = 0x0xd7e04000
No codec!
PCI: 00:14.2 init finished in 5 msecs
POST: 0x75
PCI: 00:14.3 init
lpc_init
PCI: 00:14.3 init finished in 0 msecs
POST: 0x75
POST: 0x75
PCI: 00:14.5 init
PCI: 00:14.5 init finished in 0 msecs
POST: 0x75
PCI: 01:00.0 init
CBFS: 'pci1002,699f.rom' not found.
PCI Option ROM loading disabled for PCI: 01:00.0
PCI: 01:00.0 init finished in 6 msecs
POST: 0x75
PCI: 01:00.1 init
PCI: 01:00.1 init finished in 0 msecs
POST: 0x75
POST: 0x75
PCI: 22:00.0 init
PCI: 22:00.0 init finished in 0 msecs
POST: 0x75
POST: 0x75
PCI: 43:00.0 init
PCI: 43:00.0 init finished in 0 msecs
POST: 0x75
POST: 0x75
PCI: 64:00.0 init
PCI: 64:00.0 init finished in 0 msecs
POST: 0x75
POST: 0x75
PCI: 85:00.0 init
PCI: 85:00.0 init finished in 0 msecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
smbus: PCI: 00:14.0[0]->I2C: 01:2f init
Set SMBUS controller to channel 1
Found 64 pin W83795G Nuvoton H/W Monitor
W83795G/ADG work in Thermal Cruise Mode
Fan	CTFS(celsius)	TTTI(celsius)
 1	90	50
 2	90	50
 3	90	50
 4	90	50
 5	90	50
 6	90	50
DTS1 current value: 17
DTS2 current value: 10
DTS3 current value: 0
DTS4 current value: 0
DTS5 current value: 0
DTS6 current value: 0
DTS7 current value: 0
DTS8 current value: 0
Set SMBUS controller to channel 0
I2C: 01:2f init finished in 334 msecs
POST: 0x75
POST: 0x75
POST: 0x75
PNP: 002e.2 init
PNP: 002e.2 init finished in 0 msecs
POST: 0x75
PNP: 002e.3 init
PNP: 002e.3 init finished in 0 msecs
POST: 0x75
PNP: 002e.5 init
w83667hg_a_init: Disable mouse controller.
PNP: 002e.5 init finished in 3 msecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PNP: 002e.a init
set power on after power fail
PNP: 002e.a init finished in 2 msecs
POST: 0x75
PNP: 002e.b init
PNP: 002e.b init finished in 0 msecs
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
POST: 0x75
PNP: 0ca2.0 init
IPMI: PNP KCS 0xca2
Get BMC self test result...BMC: Device Specific Error
wait_ibf timeout!
IPMI START WRITE failed
ipmi_kcs_send_message failed
IPMI: ipmi_get_device_id response truncated
PNP: 0ca2.0 init finished in 5013 msecs
POST: 0x75
PCI: e8:02.0 init
PCI: e8:02.0 init finished in 0 msecs
Devices initialized
Show all devs... After init.
Root Device: enabled 1
CPU_CLUSTER: 0: enabled 1
DOMAIN: 0000: enabled 1
APIC: 00: enabled 1
PCI: 00:18.0: enabled 1
PCI: 00:18.1: enabled 1
PCI: 00:18.2: enabled 1
PCI: 00:18.3: enabled 1
PCI: 00:18.4: enabled 1
PCI: 00:18.5: enabled 1
PCI: 00:19.0: enabled 1
PCI: 00:19.1: enabled 1
PCI: 00:19.2: enabled 1
PCI: 00:19.3: enabled 1
PCI: 00:19.4: enabled 1
PCI: 00:19.5: enabled 1
PCI: 00:1a.0: enabled 1
PCI: 00:1a.1: enabled 1
PCI: 00:1a.2: enabled 1
PCI: 00:1a.3: enabled 1
PCI: 00:1a.4: enabled 1
PCI: 00:1a.5: enabled 1
PCI: 00:1b.0: enabled 1
PCI: 00:1b.1: enabled 1
PCI: 00:1b.2: enabled 1
PCI: 00:1b.3: enabled 1
PCI: 00:1b.4: enabled 1
PCI: 00:1b.5: enabled 1
PCI: 00:00.0: enabled 1
PCI: 00:00.1: enabled 0
PCI: 00:00.2: enabled 1
PCI: 00:02.0: enabled 1
PCI: 00:03.0: enabled 0
PCI: 00:04.0: enabled 1
PCI: 00:05.0: enabled 0
PCI: 00:06.0: enabled 0
PCI: 00:07.0: enabled 0
PCI: 00:08.0: enabled 0
PCI: 00:09.0: enabled 1
PCI: 00:0a.0: enabled 1
PCI: 00:0b.0: enabled 1
PCI: 00:0c.0: enabled 1
PCI: 00:0d.0: enabled 1
PCI: 00:11.0: enabled 1
PCI: 00:12.0: enabled 1
PCI: 00:12.1: enabled 1
PCI: 00:12.2: enabled 1
PCI: 00:13.0: enabled 1
PCI: 00:13.1: enabled 1
PCI: 00:13.2: enabled 1
PCI: 00:14.0: enabled 1
PCI: 00:14.1: enabled 1
PCI: 00:14.2: enabled 1
PCI: 00:14.3: enabled 1
PCI: 00:14.4: enabled 1
PCI: 00:14.5: enabled 1
I2C: 01:2f: enabled 1
PNP: 002e.0: enabled 0
PNP: 002e.1: enabled 0
PNP: 002e.2: enabled 1
PNP: 002e.3: enabled 1
PNP: 002e.5: enabled 1
PNP: 002e.106: enabled 0
PNP: 002e.107: enabled 0
PNP: 002e.207: enabled 0
PNP: 002e.307: enabled 0
PNP: 002e.407: enabled 0
PNP: 002e.8: enabled 0
PNP: 002e.108: enabled 0
PNP: 002e.9: enabled 0
PNP: 002e.109: enabled 0
PNP: 002e.209: enabled 0
PNP: 002e.309: enabled 0
PNP: 002e.a: enabled 1
PNP: 002e.b: enabled 1
PNP: 002e.c: enabled 0
PNP: 002e.d: enabled 0
PNP: 002e.f: enabled 0
PNP: 0c31.0: enabled 1
PNP: 0ca2.0: enabled 0
PCI: e8:01.0: enabled 0
PCI: e8:02.0: enabled 1
PCI: e8:03.0: enabled 0
APIC: 01: enabled 1
APIC: 02: enabled 1
APIC: 03: enabled 1
APIC: 04: enabled 1
APIC: 05: enabled 1
APIC: 06: enabled 1
APIC: 07: enabled 1
APIC: 08: enabled 1
APIC: 09: enabled 1
APIC: 0a: enabled 1
APIC: 0b: enabled 1
APIC: 0c: enabled 1
APIC: 0d: enabled 1
APIC: 0e: enabled 1
APIC: 0f: enabled 1
APIC: 20: enabled 1
APIC: 21: enabled 1
APIC: 22: enabled 1
APIC: 23: enabled 1
APIC: 24: enabled 1
APIC: 25: enabled 1
APIC: 26: enabled 1
APIC: 27: enabled 1
APIC: 28: enabled 1
APIC: 29: enabled 1
APIC: 2a: enabled 1
APIC: 2b: enabled 1
APIC: 2c: enabled 1
APIC: 2d: enabled 1
APIC: 2e: enabled 1
APIC: 2f: enabled 1
PCI: 01:00.0: enabled 1
PCI: 01:00.1: enabled 1
NONE: enabled 1
PCI: 22:00.0: enabled 1
NONE: enabled 1
PCI: 43:00.0: enabled 1
NONE: enabled 1
PCI: 64:00.0: enabled 1
NONE: enabled 1
PCI: 85:00.0: enabled 1
NONE: enabled 1
NONE: enabled 1
NONE: enabled 1
BS: BS_DEV_INIT run times (exec / console): 11122 / 2001 ms
POST: 0x76
Finalize devices...
Devices finalized
BS: BS_POST_DEVICE run times (exec / console): 0 / 4 ms
POST: 0x77
BS: BS_OS_RESUME_CHECK run times (exec / console): 0 / 1 ms
POST: 0x79
POST: 0x9c
CBFS: Found 'fallback/dsdt.aml' @0x47380 size 0x1723 in mcache @0xbfffd190
CBFS: 'fallback/slic' not found.
ACPI: Writing ACPI tables at bfd78000.
ACPI:    * FACS
ACPI:    * DSDT
ACPI:    * FADT
ACPI: added table 1/32, length now 40
ACPI:     * SSDT
processor_brand=AMD Opteron(tm) Processor 6386 SE
Pstates algorithm ...
Pstate_freq[0] = 2800MHz	Pstate_power[0] = 7612mw
Pstate_latency[0] = 5us
Pstate_freq[1] = 2500MHz	Pstate_power[1] = 6615mw
Pstate_latency[1] = 5us
Pstate_freq[2] = 2200MHz	Pstate_power[2] = 5670mw
Pstate_latency[2] = 5us
Pstate_freq[3] = 1800MHz	Pstate_power[3] = 4370mw
Pstate_latency[3] = 5us
Pstate_freq[4] = 1400MHz	Pstate_power[4] = 3283mw
Pstate_latency[4] = 5us
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
PSS: 2800MHz power 7612 control 0x0 status 0x0
PSS: 2500MHz power 6615 control 0x1 status 0x1
PSS: 2200MHz power 5670 control 0x2 status 0x2
PSS: 1800MHz power 4370 control 0x3 status 0x3
PSS: 1400MHz power 3283 control 0x4 status 0x4
CBFS: 'pci1002,699f.rom' not found.
PCI Option ROM loading disabled for PCI: 01:00.0
PCI: 01:00.0: Missing PCI Option ROM
ACPI: added table 2/32, length now 44
ACPI:    * MCFG
ACPI: added table 3/32, length now 48
ACPI:    * MADT
ACPI: added table 4/32, length now 52
current = bfd7d040
ACPI:    * SRAT at bfd7d040
SRAT: lapic cpu_index=00, node_id=00, apic_id=00
SRAT: lapic cpu_index=01, node_id=00, apic_id=01
SRAT: lapic cpu_index=02, node_id=00, apic_id=02
SRAT: lapic cpu_index=03, node_id=00, apic_id=03
SRAT: lapic cpu_index=04, node_id=00, apic_id=04
SRAT: lapic cpu_index=05, node_id=00, apic_id=05
SRAT: lapic cpu_index=06, node_id=00, apic_id=06
SRAT: lapic cpu_index=07, node_id=00, apic_id=07
SRAT: lapic cpu_index=08, node_id=01, apic_id=08
SRAT: lapic cpu_index=09, node_id=01, apic_id=09
SRAT: lapic cpu_index=0a, node_id=01, apic_id=0a
SRAT: lapic cpu_index=0b, node_id=01, apic_id=0b
SRAT: lapic cpu_index=0c, node_id=01, apic_id=0c
SRAT: lapic cpu_index=0d, node_id=01, apic_id=0d
SRAT: lapic cpu_index=0e, node_id=01, apic_id=0e
SRAT: lapic cpu_index=0f, node_id=01, apic_id=0f
SRAT: lapic cpu_index=10, node_id=02, apic_id=20
SRAT: lapic cpu_index=11, node_id=02, apic_id=21
SRAT: lapic cpu_index=12, node_id=02, apic_id=22
SRAT: lapic cpu_index=13, node_id=02, apic_id=23
SRAT: lapic cpu_index=14, node_id=02, apic_id=24
SRAT: lapic cpu_index=15, node_id=02, apic_id=25
SRAT: lapic cpu_index=16, node_id=02, apic_id=26
SRAT: lapic cpu_index=17, node_id=02, apic_id=27
SRAT: lapic cpu_index=18, node_id=03, apic_id=28
SRAT: lapic cpu_index=19, node_id=03, apic_id=29
SRAT: lapic cpu_index=1a, node_id=03, apic_id=2a
SRAT: lapic cpu_index=1b, node_id=03, apic_id=2b
SRAT: lapic cpu_index=1c, node_id=03, apic_id=2c
SRAT: lapic cpu_index=1d, node_id=03, apic_id=2d
SRAT: lapic cpu_index=1e, node_id=03, apic_id=2e
SRAT: lapic cpu_index=1f, node_id=03, apic_id=2f
set_srat_mem: dev DOMAIN: 0000, res->index=0007 startk=00000000, sizek=00300000
set_srat_mem: dev DOMAIN: 0000, res->index=0008 startk=00400000, sizek=0fd00000
ACPI: added table 5/32, length now 56
ACPI:   * SLIT at bfd7d2c0
ACPI: added table 6/32, length now 60
ACPI:   * IVRS at bfd7d300
ACPI: added table 7/32, length now 64
ACPI:    * HPET
ACPI: added table 8/32, length now 68
ACPI:    * SPMI at bfd7d400
ACPI: added table 9/32, length now 72
CBFS: 'pci1002,699f.rom' not found.
PCI Option ROM loading disabled for PCI: 01:00.0
pci_rom_acpi_fill_vfct failed
ACPI: done.
ACPI tables: 21584 bytes.
smbios_write_tables: bfd77000
DOMAIN: 0000 (AMD Family 10h/15h Root Complex)
SMBIOS tables: 585 bytes.
Writing table forward entry at 0x00000500
Wrote coreboot table at: 0x00000500, 0x10 bytes, checksum 8004
Writing coreboot table at 0xbfd9c000
CBFS: Found 'cmos_layout.bin' @0x48c40 size 0xed0 in mcache @0xbfffd1e4
 0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
 1. 0000000000001000-000000000009ffff: RAM
 2. 00000000000a0000-00000000000fffff: RESERVED
 3. 0000000000100000-00000000bfd76fff: RAM
 4. 00000000bfd77000-00000000bfec0fff: CONFIGURATION TABLES
 5. 00000000bfec1000-00000000bffdcfff: RAMSTAGE
 6. 00000000bffdd000-00000000bfffffff: CONFIGURATION TABLES
 7. 00000000c0000000-00000000cfffffff: RESERVED
 8. 00000000fec00000-00000000fec00fff: RESERVED
 9. 00000000fec10000-00000000fec10fff: RESERVED
10. 00000000fec20000-00000000fec20fff: RESERVED
11. 00000000fed00000-00000000fed0ffff: RESERVED
12. 00000000ff000000-00000000ffffffff: RESERVED
13. 0000000100000000-0000004037ffffff: RAM
14. 0000004038000000-000000403fffffff: RESERVED
spi_init: SPI base fec10000
Manufacturer: ef
SF: Detected ef 4018 with sector size 0x1000, total 0x1000000
Wrote coreboot table at: 0xbfd9c000, 0x12c0 bytes, checksum 6088
coreboot table: 4824 bytes.
IMD ROOT    0. 0xbffff000 0x00001000
IMD SMALL   1. 0xbfffe000 0x00001000
RO MCACHE   2. 0xbfffd000 0x0000036c
FMAP        3. 0xbfffc000 0x00000356
TIME STAMP  4. 0xbfffb000 0x00000910
AMDMEM INFO 5. 0xbfff1000 0x000093fc
ROMSTG STCK 6. 0xbfff0000 0x00001000
AFTER CAR   7. 0xbffe6000 0x0000a000
57a9e102    8. 0xbffdd000 0x00008c38
RAMSTAGE    9. 0xbfec0000 0x0011d000
57a9e100   10. 0xbfda4000 0x0011b168
COREBOOT   11. 0xbfd9c000 0x00008000
ACPI       12. 0xbfd78000 0x00024000
SMBIOS     13. 0xbfd77000 0x00000800
IMD small region:
  IMD ROOT    0. 0xbfffec00 0x00000400
  ROMSTAGE    1. 0xbfffebe0 0x00000004
  57a9e002    2. 0xbfffebc0 0x00000018
  57a9e000    3. 0xbfffeba0 0x00000018
Memory and bus map for node 0:
DRAM [0x0000000000000000 - 0x000000103fffffff] - flags: RE, WE, Interleave No, Destination Node 0, Interleave select 0
DRAM [0x0000001040000000 - 0x000000203fffffff] - flags: RE, WE, Interleave No, Destination Node 1, Interleave select 0
DRAM [0x0000002040000000 - 0x000000303fffffff] - flags: RE, WE, Interleave No, Destination Node 2, Interleave select 0
DRAM [0x0000003040000000 - 0x000000403effffff] - flags: RE, WE, Interleave No, Destination Node 3, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 4, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 5, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 6, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 7, Interleave select 0
MMIO [0x00000000c0000000 - 0x00000000cfffffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x0000004040000000 - 0x00000040c01fffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x00000000d4000000 - 0x00000000d7efffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x00000000fec20000 - 0x00000000fec2ffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00001000 - 0x0000cfff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0xe8] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
System Address DRAM [0x0000000000000000 - 0x0000001038000000] - flags: Interleave No, Interleave select 0
Memory and bus map for node 1:
DRAM [0x0000000000000000 - 0x000000103fffffff] - flags: RE, WE, Interleave No, Destination Node 0, Interleave select 0
DRAM [0x0000001040000000 - 0x000000203fffffff] - flags: RE, WE, Interleave No, Destination Node 1, Interleave select 0
DRAM [0x0000002040000000 - 0x000000303fffffff] - flags: RE, WE, Interleave No, Destination Node 2, Interleave select 0
DRAM [0x0000003040000000 - 0x000000403effffff] - flags: RE, WE, Interleave No, Destination Node 3, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 4, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 5, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 6, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 7, Interleave select 0
MMIO [0x00000000c0000000 - 0x00000000cfffffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x0000004040000000 - 0x00000040c01fffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x00000000d4000000 - 0x00000000d7efffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x00000000fec20000 - 0x00000000fec2ffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00001000 - 0x0000cfff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0xe8] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
System Address DRAM [0x0000001040000000 - 0x0000002038000000] - flags: Interleave No, Interleave select 0
Memory and bus map for node 2:
DRAM [0x0000000000000000 - 0x000000103fffffff] - flags: RE, WE, Interleave No, Destination Node 0, Interleave select 0
DRAM [0x0000001040000000 - 0x000000203fffffff] - flags: RE, WE, Interleave No, Destination Node 1, Interleave select 0
DRAM [0x0000002040000000 - 0x000000303fffffff] - flags: RE, WE, Interleave No, Destination Node 2, Interleave select 0
DRAM [0x0000003040000000 - 0x000000403effffff] - flags: RE, WE, Interleave No, Destination Node 3, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 4, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 5, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 6, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 7, Interleave select 0
MMIO [0x00000000c0000000 - 0x00000000cfffffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x0000004040000000 - 0x00000040c01fffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x00000000d4000000 - 0x00000000d7efffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x00000000fec20000 - 0x00000000fec2ffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00001000 - 0x0000cfff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0xe8] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
System Address DRAM [0x0000002040000000 - 0x0000003038000000] - flags: Interleave No, Interleave select 0
Memory and bus map for node 3:
DRAM [0x0000000000000000 - 0x000000103fffffff] - flags: RE, WE, Interleave No, Destination Node 0, Interleave select 0
DRAM [0x0000001040000000 - 0x000000203fffffff] - flags: RE, WE, Interleave No, Destination Node 1, Interleave select 0
DRAM [0x0000002040000000 - 0x000000303fffffff] - flags: RE, WE, Interleave No, Destination Node 2, Interleave select 0
DRAM [0x0000003040000000 - 0x000000403effffff] - flags: RE, WE, Interleave No, Destination Node 3, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 4, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 5, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 6, Interleave select 0
DRAM [0x0000000000000000 - 0x0000000000000000] - flags: Interleave No, Destination Node 7, Interleave select 0
MMIO [0x00000000c0000000 - 0x00000000cfffffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x0000004040000000 - 0x00000040c01fffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x00000000d4000000 - 0x00000000d7efffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x00000000fec20000 - 0x00000000fec2ffff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
MMIO [0x0000000000000000 - 0x0000000000000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00001000 - 0x0000cfff] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
IO [0x00000000 - 0x00000000] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0xe8] - flags: RE, WE, Destination Node 0, Destination Link 1 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
Bus [0x00 - 0x00] - flags: Destination Node 0, Destination Link 0 sublink 0
System Address DRAM [0x0000003040000000 - 0x0000004038000000] - flags: Interleave No, Interleave select 0
0x0000000000000508: IA32_MTRRCAP: WC, FIX, 8 variable MTRRs
0x0000000000000c06: IA32_MTRR_DEF_TYPE: E, FE, WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX64K_00000
    0x00000000 - 0x0007ffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX16K_80000
    0x00080000 - 0x0009ffff: WB
0x0000000000000000: IA32_MTRR_FIX16K_A0000
    0x000a0000 - 0x000bffff: UC
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C0000
    0x000c0000 - 0x000c7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_C8000
    0x000c8000 - 0x000cffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D0000
    0x000d0000 - 0x000d7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_D8000
    0x000d8000 - 0x000dffff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E0000
    0x000e0000 - 0x000e7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_E8000
    0x000e8000 - 0x000effff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F0000
    0x000f0000 - 0x000f7fff: WB
0x1e1e1e1e1e1e1e1e: IA32_MTRR_FIX4K_F8000
    0x000f8000 - 0x000fffff: WB
0x00000000c0000000: PHYBASE0: Address = 0x00000000c0000000, UC
0x0000ffffc0000800: PHYMASK0: Length  = 0x0000000040000000, Valid
0x0000000000000000: PHYBASE1
0x0000000000000000: PHYMASK1: Disabled
0x0000000000000000: PHYBASE2
0x0000000000000000: PHYMASK2: Disabled
0x0000000000000000: PHYBASE3
0x0000000000000000: PHYMASK3: Disabled
0x0000000000000000: PHYBASE4
0x0000000000000000: PHYMASK4: Disabled
0x0000000000000000: PHYBASE5
0x0000000000000000: PHYMASK5: Disabled
0x0000000000000000: PHYBASE6
0x0000000000000000: PHYMASK6: Disabled
0x0000000000000000: PHYBASE7
0x0000000000000000: PHYMASK7: Disabled
BS: BS_WRITE_TABLES run times (exec / console): 4 / 1863 ms
POST: 0x7a
CBFS: Found 'fallback/payload' @0x4ecc0 size 0x110ae in mcache @0xbfffd250
Checking segment from ROM address 0xffc57cec
Payload being loaded at below 1MiB without region being marked as RAM usable.
Checking segment from ROM address 0xffc57d08
Loading segment from ROM address 0xffc57cec
  code (compression=1)
  New segment dstaddr 0x000df960 memsize 0x206a0 srcaddr 0xffc57d24 filesize 0x11076
Loading Segment: addr: 0x000df960 memsz: 0x00000000000206a0 filesz: 0x0000000000011076
using LZMA
[ 0x000df960, 00100000, 0x00100000) <- ffc57d24
Loading segment from ROM address 0xffc57d08
  Entry Point 0x000fd24d
Loaded segments
BS: BS_PAYLOAD_LOAD run times (exec / console): 22 / 45 ms
POST: 0x7b
Jumping to boot code at 0x000fd24d(0xbfd9c000)
POST: 0xf8
CPU0: stack: 0xbff16000 - 0xbff17000, lowest used address 0xbff16938, stack used: 1736 bytes
SeaBIOS (version rel-1.14.0-0-g155821a)
BUILD: gcc: (coreboot toolchain v2021-09-23_b0d87f753c) 11.2.0 binutils: (GNU Binutils) 2.37
Found mainboard ASUS KGPE-D16
Relocating init from 0x000e10a0 to 0xbfd29be0 (size 54144)
Found CBFS header at 0xffc0902c
multiboot: eax=bfef5478, ebx=bfef5444
Found 53 PCI devices (max PCI bus is e8)
Copying SMBIOS entry point from 0xbfd77000 to 0x000f62e0
Copying ACPI RSDP from 0xbfd78000 to 0x000f62b0
table(50434146)=0xbfd799b0 (via xsdt)
Using pmtimer, ioport 0x820
Scan for VGA option rom
sercon: using ioport 0x3f8
sercon: configuring as primary display
Turning on vga text mode console
c[?7l[2J[0mSeaBIOS (version rel-1.14.0-0-g155821aEHCI init on dev 00:12.2 (regs=0xd7e0f020)
EHCI init on dev 00:13.2 (regs=0xd7e10020)
OHCI init on dev 00:12.0 (regs=0xd7e08000)
OHCI init on dev 00:12.1 (regs=0xd7e09000)
OHCI init on dev 00:13.0 (regs=0xd7e0a000)
OHCI init on dev 00:13.1 (regs=0xd7e0b000)
OHCI init on dev 00:14.5 (regs=0xd7e0d000)
ATA controller 1 at c030/c048/0 (irq 0 dev a1)
ATA controller 2 at c038/c04c/0 (irq 0 dev a1)
AHCI controller at 00:11.0, iobase 0xd7e0e000, irq 0
Searching bootorder for: HALT
Got ps2 nak (status=51)
Found 0 lpt ports
Found 2 serial ports
)
Searching bootorder for: /pci@i0cf8/pci-bridge@b/*@0
USB keyboard initialized
Searching bootorder for: /pci@i0cf8/usb@12,2/storage@3/*@0/*@0,0
Searching bootorder for: /pci@i0cf8/usb@12,2/usb-*@3
USB MSC vendor='Samsung' product='Flash Drive FIT' rev='1100' type=0 removable=1
USB MSC blksize=512 sectors=62656641
All threads complete.
Scan for option roms

Press ESC for boot menu.

No VBE2 found.
Searching bootorder for: HALT
drive 0x000f61e0: PCHS=0/0/0 translation=lba LCHS=1024/255/63 s=62656641
drive 0x000f6210: PCHS=0/0/0 translation=lba LCHS=1024/255/63 s=976773168
Space available for UMB: c0000-ed000, f5b00-f61e0
Returned 217088 bytes of ZoneHigh
e820 map has 12 items:
  0: 0000000000000000 - 000000000009fc00 = 1 RAM
  1: 000000000009fc00 - 00000000000a0000 = 2 RESERVED
  2: 00000000000f0000 - 0000000000100000 = 2 RESERVED
  3: 0000000000100000 - 00000000bfd6c000 = 1 RAM
  4: 00000000bfd6c000 - 00000000d0000000 = 2 RESERVED
  5: 00000000fec00000 - 00000000fec01000 = 2 RESERVED
  6: 00000000fec10000 - 00000000fec11000 = 2 RESERVED
  7: 00000000fec20000 - 00000000fec21000 = 2 RESERVED
  8: 00000000fed00000 - 00000000fed10000 = 2 RESERVED
  9: 00000000ff000000 - 0000000100000000 = 2 RESERVED
  10: 0000000100000000 - 0000004038000000 = 1 RAM
  11: 0000004038000000 - 0000004040000000 = 2 RESERVED
enter handle_19:
  NULL
Booting from Hard Disk..Booting from 0000:7c00
