[05/28 11:48:43      0s] 
[05/28 11:48:43      0s] Cadence Innovus(TM) Implementation System.
[05/28 11:48:43      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/28 11:48:43      0s] 
[05/28 11:48:43      0s] Version:	v20.10-p004_1, built Thu May 7 20:02:41 PDT 2020
[05/28 11:48:43      0s] Options:	
[05/28 11:48:43      0s] Date:		Sat May 28 11:48:43 2022
[05/28 11:48:43      0s] Host:		cad16 (x86_64 w/Linux 3.10.0-1160.59.1.el7.x86_64) (6cores*24cpus*Intel(R) Xeon(R) CPU E5-2620 0 @ 2.00GHz 15360KB)
[05/28 11:48:43      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[05/28 11:48:43      0s] 
[05/28 11:48:43      0s] License:
[05/28 11:48:44      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[05/28 11:48:44      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/28 11:49:24     17s] **WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[05/28 11:49:27     18s] @(#)CDS: Innovus v20.10-p004_1 (64bit) 05/07/2020 20:02 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/28 11:49:27     18s] @(#)CDS: NanoRoute 20.10-p004_1 NR200413-0234/20_10-UB (database version 18.20.505) {superthreading v1.69}
[05/28 11:49:27     18s] @(#)CDS: AAE 20.10-p005 (64bit) 05/07/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/28 11:49:27     18s] @(#)CDS: CTE 20.10-p005_1 () Apr 14 2020 09:14:28 ( )
[05/28 11:49:27     18s] @(#)CDS: SYNTECH 20.10-b004_1 () Mar 12 2020 22:18:21 ( )
[05/28 11:49:27     18s] @(#)CDS: CPE v20.10-p006
[05/28 11:49:27     18s] @(#)CDS: IQuantus/TQuantus 19.1.3-s155 (64bit) Sun Nov 3 18:26:52 PST 2019 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/28 11:49:27     18s] @(#)CDS: OA 22.60-p028 Tue Dec  3 14:08:48 2019
[05/28 11:49:27     18s] @(#)CDS: SGN 19.10-d001 (24-May-2019) (64 bit executable, Qt5.9.0)
[05/28 11:49:27     18s] @(#)CDS: RCDB 11.15.0
[05/28 11:49:27     18s] @(#)CDS: STYLUS 20.10-p002_1 (03/12/2020 10:11 PDT)
[05/28 11:49:27     18s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_6864_cad16_b08189_c8ePVQ.

[05/28 11:49:27     18s] Change the soft stacksize limit to 0.2%RAM (80 mbytes). Set global soft_stack_size_limit to change the value.
[05/28 11:49:33     20s] 
[05/28 11:49:33     20s] **INFO:  MMMC transition support version v31-84 
[05/28 11:49:33     20s] 
[05/28 11:49:33     20s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/28 11:49:33     20s] <CMD> suppressMessage ENCEXT-2799
[05/28 11:49:33     20s] <CMD> win
[05/28 11:51:22     36s] <CMD> set init_gnd_net GND
[05/28 11:51:22     36s] <CMD> set init_lef_file {lef/header6_V55_20ka_cic.lef lef/fsa0m_a_generic_core.lef lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef lef/fsa0m_a_t33_generic_io.lef lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef lef/BONDPAD.lef}
[05/28 11:51:22     36s] <CMD> set init_verilog design/CHIP_syn.v
[05/28 11:51:22     36s] <CMD> set init_mmmc_file mmmc.view
[05/28 11:51:22     36s] <CMD> set init_io_file design/CHIP.ioc
[05/28 11:51:22     36s] <CMD> set init_top_cell CHIP
[05/28 11:51:22     36s] <CMD> set init_pwr_net VCC
[05/28 11:51:22     36s] <CMD> init_design
[05/28 11:51:23     36s] #% Begin Load MMMC data ... (date=05/28 11:51:23, mem=568.4M)
[05/28 11:51:23     36s] #% End Load MMMC data ... (date=05/28 11:51:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=568.6M, current mem=568.6M)
[05/28 11:51:23     36s] 
[05/28 11:51:23     36s] Loading LEF file lef/header6_V55_20ka_cic.lef ...
[05/28 11:51:23     36s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[05/28 11:51:23     36s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[05/28 11:51:23     36s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/header6_V55_20ka_cic.lef at line 1290.
[05/28 11:51:23     36s] 
[05/28 11:51:23     36s] Loading LEF file lef/fsa0m_a_generic_core.lef ...
[05/28 11:51:23     36s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[05/28 11:51:23     36s] The LEF parser will ignore this statement.
[05/28 11:51:23     36s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file lef/fsa0m_a_generic_core.lef at line 1.
[05/28 11:51:23     36s] Set DBUPerIGU to M2 pitch 620.
[05/28 11:51:23     36s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/fsa0m_a_generic_core.lef at line 40071.
[05/28 11:51:23     36s] 
[05/28 11:51:23     36s] Loading LEF file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef ...
[05/28 11:51:23     36s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-119' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-119' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-119' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-119' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-119' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-119' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-58):	MACRO 'AN2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-58' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-58):	MACRO 'AN2B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-58' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-58):	MACRO 'AN2B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-58' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-58):	MACRO 'AN2B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-58' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-58):	MACRO 'AN2B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-58' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-58):	MACRO 'AN2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-58' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-58):	MACRO 'AN2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-58' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-58):	MACRO 'AN2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-58' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-58):	MACRO 'AN3' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-58' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-58):	MACRO 'AN3B1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-58' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-58):	MACRO 'AN3B1P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-58' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-58):	MACRO 'AN3B1S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-58' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-58):	MACRO 'AN3B1T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-58' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-58):	MACRO 'AN3B2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-58' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-58):	MACRO 'AN3B2P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-58' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-58):	MACRO 'AN3B2S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-58' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-58):	MACRO 'AN3B2T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-58' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-58):	MACRO 'AN3P' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-58' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-58):	MACRO 'AN3S' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-58' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-58):	MACRO 'AN3T' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-58' for more detail.
[05/28 11:51:23     36s] **WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
[05/28 11:51:23     36s] To increase the message display limit, refer to the product command reference manual.
[05/28 11:51:23     36s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/28 11:51:23     36s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/28 11:51:23     36s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[05/28 11:51:23     36s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[05/28 11:51:23     36s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[05/28 11:51:23     36s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_GENERIC_CORE_ANT_V55.lef at line 16493.
[05/28 11:51:23     36s] 
[05/28 11:51:23     36s] Loading LEF file lef/fsa0m_a_t33_generic_io.lef ...
[05/28 11:51:23     36s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[05/28 11:51:23     36s] The LEF parser will ignore this statement.
[05/28 11:51:23     36s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file lef/fsa0m_a_t33_generic_io.lef at line 1.
[05/28 11:51:23     36s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file lef/fsa0m_a_t33_generic_io.lef at line 2034.
[05/28 11:51:23     36s] 
[05/28 11:51:23     36s] Loading LEF file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef ...
[05/28 11:51:23     36s] **WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-119' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-119' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-119' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-119' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-119' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-119' for more detail.
[05/28 11:51:23     36s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/28 11:51:23     36s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/28 11:51:23     36s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
[05/28 11:51:23     36s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[05/28 11:51:23     36s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[05/28 11:51:23     36s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/FSA0M_A_T33_GENERIC_IO_ANT_V55.lef at line 791.
[05/28 11:51:23     36s] 
[05/28 11:51:23     36s] Loading LEF file lef/BONDPAD.lef ...
[05/28 11:51:23     36s] WARNING (LEFPARS-2002): NAMESCASESENSITIVE is a required statement on LEF file with version 5.5 and earlier.
[05/28 11:51:23     36s] Without NAMESCASESENSITIVE defined, the LEF file is technically incorrect.
[05/28 11:51:23     36s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
[05/28 11:51:23     36s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/28 11:51:23     36s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/28 11:51:23     36s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
[05/28 11:51:23     36s] WARNING (LEFPARS-2004): DIVIDERCHAR is a required statementon LEF file with version 5.5 and earlier.
[05/28 11:51:23     36s] Without DIVIDECHAR defined, the LEF file is technically incorrect.
[05/28 11:51:23     36s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file lef/BONDPAD.lef at line 123.
[05/28 11:51:23     36s] **WARN: (IMPLF-61):	392 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
[05/28 11:51:23     36s] Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
[05/28 11:51:23     36s] Type 'man IMPLF-61' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/28 11:51:23     36s] Type 'man IMPLF-200' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-200):	Pin 'IO' in macro 'ZMA2GSC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/28 11:51:23     36s] Type 'man IMPLF-200' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/28 11:51:23     36s] Type 'man IMPLF-200' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-200):	Pin 'I' in macro 'XMC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/28 11:51:23     36s] Type 'man IMPLF-200' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOD' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/28 11:51:23     36s] Type 'man IMPLF-200' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-200):	Pin 'GNDO' in macro 'GNDIOC' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/28 11:51:23     36s] Type 'man IMPLF-200' for more detail.
[05/28 11:51:23     36s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[05/28 11:51:23     36s] Type 'man IMPLF-200' for more detail.
[05/28 11:51:23     36s] 
[05/28 11:51:23     36s] viaInitial starts at Sat May 28 11:51:23 2022
viaInitial ends at Sat May 28 11:51:23 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/28 11:51:23     36s] Loading view definition file from mmmc.view
[05/28 11:51:23     36s] Reading lib_max timing library '/home/raid7_2/userb08/b08189/final/apr/apr_final/lib/fsa0m_a_generic_core_ss1p62v125c.lib' ...
[05/28 11:51:24     37s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/userb08/b08189/final/apr/apr_final/lib/fsa0m_a_generic_core_ss1p62v125c.lib)
[05/28 11:51:24     37s] Read 382 cells in library 'fsa0m_a_generic_core_ss1p62v125c' 
[05/28 11:51:24     37s] Reading lib_max timing library '/home/raid7_2/userb08/b08189/final/apr/apr_final/lib/fsa0m_a_t33_generic_io_ss1p62v125c.lib' ...
[05/28 11:51:24     38s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ss1p62v125c' 
[05/28 11:51:24     38s] Reading lib_min timing library '/home/raid7_2/userb08/b08189/final/apr/apr_final/lib/fsa0m_a_generic_core_ff1p98vm40c.lib' ...
[05/28 11:51:25     39s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/raid7_2/userb08/b08189/final/apr/apr_final/lib/fsa0m_a_generic_core_ff1p98vm40c.lib)
[05/28 11:51:25     39s] Read 382 cells in library 'fsa0m_a_generic_core_ff1p98vm40c' 
[05/28 11:51:25     39s] Reading lib_min timing library '/home/raid7_2/userb08/b08189/final/apr/apr_final/lib/fsa0m_a_t33_generic_io_ff1p98vm40c.lib' ...
[05/28 11:51:26     39s] Read 6 cells in library 'fsa0m_a_t33_generic_io_ff1p98vm40c' 
[05/28 11:51:26     39s] Ending "PreSetAnalysisView" (total cpu=0:00:03.0, real=0:00:03.0, peak res=670.8M, current mem=590.5M)
[05/28 11:51:26     39s] *** End library_loading (cpu=0.05min, real=0.05min, mem=20.9M, fe_cpu=0.66min, fe_real=2.72min, fe_mem=826.7M) ***
[05/28 11:51:26     39s] #% Begin Load netlist data ... (date=05/28 11:51:26, mem=590.3M)
[05/28 11:51:26     39s] *** Begin netlist parsing (mem=826.7M) ***
[05/28 11:51:26     39s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4T' is defined in LEF but not in the timing library.
[05/28 11:51:26     39s] Type 'man IMPVL-159' for more detail.
[05/28 11:51:26     39s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4T' is defined in LEF but not in the timing library.
[05/28 11:51:26     39s] Type 'man IMPVL-159' for more detail.
[05/28 11:51:26     39s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4S' is defined in LEF but not in the timing library.
[05/28 11:51:26     39s] Type 'man IMPVL-159' for more detail.
[05/28 11:51:26     39s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4S' is defined in LEF but not in the timing library.
[05/28 11:51:26     39s] Type 'man IMPVL-159' for more detail.
[05/28 11:51:26     39s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4P' is defined in LEF but not in the timing library.
[05/28 11:51:26     39s] Type 'man IMPVL-159' for more detail.
[05/28 11:51:26     39s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4P' is defined in LEF but not in the timing library.
[05/28 11:51:26     39s] Type 'man IMPVL-159' for more detail.
[05/28 11:51:26     39s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR4' is defined in LEF but not in the timing library.
[05/28 11:51:26     39s] Type 'man IMPVL-159' for more detail.
[05/28 11:51:26     39s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR4' is defined in LEF but not in the timing library.
[05/28 11:51:26     39s] Type 'man IMPVL-159' for more detail.
[05/28 11:51:26     39s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3T' is defined in LEF but not in the timing library.
[05/28 11:51:26     39s] Type 'man IMPVL-159' for more detail.
[05/28 11:51:26     39s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3T' is defined in LEF but not in the timing library.
[05/28 11:51:26     39s] Type 'man IMPVL-159' for more detail.
[05/28 11:51:26     39s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3S' is defined in LEF but not in the timing library.
[05/28 11:51:26     39s] Type 'man IMPVL-159' for more detail.
[05/28 11:51:26     39s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3S' is defined in LEF but not in the timing library.
[05/28 11:51:26     39s] Type 'man IMPVL-159' for more detail.
[05/28 11:51:26     39s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3P' is defined in LEF but not in the timing library.
[05/28 11:51:26     39s] Type 'man IMPVL-159' for more detail.
[05/28 11:51:26     39s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3P' is defined in LEF but not in the timing library.
[05/28 11:51:26     39s] Type 'man IMPVL-159' for more detail.
[05/28 11:51:26     39s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR3' is defined in LEF but not in the timing library.
[05/28 11:51:26     39s] Type 'man IMPVL-159' for more detail.
[05/28 11:51:26     39s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR3' is defined in LEF but not in the timing library.
[05/28 11:51:26     39s] Type 'man IMPVL-159' for more detail.
[05/28 11:51:26     39s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[05/28 11:51:26     39s] Type 'man IMPVL-159' for more detail.
[05/28 11:51:26     39s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HT' is defined in LEF but not in the timing library.
[05/28 11:51:26     39s] Type 'man IMPVL-159' for more detail.
[05/28 11:51:26     39s] **WARN: (IMPVL-159):	Pin 'GND' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[05/28 11:51:26     39s] Type 'man IMPVL-159' for more detail.
[05/28 11:51:26     39s] **WARN: (IMPVL-159):	Pin 'VCC' of cell 'XOR2HS' is defined in LEF but not in the timing library.
[05/28 11:51:26     39s] Type 'man IMPVL-159' for more detail.
[05/28 11:51:26     39s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[05/28 11:51:26     39s] To increase the message display limit, refer to the product command reference manual.
[05/28 11:51:26     39s] Created 388 new cells from 4 timing libraries.
[05/28 11:51:26     39s] Reading netlist ...
[05/28 11:51:26     39s] Backslashed names will retain backslash and a trailing blank character.
[05/28 11:51:26     39s] Reading verilog netlist 'design/CHIP_syn.v'
[05/28 11:51:26     39s] 
[05/28 11:51:26     39s] *** Memory Usage v#1 (Current mem = 828.734M, initial mem = 268.250M) ***
[05/28 11:51:26     39s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=828.7M) ***
[05/28 11:51:26     39s] #% End Load netlist data ... (date=05/28 11:51:26, total cpu=0:00:00.2, real=0:00:00.0, peak res=606.6M, current mem=606.6M)
[05/28 11:51:26     39s] Set top cell to CHIP.
[05/28 11:51:26     40s] Hooked 776 DB cells to tlib cells.
[05/28 11:51:26     40s] Ending "BindLib:" (total cpu=0:00:00.3, real=0:00:00.0, peak res=627.8M, current mem=627.8M)
[05/28 11:51:26     40s] Starting recursive module instantiation check.
[05/28 11:51:26     40s] No recursion found.
[05/28 11:51:26     40s] Building hierarchical netlist for Cell CHIP ...
[05/28 11:51:27     40s] *** Netlist is unique.
[05/28 11:51:27     40s] Setting Std. cell height to 5040 DBU (smallest netlist inst).
[05/28 11:51:27     40s] ** info: there are 824 modules.
[05/28 11:51:27     40s] ** info: there are 21615 stdCell insts.
[05/28 11:51:27     40s] ** info: there are 30 Pad insts.
[05/28 11:51:27     40s] 
[05/28 11:51:27     40s] *** Memory Usage v#1 (Current mem = 883.660M, initial mem = 268.250M) ***
[05/28 11:51:27     40s] Reading IO assignment file "design/CHIP.ioc" ...
[05/28 11:51:27     40s] Adjusting Core to Bottom to: 0.4400.
[05/28 11:51:27     40s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 11:51:27     40s] Type 'man IMPFP-3961' for more detail.
[05/28 11:51:27     40s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 11:51:27     40s] Type 'man IMPFP-3961' for more detail.
[05/28 11:51:27     40s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 11:51:27     40s] Type 'man IMPFP-3961' for more detail.
[05/28 11:51:27     40s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 11:51:27     40s] Type 'man IMPFP-3961' for more detail.
[05/28 11:51:27     40s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 11:51:27     40s] Type 'man IMPFP-3961' for more detail.
[05/28 11:51:27     40s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 11:51:27     40s] Type 'man IMPFP-3961' for more detail.
[05/28 11:51:27     40s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 11:51:27     40s] Type 'man IMPFP-3961' for more detail.
[05/28 11:51:27     40s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 11:51:27     40s] Type 'man IMPFP-3961' for more detail.
[05/28 11:51:27     40s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[05/28 11:51:27     40s] Set Default Net Delay as 1000 ps.
[05/28 11:51:27     40s] Set Default Net Load as 0.5 pF. 
[05/28 11:51:27     40s] Set Default Input Pin Transition as 0.1 ps.
[05/28 11:51:27     40s] Extraction setup Started 
[05/28 11:51:27     40s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/28 11:51:27     40s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[05/28 11:51:27     40s] Type 'man IMPEXT-6202' for more detail.
[05/28 11:51:27     40s] Reading Capacitance Table File u18_Faraday.CapTbl ...
[05/28 11:51:27     40s] Cap table was created using Encounter 13.13-s017_1.
[05/28 11:51:27     40s] Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
[05/28 11:51:27     40s] Reading Capacitance Table File u18_Faraday.CapTbl ...
[05/28 11:51:27     40s] Cap table was created using Encounter 13.13-s017_1.
[05/28 11:51:27     40s] Process name: MIXED_MODE_RFCMOS18_1P6M_MMC_TOP_METAL20_6K.
[05/28 11:51:27     40s] Importing multi-corner RC tables ... 
[05/28 11:51:27     40s] Summary of Active RC-Corners : 
[05/28 11:51:27     40s]  
[05/28 11:51:27     40s]  Analysis View: av_func_mode_max
[05/28 11:51:27     40s]     RC-Corner Name        : RC_worst
[05/28 11:51:27     40s]     RC-Corner Index       : 0
[05/28 11:51:27     40s]     RC-Corner Temperature : 25 Celsius
[05/28 11:51:27     40s]     RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
[05/28 11:51:27     40s]     RC-Corner PreRoute Res Factor         : 1
[05/28 11:51:27     40s]     RC-Corner PreRoute Cap Factor         : 1
[05/28 11:51:27     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/28 11:51:27     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/28 11:51:27     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/28 11:51:27     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/28 11:51:27     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/28 11:51:27     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/28 11:51:27     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/28 11:51:27     40s]     RC-Corner Technology file: 'FireIce/icecaps.tch'
[05/28 11:51:27     40s]  
[05/28 11:51:27     40s]  Analysis View: av_scan_mode_max
[05/28 11:51:27     40s]     RC-Corner Name        : RC_worst
[05/28 11:51:27     40s]     RC-Corner Index       : 0
[05/28 11:51:27     40s]     RC-Corner Temperature : 25 Celsius
[05/28 11:51:27     40s]     RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
[05/28 11:51:27     40s]     RC-Corner PreRoute Res Factor         : 1
[05/28 11:51:27     40s]     RC-Corner PreRoute Cap Factor         : 1
[05/28 11:51:27     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/28 11:51:27     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/28 11:51:27     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/28 11:51:27     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/28 11:51:27     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/28 11:51:27     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/28 11:51:27     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/28 11:51:27     40s]     RC-Corner Technology file: 'FireIce/icecaps.tch'
[05/28 11:51:27     40s]  
[05/28 11:51:27     40s]  Analysis View: av_func_mode_min
[05/28 11:51:27     40s]     RC-Corner Name        : RC_best
[05/28 11:51:27     40s]     RC-Corner Index       : 1
[05/28 11:51:27     40s]     RC-Corner Temperature : 25 Celsius
[05/28 11:51:27     40s]     RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
[05/28 11:51:27     40s]     RC-Corner PreRoute Res Factor         : 1
[05/28 11:51:27     40s]     RC-Corner PreRoute Cap Factor         : 1
[05/28 11:51:27     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/28 11:51:27     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/28 11:51:27     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/28 11:51:27     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/28 11:51:27     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/28 11:51:27     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/28 11:51:27     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/28 11:51:27     40s]     RC-Corner Technology file: 'FireIce/icecaps.tch'
[05/28 11:51:27     40s]  
[05/28 11:51:27     40s]  Analysis View: av_scan_mode_min
[05/28 11:51:27     40s]     RC-Corner Name        : RC_best
[05/28 11:51:27     40s]     RC-Corner Index       : 1
[05/28 11:51:27     40s]     RC-Corner Temperature : 25 Celsius
[05/28 11:51:27     40s]     RC-Corner Cap Table   : 'u18_Faraday.CapTbl'
[05/28 11:51:27     40s]     RC-Corner PreRoute Res Factor         : 1
[05/28 11:51:27     40s]     RC-Corner PreRoute Cap Factor         : 1
[05/28 11:51:27     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/28 11:51:27     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/28 11:51:27     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/28 11:51:27     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/28 11:51:27     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/28 11:51:27     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/28 11:51:27     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/28 11:51:27     40s]     RC-Corner Technology file: 'FireIce/icecaps.tch'
[05/28 11:51:27     40s] Technology file 'FireIce/icecaps.tch' associated with first view 'av_func_mode_max' will be used as the primary corner for the multi-corner extraction.
[05/28 11:51:27     40s] LayerId::1 widthSet size::4
[05/28 11:51:27     40s] LayerId::2 widthSet size::4
[05/28 11:51:27     40s] LayerId::3 widthSet size::4
[05/28 11:51:27     40s] LayerId::4 widthSet size::4
[05/28 11:51:27     40s] LayerId::5 widthSet size::4
[05/28 11:51:27     40s] LayerId::6 widthSet size::2
[05/28 11:51:27     40s] Updating RC grid for preRoute extraction ...
[05/28 11:51:27     40s] Initializing multi-corner capacitance tables ... 
[05/28 11:51:27     40s] Initializing multi-corner resistance tables ...
[05/28 11:51:27     40s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 11:51:27     40s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 11:51:27     40s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 80 ; 
[05/28 11:51:27     40s] *Info: initialize multi-corner CTS.
[05/28 11:51:27     40s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=820.3M, current mem=648.9M)
[05/28 11:51:27     41s] Reading timing constraints file 'design/CHIP.sdc' ...
[05/28 11:51:27     41s] Current (total cpu=0:00:41.1, real=0:02:44, peak res=834.5M, current mem=834.5M)
[05/28 11:51:27     41s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File design/CHIP.sdc, Line 8).
[05/28 11:51:27     41s] 
[05/28 11:51:27     41s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File design/CHIP.sdc, Line 29).
[05/28 11:51:27     41s] 
[05/28 11:51:27     41s] INFO (CTE): Reading of timing constraints file design/CHIP.sdc completed, with 2 WARNING
[05/28 11:51:27     41s] WARNING (CTE-25): Line: 11 of File design/CHIP.sdc : Skipped unsupported command: set_max_area
[05/28 11:51:27     41s] 
[05/28 11:51:27     41s] 
[05/28 11:51:28     41s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=854.1M, current mem=854.1M)
[05/28 11:51:28     41s] Current (total cpu=0:00:41.2, real=0:02:45, peak res=854.1M, current mem=854.1M)
[05/28 11:51:28     41s] Reading timing constraints file 'design/CHIP.sdc' ...
[05/28 11:51:28     41s] Current (total cpu=0:00:41.2, real=0:02:45, peak res=854.1M, current mem=854.1M)
[05/28 11:51:28     41s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File design/CHIP.sdc, Line 8).
[05/28 11:51:28     41s] 
[05/28 11:51:28     41s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File design/CHIP.sdc, Line 29).
[05/28 11:51:28     41s] 
[05/28 11:51:28     41s] INFO (CTE): Reading of timing constraints file design/CHIP.sdc completed, with 2 WARNING
[05/28 11:51:28     41s] WARNING (CTE-25): Line: 11 of File design/CHIP.sdc : Skipped unsupported command: set_max_area
[05/28 11:51:28     41s] 
[05/28 11:51:28     41s] 
[05/28 11:51:28     41s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=854.4M, current mem=854.4M)
[05/28 11:51:28     41s] Current (total cpu=0:00:41.3, real=0:02:45, peak res=854.4M, current mem=854.4M)
[05/28 11:51:28     41s] Creating Cell Server ...(0, 1, 1, 1)
[05/28 11:51:28     41s] Summary for sequential cells identification: 
[05/28 11:51:28     41s]   Identified SBFF number: 42
[05/28 11:51:28     41s]   Identified MBFF number: 0
[05/28 11:51:28     41s]   Identified SB Latch number: 0
[05/28 11:51:28     41s]   Identified MB Latch number: 0
[05/28 11:51:28     41s]   Not identified SBFF number: 10
[05/28 11:51:28     41s]   Not identified MBFF number: 0
[05/28 11:51:28     41s]   Not identified SB Latch number: 0
[05/28 11:51:28     41s]   Not identified MB Latch number: 0
[05/28 11:51:28     41s]   Number of sequential cells which are not FFs: 27
[05/28 11:51:28     41s] Total number of combinational cells: 290
[05/28 11:51:28     41s] Total number of sequential cells: 79
[05/28 11:51:28     41s] Total number of tristate cells: 13
[05/28 11:51:28     41s] Total number of level shifter cells: 0
[05/28 11:51:28     41s] Total number of power gating cells: 0
[05/28 11:51:28     41s] Total number of isolation cells: 0
[05/28 11:51:28     41s] Total number of power switch cells: 0
[05/28 11:51:28     41s] Total number of pulse generator cells: 0
[05/28 11:51:28     41s] Total number of always on buffers: 0
[05/28 11:51:28     41s] Total number of retention cells: 0
[05/28 11:51:28     41s] List of usable buffers: BUF1 BUF12CK BUF1S BUF1CK BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK
[05/28 11:51:28     41s] Total number of usable buffers: 14
[05/28 11:51:28     41s] List of unusable buffers:
[05/28 11:51:28     41s] Total number of unusable buffers: 0
[05/28 11:51:28     41s] List of usable inverters: INV1 INV12 INV12CK INV1CK INV1S INV2 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK
[05/28 11:51:28     41s] Total number of usable inverters: 15
[05/28 11:51:28     41s] List of unusable inverters:
[05/28 11:51:28     41s] Total number of unusable inverters: 0
[05/28 11:51:28     41s] List of identified usable delay cells: DELA DELC DELB
[05/28 11:51:28     41s] Total number of identified usable delay cells: 3
[05/28 11:51:28     41s] List of identified unusable delay cells:
[05/28 11:51:28     41s] Total number of identified unusable delay cells: 0
[05/28 11:51:28     41s] Creating Cell Server, finished. 
[05/28 11:51:28     41s] 
[05/28 11:51:28     41s] Deleting Cell Server ...
[05/28 11:51:28     41s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=876.2M, current mem=876.2M)
[05/28 11:51:28     41s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 11:51:28     41s] Summary for sequential cells identification: 
[05/28 11:51:28     41s]   Identified SBFF number: 42
[05/28 11:51:28     41s]   Identified MBFF number: 0
[05/28 11:51:28     41s]   Identified SB Latch number: 0
[05/28 11:51:28     41s]   Identified MB Latch number: 0
[05/28 11:51:28     41s]   Not identified SBFF number: 10
[05/28 11:51:28     41s]   Not identified MBFF number: 0
[05/28 11:51:28     41s]   Not identified SB Latch number: 0
[05/28 11:51:28     41s]   Not identified MB Latch number: 0
[05/28 11:51:28     41s]   Number of sequential cells which are not FFs: 27
[05/28 11:51:28     41s]  Visiting view : av_func_mode_max
[05/28 11:51:28     41s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/28 11:51:28     41s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/28 11:51:28     41s]  Visiting view : av_scan_mode_max
[05/28 11:51:28     41s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/28 11:51:28     41s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/28 11:51:28     41s]  Visiting view : av_func_mode_min
[05/28 11:51:28     41s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/28 11:51:28     41s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/28 11:51:28     41s]  Visiting view : av_scan_mode_min
[05/28 11:51:28     41s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/28 11:51:28     41s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/28 11:51:28     41s]  Setting StdDelay to 53.60
[05/28 11:51:28     41s] Creating Cell Server, finished. 
[05/28 11:51:28     41s] 
[05/28 11:51:28     41s] 
[05/28 11:51:28     41s] *** Summary of all messages that are not suppressed in this session:
[05/28 11:51:28     41s] Severity  ID               Count  Summary                                  
[05/28 11:51:28     41s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[05/28 11:51:28     41s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[05/28 11:51:28     41s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/28 11:51:28     41s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[05/28 11:51:28     41s] WARNING   IMPFP-3961           8  The techSite '%s' has no related standar...
[05/28 11:51:28     41s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[05/28 11:51:28     41s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[05/28 11:51:28     41s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[05/28 11:51:28     41s] WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
[05/28 11:51:28     41s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[05/28 11:51:28     41s] *** Message Summary: 1191 warning(s), 0 error(s)
[05/28 11:51:28     41s] 
[05/28 11:52:17     45s] <CMD> clearGlobalNets
[05/28 11:52:17     45s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
[05/28 11:52:17     45s] <CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
[05/28 11:52:21     46s] <CMD> clearGlobalNets
[05/28 11:52:21     46s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
[05/28 11:52:21     46s] <CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
[05/28 11:52:21     46s] <CMD> clearGlobalNets
[05/28 11:52:21     46s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
[05/28 11:52:21     46s] <CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
[05/28 11:52:21     46s] <CMD> clearGlobalNets
[05/28 11:52:21     46s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
[05/28 11:52:21     46s] <CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
[05/28 11:52:22     46s] <CMD> clearGlobalNets
[05/28 11:52:22     46s] <CMD> globalNetConnect VCC -type pgpin -pin VCC -instanceBasename *
[05/28 11:52:22     46s] <CMD> globalNetConnect GND -type pgpin -pin GND -instanceBasename *
[05/28 11:52:32     47s] <CMD> getIoFlowFlag
[05/28 11:53:01     49s] <CMD> setIoFlowFlag 0
[05/28 11:53:01     49s] <CMD> floorPlan -site core_5040 -d 1350 1350 80 80 80 80
[05/28 11:53:01     49s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 79.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/28 11:53:01     49s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/28 11:53:01     49s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 79.980000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/28 11:53:01     49s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 80.080000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[05/28 11:53:01     49s] **WARN: (IMPFP-3961):	The techSite 'iocore_f' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 11:53:01     49s] Type 'man IMPFP-3961' for more detail.
[05/28 11:53:01     49s] **WARN: (IMPFP-3961):	The techSite 'iocore_e' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 11:53:01     49s] Type 'man IMPFP-3961' for more detail.
[05/28 11:53:01     49s] **WARN: (IMPFP-3961):	The techSite 'iocore_ds' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 11:53:01     49s] Type 'man IMPFP-3961' for more detail.
[05/28 11:53:01     49s] **WARN: (IMPFP-3961):	The techSite 'iocore_cs' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 11:53:01     49s] Type 'man IMPFP-3961' for more detail.
[05/28 11:53:01     49s] **WARN: (IMPFP-3961):	The techSite 'iocore_d' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 11:53:01     49s] Type 'man IMPFP-3961' for more detail.
[05/28 11:53:01     49s] **WARN: (IMPFP-3961):	The techSite 'iocore_c' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 11:53:01     49s] Type 'man IMPFP-3961' for more detail.
[05/28 11:53:01     49s] **WARN: (IMPFP-3961):	The techSite 'iocore_b' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 11:53:01     49s] Type 'man IMPFP-3961' for more detail.
[05/28 11:53:01     49s] **WARN: (IMPFP-3961):	The techSite 'iocore_a' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 11:53:01     49s] Type 'man IMPFP-3961' for more detail.
[05/28 11:53:01     50s] Generated pitch 2.48 in metal6 is different from 2.4 defined in technology file in preferred direction.
[05/28 11:53:01     50s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/28 11:53:01     50s] <CMD> uiSetTool select
[05/28 11:53:01     50s] <CMD> getIoFlowFlag
[05/28 11:53:01     50s] <CMD> fit
[05/28 11:53:10     50s] <CMD> zoomBox -57.67700 143.18000 1045.84700 1216.22000
[05/28 11:53:13     50s] <CMD> zoomBox -139.40400 -62.10700 1387.96500 1423.06900
[05/28 11:53:40     51s] <CMD> set sprCreateIeRingOffset 1.0
[05/28 11:53:40     51s] <CMD> set sprCreateIeRingThreshold 1.0
[05/28 11:53:40     51s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/28 11:53:40     51s] <CMD> set sprCreateIeRingLayers {}
[05/28 11:53:40     51s] <CMD> set sprCreateIeRingOffset 1.0
[05/28 11:53:40     51s] <CMD> set sprCreateIeRingThreshold 1.0
[05/28 11:53:40     51s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/28 11:53:40     51s] <CMD> set sprCreateIeRingLayers {}
[05/28 11:53:40     51s] <CMD> set sprCreateIeStripeWidth 10.0
[05/28 11:53:40     51s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/28 11:53:40     51s] <CMD> set sprCreateIeStripeWidth 10.0
[05/28 11:53:40     51s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/28 11:53:40     51s] <CMD> set sprCreateIeRingOffset 1.0
[05/28 11:53:40     51s] <CMD> set sprCreateIeRingThreshold 1.0
[05/28 11:53:40     51s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/28 11:53:40     51s] <CMD> set sprCreateIeRingLayers {}
[05/28 11:53:40     51s] <CMD> set sprCreateIeStripeWidth 10.0
[05/28 11:53:40     51s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/28 11:54:32     57s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[05/28 11:54:32     57s] The ring targets are set to core/block ring wires.
[05/28 11:54:32     57s] addRing command will consider rows while creating rings.
[05/28 11:54:32     57s] addRing command will disallow rings to go over rows.
[05/28 11:54:32     57s] addRing command will ignore shorts while creating rings.
[05/28 11:54:32     57s] <CMD> addRing -nets {VCC GND} -type core_rings -follow core -layer {top metal5 bottom metal5 left metal4 right metal4} -width {top 2 bottom 2 left 2 right 2} -spacing {top 0.28 bottom 0.28 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None -use_wire_group 1 -use_wire_group_bits 15
[05/28 11:54:32     57s] 
[05/28 11:54:32     57s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1144.1M)
[05/28 11:54:32     57s] Ring generation is complete.
[05/28 11:54:32     57s] vias are now being generated.
[05/28 11:54:33     57s] addRing created 120 wires.
[05/28 11:54:33     57s] ViaGen created 1800 vias, deleted 0 via to avoid violation.
[05/28 11:54:33     57s] +--------+----------------+----------------+
[05/28 11:54:33     57s] |  Layer |     Created    |     Deleted    |
[05/28 11:54:33     57s] +--------+----------------+----------------+
[05/28 11:54:33     57s] | metal4 |       60       |       NA       |
[05/28 11:54:33     57s] |  via4  |      1800      |        0       |
[05/28 11:54:33     57s] | metal5 |       60       |       NA       |
[05/28 11:54:33     57s] +--------+----------------+----------------+
[05/28 11:55:06     60s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[05/28 11:55:06     60s] <CMD> sroute -connect { padPin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { VCC GND } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
[05/28 11:55:06     60s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[05/28 11:55:06     60s] *** Begin SPECIAL ROUTE on Sat May 28 11:55:06 2022 ***
[05/28 11:55:06     60s] SPECIAL ROUTE ran on directory: /home/raid7_2/userb08/b08189/final/apr/apr_final
[05/28 11:55:06     60s] SPECIAL ROUTE ran on machine: cad16 (Linux 3.10.0-1160.59.1.el7.x86_64 Xeon 1.20Ghz)
[05/28 11:55:06     60s] 
[05/28 11:55:06     60s] Begin option processing ...
[05/28 11:55:06     60s] srouteConnectPowerBump set to false
[05/28 11:55:06     60s] routeSelectNet set to "VCC GND"
[05/28 11:55:06     60s] routeSpecial set to true
[05/28 11:55:06     60s] srouteBottomLayerLimit set to 1
[05/28 11:55:06     60s] srouteBottomTargetLayerLimit set to 1
[05/28 11:55:06     60s] srouteConnectBlockPin set to false
[05/28 11:55:06     60s] srouteConnectConverterPin set to false
[05/28 11:55:06     60s] srouteConnectCorePin set to false
[05/28 11:55:06     60s] srouteConnectStripe set to false
[05/28 11:55:06     60s] srouteCrossoverViaBottomLayer set to 1
[05/28 11:55:06     60s] srouteCrossoverViaTopLayer set to 6
[05/28 11:55:06     60s] srouteFollowCorePinEnd set to 3
[05/28 11:55:06     60s] srouteFollowPadPin set to false
[05/28 11:55:06     60s] srouteJogControl set to "preferWithChanges differentLayer"
[05/28 11:55:06     60s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[05/28 11:55:06     60s] sroutePadPinAllPorts set to true
[05/28 11:55:06     60s] sroutePreserveExistingRoutes set to true
[05/28 11:55:06     60s] srouteRoutePowerBarPortOnBothDir set to true
[05/28 11:55:06     60s] srouteStopBlockPin set to "nearestTarget"
[05/28 11:55:06     60s] srouteTopLayerLimit set to 6
[05/28 11:55:06     60s] srouteTopTargetLayerLimit set to 6
[05/28 11:55:06     60s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2225.00 megs.
[05/28 11:55:06     60s] 
[05/28 11:55:06     60s] Reading DB technology information...
[05/28 11:55:06     60s] Finished reading DB technology information.
[05/28 11:55:06     60s] Reading floorplan and netlist information...
[05/28 11:55:06     60s] Finished reading floorplan and netlist information.
[05/28 11:55:06     60s] Read in 12 layers, 6 routing layers, 1 overlap layer
[05/28 11:55:06     60s] Read in 85 macros, 85 used
[05/28 11:55:06     60s] Read in 120 components
[05/28 11:55:06     60s]   78 core components: 78 unplaced, 0 placed, 0 fixed
[05/28 11:55:06     60s]   42 pad components: 0 unplaced, 0 placed, 42 fixed
[05/28 11:55:06     60s] Read in 30 logical pins
[05/28 11:55:06     60s] Read in 30 nets
[05/28 11:55:06     60s] Read in 2 special nets, 2 routed
[05/28 11:55:06     60s] Read in 160 terminals
[05/28 11:55:06     60s] 2 nets selected.
[05/28 11:55:06     60s] 
[05/28 11:55:06     60s] Begin power routing ...
[05/28 11:55:06     60s]   Number of IO ports routed: 12
[05/28 11:55:06     60s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2235.00 megs.
[05/28 11:55:06     60s] 
[05/28 11:55:06     60s] 
[05/28 11:55:06     60s] 
[05/28 11:55:06     60s]  Begin updating DB with routing results ...
[05/28 11:55:06     60s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[05/28 11:55:06     60s] Pin and blockage extraction finished
[05/28 11:55:06     60s] 
[05/28 11:55:06     60s] sroute created 12 wires.
[05/28 11:55:06     60s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[05/28 11:55:06     60s] +--------+----------------+----------------+
[05/28 11:55:06     60s] |  Layer |     Created    |     Deleted    |
[05/28 11:55:06     60s] +--------+----------------+----------------+
[05/28 11:55:06     60s] | metal4 |       12       |       NA       |
[05/28 11:55:06     60s] |  via4  |       12       |        0       |
[05/28 11:55:06     60s] +--------+----------------+----------------+
[05/28 11:55:10     60s] <CMD> zoomBox -13.80300 334.67300 663.90100 993.65600
[05/28 11:55:11     60s] <CMD> zoomBox -52.15400 211.95500 885.84700 1124.04400
[05/28 11:55:15     60s] <CMD> zoomBox -832.07500 -750.24000 2093.90400 2094.91100
[05/28 11:55:21     61s] <CMD> zoomBox -534.62700 -586.15900 1952.45500 1832.21900
[05/28 11:55:21     61s] <CMD> zoomBox -281.79700 -446.69100 1832.22300 1608.93100
[05/28 11:55:22     61s] <CMD> zoomBox -137.55400 -312.37500 1659.36400 1434.90400
[05/28 11:55:24     61s] <CMD> zoomBox 86.73800 -103.27300 1385.01200 1159.13700
[05/28 11:55:26     61s] <CMD> zoomBox -11.99300 -198.20700 1515.38800 1286.98100
[05/28 11:55:44     63s] <CMD> set sprCreateIeRingOffset 1.0
[05/28 11:55:44     63s] <CMD> set sprCreateIeRingThreshold 1.0
[05/28 11:55:44     63s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/28 11:55:44     63s] <CMD> set sprCreateIeRingLayers {}
[05/28 11:55:44     63s] <CMD> set sprCreateIeRingOffset 1.0
[05/28 11:55:44     63s] <CMD> set sprCreateIeRingThreshold 1.0
[05/28 11:55:44     63s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/28 11:55:44     63s] <CMD> set sprCreateIeRingLayers {}
[05/28 11:55:44     63s] <CMD> set sprCreateIeStripeWidth 10.0
[05/28 11:55:44     63s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/28 11:55:44     63s] <CMD> set sprCreateIeStripeWidth 10.0
[05/28 11:55:44     63s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/28 11:55:44     63s] <CMD> set sprCreateIeRingOffset 1.0
[05/28 11:55:44     63s] <CMD> set sprCreateIeRingThreshold 1.0
[05/28 11:55:44     63s] <CMD> set sprCreateIeRingJogDistance 1.0
[05/28 11:55:44     63s] <CMD> set sprCreateIeRingLayers {}
[05/28 11:55:44     63s] <CMD> set sprCreateIeStripeWidth 10.0
[05/28 11:55:44     63s] <CMD> set sprCreateIeStripeThreshold 1.0
[05/28 11:56:26     67s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer metal6 -stacked_via_bottom_layer metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[05/28 11:56:26     67s] addStripe will allow jog to connect padcore ring and block ring.
[05/28 11:56:26     67s] 
[05/28 11:56:26     67s] Stripes will stop at the boundary of the specified area.
[05/28 11:56:26     67s] When breaking rings, the power planner will consider the existence of blocks.
[05/28 11:56:26     67s] Stripes will not extend to closest target.
[05/28 11:56:26     67s] The power planner will set stripe antenna targets to none (no trimming allowed).
[05/28 11:56:26     67s] Stripes will not be created over regions without power planning wires.
[05/28 11:56:26     67s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[05/28 11:56:26     67s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[05/28 11:56:26     67s] Offset for stripe breaking is set to 0.
[05/28 11:56:26     67s] <CMD> addStripe -nets {VCC GND} -layer metal4 -direction vertical -width 1 -spacing 2.8 -set_to_set_distance 400 -start_from left -start_offset 250 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit metal6 -padcore_ring_bottom_layer_limit metal1 -block_ring_top_layer_limit metal6 -block_ring_bottom_layer_limit metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[05/28 11:56:26     67s] 
[05/28 11:56:26     67s] Initialize fgc environment(mem: 1164.1M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1164.1M)
[05/28 11:56:26     67s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1164.1M)
[05/28 11:56:26     67s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1164.1M)
[05/28 11:56:26     67s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1164.1M)
[05/28 11:56:26     67s] Starting stripe generation ...
[05/28 11:56:26     67s] Non-Default Mode Option Settings :
[05/28 11:56:26     67s]   NONE
[05/28 11:56:26     67s] Stripe generation is complete.
[05/28 11:56:26     67s] vias are now being generated.
[05/28 11:56:26     67s] addStripe created 4 wires.
[05/28 11:56:26     67s] ViaGen created 120 vias, deleted 0 via to avoid violation.
[05/28 11:56:26     67s] +--------+----------------+----------------+
[05/28 11:56:26     67s] |  Layer |     Created    |     Deleted    |
[05/28 11:56:26     67s] +--------+----------------+----------------+
[05/28 11:56:26     67s] | metal4 |        4       |       NA       |
[05/28 11:56:26     67s] |  via4  |       120      |        0       |
[05/28 11:56:26     67s] +--------+----------------+----------------+
[05/28 11:57:20     72s] <CMD> setSrouteMode -viaConnectToShape { ring stripe }
[05/28 11:57:20     72s] <CMD> sroute -connect { corePin } -layerChangeRange { metal1(1) metal6(6) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { metal1(1) metal6(6) } -nets { GND VCC } -allowLayerChange 1 -targetViaLayerRange { metal1(1) metal6(6) }
[05/28 11:57:20     72s] **WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[05/28 11:57:20     72s] *** Begin SPECIAL ROUTE on Sat May 28 11:57:20 2022 ***
[05/28 11:57:20     72s] SPECIAL ROUTE ran on directory: /home/raid7_2/userb08/b08189/final/apr/apr_final
[05/28 11:57:20     72s] SPECIAL ROUTE ran on machine: cad16 (Linux 3.10.0-1160.59.1.el7.x86_64 Xeon 1.20Ghz)
[05/28 11:57:20     72s] 
[05/28 11:57:20     72s] Begin option processing ...
[05/28 11:57:20     72s] srouteConnectPowerBump set to false
[05/28 11:57:20     72s] routeSelectNet set to "GND VCC"
[05/28 11:57:20     72s] routeSpecial set to true
[05/28 11:57:20     72s] srouteBottomLayerLimit set to 1
[05/28 11:57:20     72s] srouteBottomTargetLayerLimit set to 1
[05/28 11:57:20     72s] srouteConnectBlockPin set to false
[05/28 11:57:20     72s] srouteConnectConverterPin set to false
[05/28 11:57:20     72s] srouteConnectPadPin set to false
[05/28 11:57:20     72s] srouteConnectStripe set to false
[05/28 11:57:20     72s] srouteCrossoverViaBottomLayer set to 1
[05/28 11:57:20     72s] srouteCrossoverViaTopLayer set to 6
[05/28 11:57:20     72s] srouteFollowCorePinEnd set to 3
[05/28 11:57:20     72s] srouteFollowPadPin set to false
[05/28 11:57:20     72s] srouteJogControl set to "preferWithChanges differentLayer"
[05/28 11:57:20     72s] srouteNoViaOnWireShape set to "padring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[05/28 11:57:20     72s] sroutePadPinAllPorts set to true
[05/28 11:57:20     72s] sroutePreserveExistingRoutes set to true
[05/28 11:57:20     72s] srouteRoutePowerBarPortOnBothDir set to true
[05/28 11:57:20     72s] srouteStopBlockPin set to "nearestTarget"
[05/28 11:57:20     72s] srouteTopLayerLimit set to 6
[05/28 11:57:20     72s] srouteTopTargetLayerLimit set to 6
[05/28 11:57:20     72s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2240.00 megs.
[05/28 11:57:20     72s] 
[05/28 11:57:20     72s] Reading DB technology information...
[05/28 11:57:20     72s] Finished reading DB technology information.
[05/28 11:57:20     72s] Reading floorplan and netlist information...
[05/28 11:57:20     72s] Finished reading floorplan and netlist information.
[05/28 11:57:20     72s] Read in 12 layers, 6 routing layers, 1 overlap layer
[05/28 11:57:20     72s] Read in 402 macros, 86 used
[05/28 11:57:20     72s] Read in 120 components
[05/28 11:57:20     72s]   78 core components: 78 unplaced, 0 placed, 0 fixed
[05/28 11:57:20     72s]   42 pad components: 0 unplaced, 0 placed, 42 fixed
[05/28 11:57:20     72s] Read in 30 logical pins
[05/28 11:57:20     72s] Read in 30 nets
[05/28 11:57:20     72s] Read in 2 special nets, 2 routed
[05/28 11:57:20     72s] Read in 160 terminals
[05/28 11:57:20     72s] 2 nets selected.
[05/28 11:57:20     72s] 
[05/28 11:57:20     72s] Begin power routing ...
[05/28 11:57:20     72s] CPU time for FollowPin 0 seconds
[05/28 11:57:20     72s] CPU time for FollowPin 0 seconds
[05/28 11:57:21     74s]   Number of Core ports routed: 362
[05/28 11:57:21     74s]   Number of Followpin connections: 181
[05/28 11:57:21     74s] End power routing: cpu: 0:00:02, real: 0:00:01, peak: 2248.00 megs.
[05/28 11:57:21     74s] 
[05/28 11:57:21     74s] 
[05/28 11:57:21     74s] 
[05/28 11:57:21     74s]  Begin updating DB with routing results ...
[05/28 11:57:21     74s]  Updating DB with 0 via definition ...
[05/28 11:57:21     74s] sroute created 543 wires.
[05/28 11:57:21     74s] ViaGen created 17376 vias, deleted 0 via to avoid violation.
[05/28 11:57:21     74s] +--------+----------------+----------------+
[05/28 11:57:21     74s] |  Layer |     Created    |     Deleted    |
[05/28 11:57:21     74s] +--------+----------------+----------------+
[05/28 11:57:21     74s] | metal1 |       543      |       NA       |
[05/28 11:57:21     74s] |   via  |      5792      |        0       |
[05/28 11:57:21     74s] |  via2  |      5792      |        0       |
[05/28 11:57:21     74s] |  via3  |      5792      |        0       |
[05/28 11:57:21     74s] +--------+----------------+----------------+
[05/28 11:57:50     76s] <CMD> addIoFiller -cell EMPTY16D -prefix IOFILLER
[05/28 11:57:50     76s] Added 44 of filler cell 'EMPTY16D' on top side.
[05/28 11:57:50     76s] Added 44 of filler cell 'EMPTY16D' on left side.
[05/28 11:57:50     76s] Added 50 of filler cell 'EMPTY16D' on bottom side.
[05/28 11:57:50     76s] Added 50 of filler cell 'EMPTY16D' on right side.
[05/28 11:57:50     76s] <CMD> addIoFiller -cell EMPTY8D -prefix IOFILLER
[05/28 11:57:50     76s] Added 0 of filler cell 'EMPTY8D' on top side.
[05/28 11:57:50     76s] Added 0 of filler cell 'EMPTY8D' on left side.
[05/28 11:57:50     76s] Added 0 of filler cell 'EMPTY8D' on bottom side.
[05/28 11:57:50     76s] Added 0 of filler cell 'EMPTY8D' on right side.
[05/28 11:57:50     76s] <CMD> addIoFiller -cell EMPTY4D -prefix IOFILLER
[05/28 11:57:50     76s] Added 0 of filler cell 'EMPTY4D' on top side.
[05/28 11:57:50     76s] Added 0 of filler cell 'EMPTY4D' on left side.
[05/28 11:57:50     76s] Added 0 of filler cell 'EMPTY4D' on bottom side.
[05/28 11:57:50     76s] Added 0 of filler cell 'EMPTY4D' on right side.
[05/28 11:57:50     76s] <CMD> addIoFiller -cell EMPTY2D -prefix IOFILLER
[05/28 11:57:50     77s] Added 0 of filler cell 'EMPTY2D' on top side.
[05/28 11:57:50     77s] Added 0 of filler cell 'EMPTY2D' on left side.
[05/28 11:57:50     77s] Added 0 of filler cell 'EMPTY2D' on bottom side.
[05/28 11:57:50     77s] Added 0 of filler cell 'EMPTY2D' on right side.
[05/28 11:57:50     77s] <CMD> addIoFiller -cell EMPTY1D -prefix IOFILLER -fillAnyGap
[05/28 11:57:50     77s] Added 11 of filler cell 'EMPTY1D' on top side.
[05/28 11:57:50     77s] Added 22 of filler cell 'EMPTY1D' on left side.
[05/28 11:57:50     77s] Added 20 of filler cell 'EMPTY1D' on bottom side.
[05/28 11:57:50     77s] Added 20 of filler cell 'EMPTY1D' on right side.
[05/28 11:58:12     78s] <CMD> getMultiCpuUsage -localCpu
[05/28 11:58:12     78s] <CMD> get_verify_drc_mode -disable_rules -quiet
[05/28 11:58:12     78s] <CMD> get_verify_drc_mode -quiet -area
[05/28 11:58:12     78s] <CMD> get_verify_drc_mode -quiet -layer_range
[05/28 11:58:12     78s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[05/28 11:58:12     78s] <CMD> get_verify_drc_mode -check_only -quiet
[05/28 11:58:12     78s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[05/28 11:58:12     78s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[05/28 11:58:12     78s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[05/28 11:58:12     78s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[05/28 11:58:12     78s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[05/28 11:58:12     78s] <CMD> get_verify_drc_mode -limit -quiet
[05/28 11:58:14     79s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report CHIP.drc.rpt -limit 1000
[05/28 11:58:14     79s] <CMD> verify_drc
[05/28 11:58:14     79s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[05/28 11:58:14     79s] #-report CHIP.drc.rpt                    # string, default="", user setting
[05/28 11:58:14     79s]  *** Starting Verify DRC (MEM: 1174.7) ***
[05/28 11:58:14     79s] 
[05/28 11:58:14     79s] #create default rule from bind_ndr_rule rule=0x7f19ad0f0b60 0x7f1995228018
[05/28 11:58:15     79s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[05/28 11:58:15     79s]   VERIFY DRC ...... Starting Verification
[05/28 11:58:15     79s]   VERIFY DRC ...... Initializing
[05/28 11:58:15     79s]   VERIFY DRC ...... Deleting Existing Violations
[05/28 11:58:15     79s]   VERIFY DRC ...... Creating Sub-Areas
[05/28 11:58:15     79s]   VERIFY DRC ...... Using new threading
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 272.640 272.640} 1 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {272.640 0.000 545.280 272.640} 2 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {545.280 0.000 817.920 272.640} 3 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {817.920 0.000 1090.560 272.640} 4 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {1090.560 0.000 1349.740 272.640} 5 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {0.000 272.640 272.640 545.280} 6 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {272.640 272.640 545.280 545.280} 7 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {545.280 272.640 817.920 545.280} 8 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {817.920 272.640 1090.560 545.280} 9 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {1090.560 272.640 1349.740 545.280} 10 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {0.000 545.280 272.640 817.920} 11 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {272.640 545.280 545.280 817.920} 12 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {545.280 545.280 817.920 817.920} 13 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {817.920 545.280 1090.560 817.920} 14 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {1090.560 545.280 1349.740 817.920} 15 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {0.000 817.920 272.640 1090.560} 16 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {272.640 817.920 545.280 1090.560} 17 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {545.280 817.920 817.920 1090.560} 18 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {817.920 817.920 1090.560 1090.560} 19 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {1090.560 817.920 1349.740 1090.560} 20 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {0.000 1090.560 272.640 1350.160} 21 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {272.640 1090.560 545.280 1350.160} 22 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {545.280 1090.560 817.920 1350.160} 23 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {817.920 1090.560 1090.560 1350.160} 24 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area: {1090.560 1090.560 1349.740 1350.160} 25 of 25
[05/28 11:58:15     79s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[05/28 11:58:15     79s] 
[05/28 11:58:15     79s]   Verification Complete : 0 Viols.
[05/28 11:58:15     79s] 
[05/28 11:58:15     79s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 6.0M) ***
[05/28 11:58:15     79s] 
[05/28 11:58:15     79s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[05/28 11:58:49     82s] <CMD> verifyConnectivity -net {VCC GND} -type special -noUnroutedNet -error 1000 -warning 50
[05/28 11:58:49     82s] VERIFY_CONNECTIVITY use new engine.
[05/28 11:58:49     82s] 
[05/28 11:58:49     82s] ******** Start: VERIFY CONNECTIVITY ********
[05/28 11:58:49     82s] Start Time: Sat May 28 11:58:49 2022
[05/28 11:58:49     82s] 
[05/28 11:58:49     82s] Design Name: CHIP
[05/28 11:58:49     82s] Database Units: 1000
[05/28 11:58:49     82s] Design Boundary: (0.0000, 0.0000) (1349.7400, 1350.1600)
[05/28 11:58:49     82s] Error Limit = 1000; Warning Limit = 50
[05/28 11:58:49     82s] Check specified nets
[05/28 11:58:49     82s] *** Checking Net VCC
[05/28 11:58:49     82s] *** Checking Net GND
[05/28 11:58:49     82s] 
[05/28 11:58:49     82s] Begin Summary 
[05/28 11:58:49     82s]   Found no problems or warnings.
[05/28 11:58:49     82s] End Summary
[05/28 11:58:49     82s] 
[05/28 11:58:49     82s] End Time: Sat May 28 11:58:49 2022
[05/28 11:58:49     82s] Time Elapsed: 0:00:00.0
[05/28 11:58:49     82s] 
[05/28 11:58:49     82s] ******** End: VERIFY CONNECTIVITY ********
[05/28 11:58:49     82s]   Verification Complete : 0 Viols.  0 Wrngs.
[05/28 11:58:49     82s]   (CPU Time: 0:00:00.1  MEM: 0.000M)
[05/28 11:58:49     82s] 
[05/28 11:59:25     88s] <CMD> saveDesign DBS/ultra/powerroute
[05/28 11:59:25     88s] #% Begin save design ... (date=05/28 11:59:25, mem=972.2M)
[05/28 11:59:25     88s] % Begin Save ccopt configuration ... (date=05/28 11:59:25, mem=974.2M)
[05/28 11:59:25     88s] % End Save ccopt configuration ... (date=05/28 11:59:25, total cpu=0:00:00.0, real=0:00:00.0, peak res=975.1M, current mem=975.1M)
[05/28 11:59:25     88s] % Begin Save netlist data ... (date=05/28 11:59:25, mem=975.1M)
[05/28 11:59:25     88s] Writing Binary DB to DBS/ultra/powerroute.dat/CHIP.v.bin in single-threaded mode...
[05/28 11:59:25     88s] % End Save netlist data ... (date=05/28 11:59:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=975.2M, current mem=975.2M)
[05/28 11:59:25     88s] Saving symbol-table file ...
[05/28 11:59:25     88s] Saving congestion map file DBS/ultra/powerroute.dat/CHIP.route.congmap.gz ...
[05/28 11:59:26     88s] % Begin Save AAE data ... (date=05/28 11:59:26, mem=975.5M)
[05/28 11:59:26     88s] Saving AAE Data ...
[05/28 11:59:26     88s] % End Save AAE data ... (date=05/28 11:59:26, total cpu=0:00:00.0, real=0:00:00.0, peak res=975.5M, current mem=975.5M)
[05/28 11:59:26     88s] Saving preference file DBS/ultra/powerroute.dat/gui.pref.tcl ...
[05/28 11:59:26     88s] Saving mode setting ...
[05/28 11:59:26     88s] Saving global file ...
[05/28 11:59:26     88s] % Begin Save floorplan data ... (date=05/28 11:59:26, mem=979.1M)
[05/28 11:59:26     88s] Saving floorplan file ...
[05/28 11:59:26     88s] % End Save floorplan data ... (date=05/28 11:59:26, total cpu=0:00:00.1, real=0:00:00.0, peak res=979.2M, current mem=979.2M)
[05/28 11:59:26     88s] Saving PG file DBS/ultra/powerroute.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sat May 28 11:59:26 2022)
[05/28 11:59:27     88s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1222.4M) ***
[05/28 11:59:27     88s] Saving Drc markers ...
[05/28 11:59:27     88s] ... No Drc file written since there is no markers found.
[05/28 11:59:27     88s] % Begin Save placement data ... (date=05/28 11:59:27, mem=979.3M)
[05/28 11:59:27     88s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/28 11:59:27     88s] Save Adaptive View Pruning View Names to Binary file
[05/28 11:59:27     88s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1225.4M) ***
[05/28 11:59:27     88s] % End Save placement data ... (date=05/28 11:59:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=979.3M, current mem=979.3M)
[05/28 11:59:27     88s] % Begin Save routing data ... (date=05/28 11:59:27, mem=979.3M)
[05/28 11:59:27     88s] Saving route file ...
[05/28 11:59:27     88s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1222.4M) ***
[05/28 11:59:27     88s] % End Save routing data ... (date=05/28 11:59:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=979.3M, current mem=978.8M)
[05/28 11:59:27     88s] Saving property file DBS/ultra/powerroute.dat/CHIP.prop
[05/28 11:59:27     88s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1225.4M) ***
[05/28 11:59:27     88s] % Begin Save power constraints data ... (date=05/28 11:59:27, mem=979.4M)
[05/28 11:59:27     88s] % End Save power constraints data ... (date=05/28 11:59:27, total cpu=0:00:00.0, real=0:00:00.0, peak res=979.5M, current mem=979.5M)
[05/28 11:59:34     94s] Generated self-contained design powerroute.dat
[05/28 11:59:34     95s] #% End save design ... (date=05/28 11:59:34, total cpu=0:00:07.1, real=0:00:09.0, peak res=1009.6M, current mem=982.5M)
[05/28 11:59:34     95s] *** Message Summary: 0 warning(s), 0 error(s)
[05/28 11:59:34     95s] 
[05/28 12:12:44    172s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[05/28 12:12:44    172s] <CMD> setEndCapMode -reset
[05/28 12:12:44    172s] <CMD> setEndCapMode -boundary_tap false
[05/28 12:12:44    172s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[05/28 12:12:44    172s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[05/28 12:12:44    172s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DELC DELB DELA BUF8CK BUF8 BUF6CK BUF6 BUF4CK BUF4 BUF3CK BUF3 BUF2CK BUF2 BUF1S BUF1CK BUF12CK BUF1 INV8CK INV8 INV6CK INV6 INV4CK INV4 INV3CK INV3 INV2CK INV2 INV1S INV1CK INV12CK INV12 INV1} -maxAllowedDelay 1
[05/28 12:12:44    172s] <CMD> setOptMode -effort high -powerEffort none -leakageToDynamicRatio 1 -reclaimArea true -simplifyNetlist true -allEndPoints false -setupTargetSlack 0 -holdTargetSlack 0 -maxDensity 0.8 -drcMargin 0 -usefulSkew true
[05/28 12:12:44    172s] <CMD> setPlaceMode -reset
[05/28 12:12:44    172s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -maxDensity 0.7 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[05/28 12:12:52    173s] <CMD> setPlaceMode -fp false
[05/28 12:12:52    173s] <CMD> place_design
[05/28 12:12:53    173s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 3630, percentage of missing scan cell = 0.00% (0 / 3630)
[05/28 12:12:53    173s] 
[05/28 12:12:53    173s] pdi colorize_geometry "" ""
[05/28 12:12:53    173s] 
[05/28 12:12:53    173s] ### Time Record (colorize_geometry) is installed.
[05/28 12:12:53    173s] #Start colorize_geometry on Sat May 28 12:12:53 2022
[05/28 12:12:53    173s] #
[05/28 12:12:53    173s] ### Time Record (Pre Callback) is installed.
[05/28 12:12:53    173s] ### Time Record (Pre Callback) is uninstalled.
[05/28 12:12:53    173s] ### Time Record (DB Import) is installed.
[05/28 12:12:53    173s] #WARNING (NRDB-733) PIN clk in CELL_VIEW CHIP does not have physical port.
[05/28 12:12:53    173s] #WARNING (NRDB-733) PIN in[0] in CELL_VIEW CHIP does not have physical port.
[05/28 12:12:53    173s] #WARNING (NRDB-733) PIN in[10] in CELL_VIEW CHIP does not have physical port.
[05/28 12:12:53    173s] #WARNING (NRDB-733) PIN in[11] in CELL_VIEW CHIP does not have physical port.
[05/28 12:12:53    173s] #WARNING (NRDB-733) PIN in[1] in CELL_VIEW CHIP does not have physical port.
[05/28 12:12:53    173s] #WARNING (NRDB-733) PIN in[2] in CELL_VIEW CHIP does not have physical port.
[05/28 12:12:53    173s] #WARNING (NRDB-733) PIN in[3] in CELL_VIEW CHIP does not have physical port.
[05/28 12:12:53    173s] #WARNING (NRDB-733) PIN in[4] in CELL_VIEW CHIP does not have physical port.
[05/28 12:12:53    173s] #WARNING (NRDB-733) PIN in[5] in CELL_VIEW CHIP does not have physical port.
[05/28 12:12:53    173s] #WARNING (NRDB-733) PIN in[6] in CELL_VIEW CHIP does not have physical port.
[05/28 12:12:53    173s] #WARNING (NRDB-733) PIN in[7] in CELL_VIEW CHIP does not have physical port.
[05/28 12:12:53    173s] #WARNING (NRDB-733) PIN in[8] in CELL_VIEW CHIP does not have physical port.
[05/28 12:12:53    173s] #WARNING (NRDB-733) PIN in[9] in CELL_VIEW CHIP does not have physical port.
[05/28 12:12:53    173s] #WARNING (NRDB-733) PIN out[0] in CELL_VIEW CHIP does not have physical port.
[05/28 12:12:53    173s] #WARNING (NRDB-733) PIN out[10] in CELL_VIEW CHIP does not have physical port.
[05/28 12:12:53    173s] #WARNING (NRDB-733) PIN out[11] in CELL_VIEW CHIP does not have physical port.
[05/28 12:12:53    173s] #WARNING (NRDB-733) PIN out[1] in CELL_VIEW CHIP does not have physical port.
[05/28 12:12:53    173s] #WARNING (NRDB-733) PIN out[2] in CELL_VIEW CHIP does not have physical port.
[05/28 12:12:53    173s] #WARNING (NRDB-733) PIN out[3] in CELL_VIEW CHIP does not have physical port.
[05/28 12:12:53    173s] #WARNING (NRDB-733) PIN out[4] in CELL_VIEW CHIP does not have physical port.
[05/28 12:12:53    173s] #WARNING (EMS-27) Message (NRDB-733) has exceeded the current message display limit of 20.
[05/28 12:12:53    173s] #To increase the message display limit, refer to the product command reference manual.
[05/28 12:12:53    173s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2064418083 placement=1532122462 pin_access=1
[05/28 12:12:53    173s] ### Time Record (DB Import) is uninstalled.
[05/28 12:12:53    173s] ### Time Record (DB Export) is installed.
[05/28 12:12:53    173s] Extracting standard cell pins and blockage ...... 
[05/28 12:12:53    173s] Pin and blockage extraction finished
[05/28 12:12:53    173s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=2064418083 placement=1532122462 pin_access=1
[05/28 12:12:53    173s] ### Time Record (DB Export) is uninstalled.
[05/28 12:12:53    173s] ### Time Record (Post Callback) is installed.
[05/28 12:12:53    173s] ### Time Record (Post Callback) is uninstalled.
[05/28 12:12:53    173s] #
[05/28 12:12:53    173s] #colorize_geometry statistics:
[05/28 12:12:53    173s] #Cpu time = 00:00:00
[05/28 12:12:53    173s] #Elapsed time = 00:00:00
[05/28 12:12:53    173s] #Increased memory = -4.31 (MB)
[05/28 12:12:53    173s] #Total memory = 1024.76 (MB)
[05/28 12:12:53    173s] #Peak memory = 1029.12 (MB)
[05/28 12:12:53    173s] #Number of warnings = 21
[05/28 12:12:53    173s] #Total number of warnings = 21
[05/28 12:12:53    173s] #Number of fails = 0
[05/28 12:12:53    173s] #Total number of fails = 0
[05/28 12:12:53    173s] #Complete colorize_geometry on Sat May 28 12:12:53 2022
[05/28 12:12:53    173s] #
[05/28 12:12:53    173s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0, del_dirty_area=0 cell=0 placement=0 pin_access=1
[05/28 12:12:53    173s] ### Time Record (colorize_geometry) is uninstalled.
[05/28 12:12:53    173s] ### 
[05/28 12:12:53    173s] ###   Scalability Statistics
[05/28 12:12:53    173s] ### 
[05/28 12:12:53    173s] ### ------------------------+----------------+----------------+----------------+
[05/28 12:12:53    173s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/28 12:12:53    173s] ### ------------------------+----------------+----------------+----------------+
[05/28 12:12:53    173s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/28 12:12:53    173s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/28 12:12:53    173s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/28 12:12:53    173s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[05/28 12:12:53    173s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[05/28 12:12:53    173s] ### ------------------------+----------------+----------------+----------------+
[05/28 12:12:53    173s] ### 
[05/28 12:12:53    173s] *** Starting placeDesign default flow ***
[05/28 12:12:53    173s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:12:53    173s] ### Creating LA Mngr. totSessionCpu=0:02:54 mem=1269.5M
[05/28 12:12:53    173s] ### Creating LA Mngr, finished. totSessionCpu=0:02:54 mem=1269.5M
[05/28 12:12:53    173s] *** Start deleteBufferTree ***
[05/28 12:12:54    175s] Info: Detect buffers to remove automatically.
[05/28 12:12:54    175s] Analyzing netlist ...
[05/28 12:12:55    175s] Updating netlist
[05/28 12:12:55    176s] AAE DB initialization (MEM=1296.42 CPU=0:00:00.0 REAL=0:00:00.0) 
[05/28 12:12:55    176s] AAE_INFO: Cdb files are: 
[05/28 12:12:55    176s]  	celtic/u18_ss.cdb
[05/28 12:12:55    176s] 	celtic/u18_ff.cdb
[05/28 12:12:55    176s]  
[05/28 12:12:55    176s] Start AAE Lib Loading. (MEM=1296.42)
[05/28 12:12:58    177s] End AAE Lib Loading. (MEM=1408.13 CPU=0:00:01.4 Real=0:00:03.0)
[05/28 12:12:58    177s] 
[05/28 12:12:59    178s] *summary: 4170 instances (buffers/inverters) removed
[05/28 12:12:59    178s] *** Finish deleteBufferTree (0:00:04.8) ***
[05/28 12:12:59    178s] Deleting Cell Server ...
[05/28 12:12:59    178s] **INFO: Enable pre-place timing setting for timing analysis
[05/28 12:12:59    178s] Set Using Default Delay Limit as 101.
[05/28 12:12:59    178s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/28 12:12:59    178s] Set Default Net Delay as 0 ps.
[05/28 12:12:59    178s] Set Default Net Load as 0 pF. 
[05/28 12:12:59    178s] **INFO: Analyzing IO path groups for slack adjustment
[05/28 12:13:00    180s] Effort level <high> specified for reg2reg_tmp.6864 path_group
[05/28 12:13:00    180s] #################################################################################
[05/28 12:13:00    180s] # Design Stage: PreRoute
[05/28 12:13:00    180s] # Design Name: CHIP
[05/28 12:13:00    180s] # Design Mode: 90nm
[05/28 12:13:00    180s] # Analysis Mode: MMMC Non-OCV 
[05/28 12:13:00    180s] # Parasitics Mode: No SPEF/RCDB
[05/28 12:13:00    180s] # Signoff Settings: SI Off 
[05/28 12:13:00    180s] #################################################################################
[05/28 12:13:01    180s] Calculate delays in BcWc mode...
[05/28 12:13:01    180s] Calculate delays in BcWc mode...
[05/28 12:13:01    180s] Topological Sorting (REAL = 0:00:00.0, MEM = 1408.1M, InitMEM = 1408.1M)
[05/28 12:13:01    180s] Start delay calculation (fullDC) (1 T). (MEM=1408.13)
[05/28 12:13:01    180s] End AAE Lib Interpolated Model. (MEM=1424.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:13:01    180s] First Iteration Infinite Tw... 
[05/28 12:13:02    181s] **WARN: (IMPESI-3086):	The cell 'XMD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/28 12:13:02    181s] Type 'man IMPESI-3086' for more detail.
[05/28 12:13:02    181s] **WARN: (IMPESI-3086):	The cell 'YA2GSD' does not have characterized noise model(s) for 'fsa0m_a_t33_generic_io_ss1p62v125c, fsa0m_a_t33_generic_io_ff1p98vm40c' lib(s). Missing noise information could compromise the accuracy of analysis.
[05/28 12:13:02    181s] Type 'man IMPESI-3086' for more detail.
[05/28 12:13:08    187s] Total number of fetched objects 19426
[05/28 12:13:08    187s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/28 12:13:08    187s] End delay calculation. (MEM=1462.84 CPU=0:00:06.2 REAL=0:00:06.0)
[05/28 12:13:08    187s] End delay calculation (fullDC). (MEM=1435.77 CPU=0:00:07.5 REAL=0:00:07.0)
[05/28 12:13:08    187s] *** CDM Built up (cpu=0:00:07.7  real=0:00:08.0  mem= 1435.8M) ***
[05/28 12:13:11    191s] **INFO: Disable pre-place timing setting for timing analysis
[05/28 12:13:12    191s] Set Using Default Delay Limit as 1000.
[05/28 12:13:12    191s] Set Default Net Delay as 1000 ps.
[05/28 12:13:12    191s] Set Default Net Load as 0.5 pF. 
[05/28 12:13:12    191s] **INFO: Pre-place timing setting for timing analysis already disabled
[05/28 12:13:12    191s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1421.2M
[05/28 12:13:12    191s] Deleted 0 physical inst  (cell - / prefix -).
[05/28 12:13:12    191s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1421.2M
[05/28 12:13:12    191s] INFO: #ExclusiveGroups=0
[05/28 12:13:12    191s] INFO: There are no Exclusive Groups.
[05/28 12:13:12    191s] *** Starting "NanoPlace(TM) placement v#2 (mem=1421.2M)" ...
[05/28 12:13:12    191s] Wait...
[05/28 12:13:20    199s] *** Build Buffered Sizing Timing Model
[05/28 12:13:20    199s] (cpu=0:00:08.0 mem=1429.2M) ***
[05/28 12:13:20    199s] **WARN: (IMPTS-141):	Cell (PDIX) is marked as dont_touch, but is not marked as dont_use.
[05/28 12:13:20    199s] **WARN: (IMPTS-141):	Cell (PDI) is marked as dont_touch, but is not marked as dont_use.
[05/28 12:13:20    199s] **WARN: (IMPTS-141):	Cell (PUI) is marked as dont_touch, but is not marked as dont_use.
[05/28 12:13:20    199s] **WARN: (IMPTS-141):	Cell (BHD1) is marked as dont_touch, but is not marked as dont_use.
[05/28 12:13:20    199s] *** Build Virtual Sizing Timing Model
[05/28 12:13:20    199s] (cpu=0:00:08.6 mem=1429.2M) ***
[05/28 12:13:20    199s] No user-set net weight.
[05/28 12:13:20    199s] Net fanout histogram:
[05/28 12:13:20    199s] 2		: 12576 (65.0%) nets
[05/28 12:13:20    199s] 3		: 4882 (25.2%) nets
[05/28 12:13:20    199s] 4     -	14	: 1343 (6.9%) nets
[05/28 12:13:20    199s] 15    -	39	: 461 (2.4%) nets
[05/28 12:13:20    199s] 40    -	79	: 72 (0.4%) nets
[05/28 12:13:20    199s] 80    -	159	: 5 (0.0%) nets
[05/28 12:13:20    199s] 160   -	319	: 12 (0.1%) nets
[05/28 12:13:20    199s] 320   -	639	: 0 (0.0%) nets
[05/28 12:13:20    199s] 640   -	1279	: 0 (0.0%) nets
[05/28 12:13:20    199s] 1280  -	2559	: 0 (0.0%) nets
[05/28 12:13:20    199s] 2560  -	5119	: 2 (0.0%) nets
[05/28 12:13:20    199s] 5120+		: 0 (0.0%) nets
[05/28 12:13:20    199s] no activity file in design. spp won't run.
[05/28 12:13:20    199s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/28 12:13:20    199s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[05/28 12:13:20    199s] Define the scan chains before using this option.
[05/28 12:13:20    199s] Type 'man IMPSP-9042' for more detail.
[05/28 12:13:20    200s] # Building CHIP llgBox search-tree.
[05/28 12:13:20    200s] #std cell=17849 (0 fixed + 17849 movable) #buf cell=0 #inv cell=1237 #block=0 (0 floating + 0 preplaced)
[05/28 12:13:20    200s] #ioInst=303 #net=19353 #term=70395 #term/net=3.64, #fixedIo=303, #floatIo=0, #fixedPin=30, #floatPin=0
[05/28 12:13:20    200s] stdCell: 17849 single + 0 double + 0 multi
[05/28 12:13:20    200s] Total standard cell length = 102.1797 (mm), area = 0.5150 (mm^2)
[05/28 12:13:20    200s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1438.2M
[05/28 12:13:20    200s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1438.2M
[05/28 12:13:20    200s] Core basic site is core_5040
[05/28 12:13:20    200s] Use non-trimmed site array because memory saving is not enough.
[05/28 12:13:20    200s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[05/28 12:13:20    200s] SiteArray: use 1,105,920 bytes
[05/28 12:13:20    200s] SiteArray: current memory after site array memory allocation 1472.3M
[05/28 12:13:20    200s] SiteArray: FP blocked sites are writable
[05/28 12:13:20    200s] Estimated cell power/ground rail width = 0.866 um
[05/28 12:13:20    200s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 12:13:20    200s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1472.3M
[05/28 12:13:20    200s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:1472.3M
[05/28 12:13:20    200s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.040, MEM:1472.3M
[05/28 12:13:20    200s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.091, MEM:1472.3M
[05/28 12:13:20    200s] OPERPROF: Starting pre-place ADS at level 1, MEM:1472.3M
[05/28 12:13:20    200s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1472.3M
[05/28 12:13:20    200s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1472.3M
[05/28 12:13:20    200s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1472.3M
[05/28 12:13:20    200s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1472.3M
[05/28 12:13:20    200s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1472.3M
[05/28 12:13:20    200s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.001, MEM:1472.3M
[05/28 12:13:20    200s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1472.3M
[05/28 12:13:20    200s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1472.3M
[05/28 12:13:20    200s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.010, REAL:0.001, MEM:1472.3M
[05/28 12:13:20    200s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.010, REAL:0.002, MEM:1472.3M
[05/28 12:13:20    200s] ADSU 0.892 -> 0.892. GS 40.320
[05/28 12:13:20    200s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.040, REAL:0.044, MEM:1472.3M
[05/28 12:13:20    200s] Average module density = 0.892.
[05/28 12:13:20    200s] Density for the design = 0.892.
[05/28 12:13:20    200s]        = stdcell_area 164806 sites (514986 um^2) / alloc_area 184842 sites (577594 um^2).
[05/28 12:13:20    200s] Pin Density = 0.2666.
[05/28 12:13:20    200s]             = total # of pins 70395 / total area 264060.
[05/28 12:13:20    200s] OPERPROF: Starting spMPad at level 1, MEM:1472.3M
[05/28 12:13:20    200s] OPERPROF:   Starting spContextMPad at level 2, MEM:1472.3M
[05/28 12:13:20    200s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1472.3M
[05/28 12:13:20    200s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1472.3M
[05/28 12:13:20    200s] InitPadU 0.892 -> 1.007 for top
[05/28 12:13:20    200s] Identified 1 spare or floating instance, with no clusters.
[05/28 12:13:20    200s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1472.3M
[05/28 12:13:20    200s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.005, MEM:1472.3M
[05/28 12:13:20    200s] === lastAutoLevel = 9 
[05/28 12:13:20    200s] OPERPROF: Starting spInitNetWt at level 1, MEM:1472.3M
[05/28 12:13:21    200s] 0 delay mode for cte enabled initNetWt.
[05/28 12:13:21    200s] no activity file in design. spp won't run.
[05/28 12:13:21    200s] [spp] 0
[05/28 12:13:21    200s] [adp] 0:1:1:3
[05/28 12:13:23    203s] 0 delay mode for cte disabled initNetWt.
[05/28 12:13:23    203s] OPERPROF: Finished spInitNetWt at level 1, CPU:2.820, REAL:2.819, MEM:1497.2M
[05/28 12:13:23    203s] Clock gating cells determined by native netlist tracing.
[05/28 12:13:23    203s] no activity file in design. spp won't run.
[05/28 12:13:23    203s] no activity file in design. spp won't run.
[05/28 12:13:23    203s] OPERPROF: Starting npMain at level 1, MEM:1497.2M
[05/28 12:13:24    203s] OPERPROF:   Starting npPlace at level 2, MEM:1497.2M
[05/28 12:13:25    203s] Iteration  1: Total net bbox = 6.095e+04 (3.17e+04 2.93e+04)
[05/28 12:13:25    203s]               Est.  stn bbox = 7.808e+04 (3.98e+04 3.83e+04)
[05/28 12:13:25    203s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1526.2M
[05/28 12:13:25    203s] Iteration  2: Total net bbox = 6.095e+04 (3.17e+04 2.93e+04)
[05/28 12:13:25    203s]               Est.  stn bbox = 7.808e+04 (3.98e+04 3.83e+04)
[05/28 12:13:25    203s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1526.2M
[05/28 12:13:25    203s] exp_mt_sequential is set from setPlaceMode option to 1
[05/28 12:13:25    203s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/28 12:13:25    203s] place_exp_mt_interval set to default 32
[05/28 12:13:25    203s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/28 12:13:30    208s] Iteration  3: Total net bbox = 6.054e+04 (3.10e+04 2.95e+04)
[05/28 12:13:30    208s]               Est.  stn bbox = 8.245e+04 (4.19e+04 4.05e+04)
[05/28 12:13:30    208s]               cpu = 0:00:05.4 real = 0:00:05.0 mem = 1555.8M
[05/28 12:13:30    208s] Total number of setup views is 2.
[05/28 12:13:42    220s] Total number of active setup views is 1.
[05/28 12:13:42    220s] Active setup views:
[05/28 12:13:42    220s]     av_scan_mode_max
[05/28 12:13:51    229s] Iteration  4: Total net bbox = 4.316e+05 (1.87e+05 2.44e+05)
[05/28 12:13:51    229s]               Est.  stn bbox = 5.657e+05 (2.47e+05 3.19e+05)
[05/28 12:13:51    229s]               cpu = 0:00:20.6 real = 0:00:21.0 mem = 1616.3M
[05/28 12:13:51    229s] Total number of setup views is 1.
[05/28 12:13:51    229s] Total number of active setup views is 1.
[05/28 12:13:51    229s] Active setup views:
[05/28 12:13:51    229s]     av_scan_mode_max
[05/28 12:14:00    238s] Iteration  5: Total net bbox = 4.849e+05 (2.32e+05 2.53e+05)
[05/28 12:14:00    238s]               Est.  stn bbox = 6.558e+05 (3.09e+05 3.47e+05)
[05/28 12:14:00    238s]               cpu = 0:00:09.0 real = 0:00:09.0 mem = 1616.3M
[05/28 12:14:00    238s] OPERPROF:   Finished npPlace at level 2, CPU:35.090, REAL:35.312, MEM:1616.3M
[05/28 12:14:00    238s] OPERPROF: Finished npMain at level 1, CPU:35.240, REAL:36.468, MEM:1616.3M
[05/28 12:14:00    238s] OPERPROF: Starting npMain at level 1, MEM:1616.3M
[05/28 12:14:00    238s] OPERPROF:   Starting npPlace at level 2, MEM:1616.3M
[05/28 12:14:00    238s] Total number of setup views is 1.
[05/28 12:14:00    238s] Total number of active setup views is 1.
[05/28 12:14:00    238s] Active setup views:
[05/28 12:14:00    238s]     av_scan_mode_max
[05/28 12:14:10    248s] Iteration  6: Total net bbox = 5.253e+05 (2.60e+05 2.66e+05)
[05/28 12:14:10    248s]               Est.  stn bbox = 7.163e+05 (3.44e+05 3.72e+05)
[05/28 12:14:10    248s]               cpu = 0:00:10.2 real = 0:00:10.0 mem = 1620.4M
[05/28 12:14:10    248s] OPERPROF:   Finished npPlace at level 2, CPU:10.210, REAL:10.338, MEM:1620.4M
[05/28 12:14:10    248s] OPERPROF: Finished npMain at level 1, CPU:10.380, REAL:10.511, MEM:1620.4M
[05/28 12:14:10    248s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1620.4M
[05/28 12:14:10    248s] Starting Early Global Route rough congestion estimation: mem = 1620.4M
[05/28 12:14:10    248s] (I)       Started Loading and Dumping File ( Curr Mem: 1620.42 MB )
[05/28 12:14:10    248s] (I)       Reading DB...
[05/28 12:14:10    248s] (I)       Read data from FE... (mem=1620.4M)
[05/28 12:14:10    248s] (I)       Read nodes and places... (mem=1620.4M)
[05/28 12:14:10    248s] (I)       Done Read nodes and places (cpu=0.020s, mem=1620.4M)
[05/28 12:14:10    248s] (I)       Read nets... (mem=1620.4M)
[05/28 12:14:10    248s] (I)       Done Read nets (cpu=0.060s, mem=1620.4M)
[05/28 12:14:10    248s] (I)       Done Read data from FE (cpu=0.080s, mem=1620.4M)
[05/28 12:14:10    248s] (I)       before initializing RouteDB syMemory usage = 1620.4 MB
[05/28 12:14:10    248s] (I)       == Non-default Options ==
[05/28 12:14:10    248s] (I)       Print mode                                         : 2
[05/28 12:14:10    248s] (I)       Stop if highly congested                           : false
[05/28 12:14:10    248s] (I)       Maximum routing layer                              : 6
[05/28 12:14:10    248s] (I)       Assign partition pins                              : false
[05/28 12:14:10    248s] (I)       Support large GCell                                : true
[05/28 12:14:10    248s] (I)       Number of rows per GCell                           : 12
[05/28 12:14:10    248s] (I)       Max num rows per GCell                             : 32
[05/28 12:14:10    248s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/28 12:14:10    248s] (I)       Use row-based GCell size
[05/28 12:14:10    248s] (I)       GCell unit size  : 5040
[05/28 12:14:10    248s] (I)       GCell multiplier : 12
[05/28 12:14:10    248s] (I)       build grid graph
[05/28 12:14:10    248s] (I)       build grid graph start
[05/28 12:14:10    248s] [NR-eGR] Track table information for default rule: 
[05/28 12:14:10    248s] [NR-eGR] metal1 has no routable track
[05/28 12:14:10    248s] [NR-eGR] metal2 has single uniform track structure
[05/28 12:14:10    248s] [NR-eGR] metal3 has single uniform track structure
[05/28 12:14:10    248s] [NR-eGR] metal4 has single uniform track structure
[05/28 12:14:10    248s] [NR-eGR] metal5 has single uniform track structure
[05/28 12:14:10    248s] [NR-eGR] metal6 has single uniform track structure
[05/28 12:14:10    248s] (I)       build grid graph end
[05/28 12:14:10    248s] (I)       ===========================================================================
[05/28 12:14:10    248s] (I)       == Report All Rule Vias ==
[05/28 12:14:10    248s] (I)       ===========================================================================
[05/28 12:14:10    248s] (I)        Via Rule : (Default)
[05/28 12:14:10    248s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 12:14:10    248s] (I)       ---------------------------------------------------------------------------
[05/28 12:14:10    248s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/28 12:14:10    248s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/28 12:14:10    248s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/28 12:14:10    248s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/28 12:14:10    248s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/28 12:14:10    248s] (I)       ===========================================================================
[05/28 12:14:10    248s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1620.42 MB )
[05/28 12:14:10    248s] (I)       Num PG vias on layer 2 : 0
[05/28 12:14:10    248s] (I)       Num PG vias on layer 3 : 0
[05/28 12:14:10    248s] (I)       Num PG vias on layer 4 : 0
[05/28 12:14:10    248s] (I)       Num PG vias on layer 5 : 0
[05/28 12:14:10    248s] (I)       Num PG vias on layer 6 : 0
[05/28 12:14:10    248s] [NR-eGR] Read 32960 PG shapes
[05/28 12:14:10    248s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.42 MB )
[05/28 12:14:10    248s] [NR-eGR] #Routing Blockages  : 0
[05/28 12:14:10    248s] [NR-eGR] #Instance Blockages : 2061
[05/28 12:14:10    248s] [NR-eGR] #PG Blockages       : 32960
[05/28 12:14:10    248s] [NR-eGR] #Halo Blockages     : 0
[05/28 12:14:10    248s] [NR-eGR] #Boundary Blockages : 0
[05/28 12:14:10    248s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/28 12:14:10    248s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 12:14:10    248s] (I)       readDataFromPlaceDB
[05/28 12:14:10    248s] (I)       Read net information..
[05/28 12:14:10    248s] [NR-eGR] Read numTotalNets=19353  numIgnoredNets=0
[05/28 12:14:10    248s] (I)       Read testcase time = 0.010 seconds
[05/28 12:14:10    248s] 
[05/28 12:14:10    248s] (I)       early_global_route_priority property id does not exist.
[05/28 12:14:10    248s] (I)       Start initializing grid graph
[05/28 12:14:10    248s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/28 12:14:10    248s] (I)       End initializing grid graph
[05/28 12:14:10    248s] (I)       Model blockages into capacity
[05/28 12:14:10    248s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/28 12:14:10    248s] (I)       Started Modeling ( Curr Mem: 1620.42 MB )
[05/28 12:14:10    248s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/28 12:14:10    248s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/28 12:14:10    248s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/28 12:14:10    248s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/28 12:14:10    248s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/28 12:14:10    248s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1620.42 MB )
[05/28 12:14:10    248s] (I)       -- layer congestion ratio --
[05/28 12:14:10    248s] (I)       Layer 1 : 0.100000
[05/28 12:14:10    248s] (I)       Layer 2 : 0.700000
[05/28 12:14:10    248s] (I)       Layer 3 : 0.700000
[05/28 12:14:10    248s] (I)       Layer 4 : 0.700000
[05/28 12:14:10    248s] (I)       Layer 5 : 0.700000
[05/28 12:14:10    248s] (I)       Layer 6 : 0.700000
[05/28 12:14:10    248s] (I)       ----------------------------
[05/28 12:14:10    248s] (I)       Number of ignored nets = 0
[05/28 12:14:10    248s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 12:14:10    248s] (I)       Number of clock nets = 2.  Ignored: No
[05/28 12:14:10    248s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 12:14:10    248s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 12:14:10    248s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 12:14:10    248s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 12:14:10    248s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 12:14:10    248s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 12:14:10    248s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 12:14:10    248s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 12:14:10    248s] (I)       Before initializing Early Global Route syMemory usage = 1620.4 MB
[05/28 12:14:10    248s] (I)       Ndr track 0 does not exist
[05/28 12:14:10    248s] (I)       ---------------------Grid Graph Info--------------------
[05/28 12:14:10    248s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/28 12:14:10    248s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/28 12:14:10    248s] (I)       Site width          :   620  (dbu)
[05/28 12:14:10    248s] (I)       Row height          :  5040  (dbu)
[05/28 12:14:10    248s] (I)       GCell width         : 60480  (dbu)
[05/28 12:14:10    248s] (I)       GCell height        : 60480  (dbu)
[05/28 12:14:10    248s] (I)       Grid                :    23    23     6
[05/28 12:14:10    248s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/28 12:14:10    248s] (I)       Vertical capacity   :     0 60480     0 60480     0 60480
[05/28 12:14:10    248s] (I)       Horizontal capacity :     0     0 60480     0 60480     0
[05/28 12:14:10    248s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/28 12:14:10    248s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/28 12:14:10    248s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/28 12:14:10    248s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/28 12:14:10    248s] (I)       First track coord   :     0   310   400   310   400  2170
[05/28 12:14:10    248s] (I)       Num tracks per GCell: 126.00 97.55 108.00 97.55 108.00 24.39
[05/28 12:14:10    248s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/28 12:14:10    248s] (I)       Num of masks        :     1     1     1     1     1     1
[05/28 12:14:10    248s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/28 12:14:10    248s] (I)       --------------------------------------------------------
[05/28 12:14:10    248s] 
[05/28 12:14:10    248s] [NR-eGR] ============ Routing rule table ============
[05/28 12:14:10    248s] [NR-eGR] Rule id: 0  Nets: 19323 
[05/28 12:14:10    248s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 12:14:10    248s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/28 12:14:10    248s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:14:10    248s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:14:10    248s] [NR-eGR] ========================================
[05/28 12:14:10    248s] [NR-eGR] 
[05/28 12:14:10    248s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 12:14:10    248s] (I)       blocked tracks on layer2 : = 26218 / 50071 (52.36%)
[05/28 12:14:10    248s] (I)       blocked tracks on layer3 : = 25964 / 55453 (46.82%)
[05/28 12:14:10    248s] (I)       blocked tracks on layer4 : = 26396 / 50071 (52.72%)
[05/28 12:14:10    248s] (I)       blocked tracks on layer5 : = 28812 / 55453 (51.96%)
[05/28 12:14:10    248s] (I)       blocked tracks on layer6 : = 5632 / 12512 (45.01%)
[05/28 12:14:10    248s] (I)       After initializing Early Global Route syMemory usage = 1620.4 MB
[05/28 12:14:10    248s] (I)       Finished Loading and Dumping File ( CPU: 0.11 sec, Real: 0.12 sec, Curr Mem: 1620.42 MB )
[05/28 12:14:10    248s] (I)       Reset routing kernel
[05/28 12:14:10    248s] (I)       ============= Initialization =============
[05/28 12:14:10    248s] (I)       numLocalWires=83526  numGlobalNetBranches=23030  numLocalNetBranches=19145
[05/28 12:14:10    248s] (I)       totalPins=70335  totalGlobalPin=14631 (20.80%)
[05/28 12:14:10    248s] (I)       Started Build MST ( Curr Mem: 1620.42 MB )
[05/28 12:14:10    248s] (I)       Generate topology with single threads
[05/28 12:14:10    248s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1620.42 MB )
[05/28 12:14:10    248s] (I)       total 2D Cap : 131032 = (65309 H, 65723 V)
[05/28 12:14:10    248s] (I)       
[05/28 12:14:10    248s] (I)       ============  Phase 1a Route ============
[05/28 12:14:10    248s] (I)       Started Phase 1a ( Curr Mem: 1620.42 MB )
[05/28 12:14:10    248s] (I)       Started Pattern routing ( Curr Mem: 1620.42 MB )
[05/28 12:14:10    248s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.42 MB )
[05/28 12:14:10    248s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1620.42 MB )
[05/28 12:14:10    248s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 12:14:10    248s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.42 MB )
[05/28 12:14:10    248s] (I)       Usage: 11415 = (6188 H, 5227 V) = (9.47% H, 7.95% V) = (3.743e+05um H, 3.161e+05um V)
[05/28 12:14:10    248s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1620.42 MB )
[05/28 12:14:10    248s] (I)       
[05/28 12:14:10    248s] (I)       ============  Phase 1b Route ============
[05/28 12:14:10    248s] (I)       Started Phase 1b ( Curr Mem: 1620.42 MB )
[05/28 12:14:10    248s] (I)       Usage: 11415 = (6188 H, 5227 V) = (9.47% H, 7.95% V) = (3.743e+05um H, 3.161e+05um V)
[05/28 12:14:10    248s] (I)       eGR overflow: 0.00% H + 0.00% V
[05/28 12:14:10    248s] 
[05/28 12:14:10    248s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.42 MB )
[05/28 12:14:10    248s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/28 12:14:10    248s] Finished Early Global Route rough congestion estimation: mem = 1620.4M
[05/28 12:14:10    248s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.140, REAL:0.151, MEM:1620.4M
[05/28 12:14:10    248s] earlyGlobalRoute rough estimation gcell size 12 row height
[05/28 12:14:10    248s] OPERPROF: Starting CDPad at level 1, MEM:1620.4M
[05/28 12:14:11    249s] CDPadU 0.892 -> 0.892. R=0.892, N=17849, GS=60.480
[05/28 12:14:11    249s] OPERPROF: Finished CDPad at level 1, CPU:0.070, REAL:0.066, MEM:1620.4M
[05/28 12:14:11    249s] OPERPROF: Starting npMain at level 1, MEM:1620.4M
[05/28 12:14:11    249s] OPERPROF:   Starting npPlace at level 2, MEM:1620.4M
[05/28 12:14:11    249s] Total number of setup views is 1.
[05/28 12:14:11    249s] Total number of active setup views is 1.
[05/28 12:14:11    249s] Active setup views:
[05/28 12:14:11    249s]     av_scan_mode_max
[05/28 12:14:11    249s] OPERPROF:   Finished npPlace at level 2, CPU:0.090, REAL:0.094, MEM:1646.6M
[05/28 12:14:11    249s] OPERPROF: Finished npMain at level 1, CPU:0.260, REAL:0.255, MEM:1646.6M
[05/28 12:14:11    249s] Global placement CDP skipped at cutLevel 7.
[05/28 12:14:11    249s] Iteration  7: Total net bbox = 5.745e+05 (3.03e+05 2.71e+05)
[05/28 12:14:11    249s]               Est.  stn bbox = 7.705e+05 (3.91e+05 3.80e+05)
[05/28 12:14:11    249s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1646.6M
[05/28 12:14:20    258s] nrCritNet: 4.99% ( 965 / 19353 ) cutoffSlk: 1219.1ps stdDelay: 53.6ps
[05/28 12:14:20    258s] nrCritNet: 2.00% ( 387 / 19353 ) cutoffSlk: 795.4ps stdDelay: 53.6ps
[05/28 12:14:20    258s] Iteration  8: Total net bbox = 5.751e+05 (3.03e+05 2.72e+05)
[05/28 12:14:20    258s]               Est.  stn bbox = 7.711e+05 (3.91e+05 3.80e+05)
[05/28 12:14:20    258s]               cpu = 0:00:09.4 real = 0:00:09.0 mem = 1646.6M
[05/28 12:14:20    258s] OPERPROF: Starting npMain at level 1, MEM:1646.6M
[05/28 12:14:20    258s] OPERPROF:   Starting npPlace at level 2, MEM:1646.6M
[05/28 12:14:20    258s] Total number of setup views is 1.
[05/28 12:14:20    258s] Total number of active setup views is 1.
[05/28 12:14:20    258s] Active setup views:
[05/28 12:14:20    258s]     av_scan_mode_max
[05/28 12:14:35    273s] OPERPROF:   Finished npPlace at level 2, CPU:14.880, REAL:15.083, MEM:1646.6M
[05/28 12:14:35    273s] OPERPROF: Finished npMain at level 1, CPU:15.060, REAL:15.256, MEM:1646.6M
[05/28 12:14:35    273s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1646.6M
[05/28 12:14:35    273s] Starting Early Global Route rough congestion estimation: mem = 1646.6M
[05/28 12:14:35    273s] (I)       Started Loading and Dumping File ( Curr Mem: 1646.57 MB )
[05/28 12:14:35    273s] (I)       Reading DB...
[05/28 12:14:35    273s] (I)       Read data from FE... (mem=1646.6M)
[05/28 12:14:35    273s] (I)       Read nodes and places... (mem=1646.6M)
[05/28 12:14:35    273s] (I)       Done Read nodes and places (cpu=0.030s, mem=1646.6M)
[05/28 12:14:35    273s] (I)       Read nets... (mem=1646.6M)
[05/28 12:14:36    273s] (I)       Done Read nets (cpu=0.050s, mem=1646.6M)
[05/28 12:14:36    273s] (I)       Done Read data from FE (cpu=0.080s, mem=1646.6M)
[05/28 12:14:36    273s] (I)       before initializing RouteDB syMemory usage = 1646.6 MB
[05/28 12:14:36    273s] (I)       == Non-default Options ==
[05/28 12:14:36    273s] (I)       Print mode                                         : 2
[05/28 12:14:36    273s] (I)       Stop if highly congested                           : false
[05/28 12:14:36    273s] (I)       Maximum routing layer                              : 6
[05/28 12:14:36    273s] (I)       Assign partition pins                              : false
[05/28 12:14:36    273s] (I)       Support large GCell                                : true
[05/28 12:14:36    273s] (I)       Number of rows per GCell                           : 6
[05/28 12:14:36    273s] (I)       Max num rows per GCell                             : 32
[05/28 12:14:36    273s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/28 12:14:36    273s] (I)       Use row-based GCell size
[05/28 12:14:36    273s] (I)       GCell unit size  : 5040
[05/28 12:14:36    273s] (I)       GCell multiplier : 6
[05/28 12:14:36    273s] (I)       build grid graph
[05/28 12:14:36    273s] (I)       build grid graph start
[05/28 12:14:36    273s] [NR-eGR] Track table information for default rule: 
[05/28 12:14:36    273s] [NR-eGR] metal1 has no routable track
[05/28 12:14:36    273s] [NR-eGR] metal2 has single uniform track structure
[05/28 12:14:36    273s] [NR-eGR] metal3 has single uniform track structure
[05/28 12:14:36    273s] [NR-eGR] metal4 has single uniform track structure
[05/28 12:14:36    273s] [NR-eGR] metal5 has single uniform track structure
[05/28 12:14:36    273s] [NR-eGR] metal6 has single uniform track structure
[05/28 12:14:36    273s] (I)       build grid graph end
[05/28 12:14:36    273s] (I)       ===========================================================================
[05/28 12:14:36    273s] (I)       == Report All Rule Vias ==
[05/28 12:14:36    273s] (I)       ===========================================================================
[05/28 12:14:36    273s] (I)        Via Rule : (Default)
[05/28 12:14:36    273s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 12:14:36    273s] (I)       ---------------------------------------------------------------------------
[05/28 12:14:36    273s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/28 12:14:36    273s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/28 12:14:36    273s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/28 12:14:36    273s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/28 12:14:36    273s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/28 12:14:36    273s] (I)       ===========================================================================
[05/28 12:14:36    273s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1646.57 MB )
[05/28 12:14:36    273s] (I)       Num PG vias on layer 2 : 0
[05/28 12:14:36    273s] (I)       Num PG vias on layer 3 : 0
[05/28 12:14:36    273s] (I)       Num PG vias on layer 4 : 0
[05/28 12:14:36    273s] (I)       Num PG vias on layer 5 : 0
[05/28 12:14:36    273s] (I)       Num PG vias on layer 6 : 0
[05/28 12:14:36    273s] [NR-eGR] Read 32960 PG shapes
[05/28 12:14:36    273s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.57 MB )
[05/28 12:14:36    273s] [NR-eGR] #Routing Blockages  : 0
[05/28 12:14:36    273s] [NR-eGR] #Instance Blockages : 2061
[05/28 12:14:36    273s] [NR-eGR] #PG Blockages       : 32960
[05/28 12:14:36    273s] [NR-eGR] #Halo Blockages     : 0
[05/28 12:14:36    273s] [NR-eGR] #Boundary Blockages : 0
[05/28 12:14:36    273s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/28 12:14:36    273s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 12:14:36    273s] (I)       readDataFromPlaceDB
[05/28 12:14:36    273s] (I)       Read net information..
[05/28 12:14:36    273s] [NR-eGR] Read numTotalNets=19353  numIgnoredNets=0
[05/28 12:14:36    273s] (I)       Read testcase time = 0.020 seconds
[05/28 12:14:36    273s] 
[05/28 12:14:36    273s] (I)       early_global_route_priority property id does not exist.
[05/28 12:14:36    273s] (I)       Start initializing grid graph
[05/28 12:14:36    273s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/28 12:14:36    273s] (I)       End initializing grid graph
[05/28 12:14:36    273s] (I)       Model blockages into capacity
[05/28 12:14:36    273s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/28 12:14:36    273s] (I)       Started Modeling ( Curr Mem: 1646.57 MB )
[05/28 12:14:36    273s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/28 12:14:36    273s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/28 12:14:36    273s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/28 12:14:36    273s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/28 12:14:36    273s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/28 12:14:36    273s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1646.57 MB )
[05/28 12:14:36    273s] (I)       -- layer congestion ratio --
[05/28 12:14:36    273s] (I)       Layer 1 : 0.100000
[05/28 12:14:36    273s] (I)       Layer 2 : 0.700000
[05/28 12:14:36    273s] (I)       Layer 3 : 0.700000
[05/28 12:14:36    273s] (I)       Layer 4 : 0.700000
[05/28 12:14:36    273s] (I)       Layer 5 : 0.700000
[05/28 12:14:36    273s] (I)       Layer 6 : 0.700000
[05/28 12:14:36    273s] (I)       ----------------------------
[05/28 12:14:36    273s] (I)       Number of ignored nets = 0
[05/28 12:14:36    273s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 12:14:36    273s] (I)       Number of clock nets = 2.  Ignored: No
[05/28 12:14:36    273s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 12:14:36    273s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 12:14:36    273s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 12:14:36    273s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 12:14:36    273s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 12:14:36    273s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 12:14:36    273s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 12:14:36    273s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 12:14:36    273s] (I)       Before initializing Early Global Route syMemory usage = 1646.6 MB
[05/28 12:14:36    273s] (I)       Ndr track 0 does not exist
[05/28 12:14:36    273s] (I)       ---------------------Grid Graph Info--------------------
[05/28 12:14:36    273s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/28 12:14:36    273s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/28 12:14:36    273s] (I)       Site width          :   620  (dbu)
[05/28 12:14:36    273s] (I)       Row height          :  5040  (dbu)
[05/28 12:14:36    273s] (I)       GCell width         : 30240  (dbu)
[05/28 12:14:36    273s] (I)       GCell height        : 30240  (dbu)
[05/28 12:14:36    273s] (I)       Grid                :    45    45     6
[05/28 12:14:36    273s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/28 12:14:36    273s] (I)       Vertical capacity   :     0 30240     0 30240     0 30240
[05/28 12:14:36    273s] (I)       Horizontal capacity :     0     0 30240     0 30240     0
[05/28 12:14:36    273s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/28 12:14:36    273s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/28 12:14:36    273s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/28 12:14:36    273s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/28 12:14:36    273s] (I)       First track coord   :     0   310   400   310   400  2170
[05/28 12:14:36    273s] (I)       Num tracks per GCell: 63.00 48.77 54.00 48.77 54.00 12.19
[05/28 12:14:36    273s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/28 12:14:36    273s] (I)       Num of masks        :     1     1     1     1     1     1
[05/28 12:14:36    273s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/28 12:14:36    273s] (I)       --------------------------------------------------------
[05/28 12:14:36    273s] 
[05/28 12:14:36    273s] [NR-eGR] ============ Routing rule table ============
[05/28 12:14:36    273s] [NR-eGR] Rule id: 0  Nets: 19323 
[05/28 12:14:36    273s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 12:14:36    273s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/28 12:14:36    273s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:14:36    273s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:14:36    273s] [NR-eGR] ========================================
[05/28 12:14:36    273s] [NR-eGR] 
[05/28 12:14:36    273s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 12:14:36    273s] (I)       blocked tracks on layer2 : = 46569 / 97965 (47.54%)
[05/28 12:14:36    273s] (I)       blocked tracks on layer3 : = 45326 / 108495 (41.78%)
[05/28 12:14:36    273s] (I)       blocked tracks on layer4 : = 47809 / 97965 (48.80%)
[05/28 12:14:36    273s] (I)       blocked tracks on layer5 : = 51878 / 108495 (47.82%)
[05/28 12:14:36    273s] (I)       blocked tracks on layer6 : = 9860 / 24480 (40.28%)
[05/28 12:14:36    273s] (I)       After initializing Early Global Route syMemory usage = 1646.6 MB
[05/28 12:14:36    273s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 1646.57 MB )
[05/28 12:14:36    273s] (I)       Reset routing kernel
[05/28 12:14:36    273s] (I)       ============= Initialization =============
[05/28 12:14:36    273s] (I)       numLocalWires=65809  numGlobalNetBranches=20023  numLocalNetBranches=13258
[05/28 12:14:36    273s] (I)       totalPins=70335  totalGlobalPin=27093 (38.52%)
[05/28 12:14:36    273s] (I)       Started Build MST ( Curr Mem: 1646.57 MB )
[05/28 12:14:36    273s] (I)       Generate topology with single threads
[05/28 12:14:36    273s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1646.57 MB )
[05/28 12:14:36    273s] (I)       total 2D Cap : 253190 = (126335 H, 126855 V)
[05/28 12:14:36    273s] (I)       
[05/28 12:14:36    273s] (I)       ============  Phase 1a Route ============
[05/28 12:14:36    273s] (I)       Started Phase 1a ( Curr Mem: 1646.57 MB )
[05/28 12:14:36    273s] (I)       Started Pattern routing ( Curr Mem: 1646.57 MB )
[05/28 12:14:36    273s] (I)       Finished Pattern routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1646.57 MB )
[05/28 12:14:36    273s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1646.57 MB )
[05/28 12:14:36    273s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 12:14:36    273s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.57 MB )
[05/28 12:14:36    273s] (I)       Usage: 26018 = (13449 H, 12569 V) = (10.65% H, 9.91% V) = (4.067e+05um H, 3.801e+05um V)
[05/28 12:14:36    273s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1646.57 MB )
[05/28 12:14:36    273s] (I)       
[05/28 12:14:36    273s] (I)       ============  Phase 1b Route ============
[05/28 12:14:36    273s] (I)       Started Phase 1b ( Curr Mem: 1646.57 MB )
[05/28 12:14:36    273s] (I)       Usage: 26018 = (13449 H, 12569 V) = (10.65% H, 9.91% V) = (4.067e+05um H, 3.801e+05um V)
[05/28 12:14:36    273s] (I)       eGR overflow: 0.00% H + 0.00% V
[05/28 12:14:36    273s] 
[05/28 12:14:36    273s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.57 MB )
[05/28 12:14:36    273s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/28 12:14:36    273s] Finished Early Global Route rough congestion estimation: mem = 1646.6M
[05/28 12:14:36    273s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.160, REAL:0.157, MEM:1646.6M
[05/28 12:14:36    273s] earlyGlobalRoute rough estimation gcell size 6 row height
[05/28 12:14:36    273s] OPERPROF: Starting CDPad at level 1, MEM:1646.6M
[05/28 12:14:36    274s] CDPadU 0.892 -> 0.892. R=0.892, N=17849, GS=30.240
[05/28 12:14:36    274s] OPERPROF: Finished CDPad at level 1, CPU:0.100, REAL:0.098, MEM:1646.6M
[05/28 12:14:36    274s] OPERPROF: Starting npMain at level 1, MEM:1646.6M
[05/28 12:14:36    274s] OPERPROF:   Starting npPlace at level 2, MEM:1646.6M
[05/28 12:14:36    274s] Total number of setup views is 1.
[05/28 12:14:36    274s] Total number of active setup views is 1.
[05/28 12:14:36    274s] Active setup views:
[05/28 12:14:36    274s]     av_scan_mode_max
[05/28 12:14:36    274s] OPERPROF:   Finished npPlace at level 2, CPU:0.100, REAL:0.092, MEM:1646.6M
[05/28 12:14:36    274s] OPERPROF: Finished npMain at level 1, CPU:0.260, REAL:0.258, MEM:1646.6M
[05/28 12:14:36    274s] Global placement CDP skipped at cutLevel 9.
[05/28 12:14:36    274s] Iteration  9: Total net bbox = 6.448e+05 (3.30e+05 3.14e+05)
[05/28 12:14:36    274s]               Est.  stn bbox = 8.439e+05 (4.17e+05 4.26e+05)
[05/28 12:14:36    274s]               cpu = 0:00:15.6 real = 0:00:16.0 mem = 1646.6M
[05/28 12:14:45    283s] nrCritNet: 5.00% ( 967 / 19353 ) cutoffSlk: 1013.7ps stdDelay: 53.6ps
[05/28 12:14:45    283s] nrCritNet: 1.99% ( 385 / 19353 ) cutoffSlk: 736.2ps stdDelay: 53.6ps
[05/28 12:14:45    283s] Iteration 10: Total net bbox = 6.461e+05 (3.31e+05 3.15e+05)
[05/28 12:14:45    283s]               Est.  stn bbox = 8.452e+05 (4.18e+05 4.27e+05)
[05/28 12:14:45    283s]               cpu = 0:00:09.2 real = 0:00:09.0 mem = 1646.6M
[05/28 12:14:45    283s] OPERPROF: Starting npMain at level 1, MEM:1646.6M
[05/28 12:14:45    283s] OPERPROF:   Starting npPlace at level 2, MEM:1646.6M
[05/28 12:14:45    283s] Total number of setup views is 1.
[05/28 12:14:45    283s] Total number of active setup views is 1.
[05/28 12:14:45    283s] Active setup views:
[05/28 12:14:45    283s]     av_scan_mode_max
[05/28 12:15:00    298s] OPERPROF:   Finished npPlace at level 2, CPU:14.540, REAL:14.727, MEM:1646.6M
[05/28 12:15:00    298s] OPERPROF: Finished npMain at level 1, CPU:14.710, REAL:14.895, MEM:1646.6M
[05/28 12:15:00    298s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1646.6M
[05/28 12:15:00    298s] Starting Early Global Route rough congestion estimation: mem = 1646.6M
[05/28 12:15:00    298s] (I)       Started Loading and Dumping File ( Curr Mem: 1646.57 MB )
[05/28 12:15:00    298s] (I)       Reading DB...
[05/28 12:15:00    298s] (I)       Read data from FE... (mem=1646.6M)
[05/28 12:15:00    298s] (I)       Read nodes and places... (mem=1646.6M)
[05/28 12:15:00    298s] (I)       Done Read nodes and places (cpu=0.020s, mem=1646.6M)
[05/28 12:15:00    298s] (I)       Read nets... (mem=1646.6M)
[05/28 12:15:00    298s] (I)       Done Read nets (cpu=0.060s, mem=1646.6M)
[05/28 12:15:00    298s] (I)       Done Read data from FE (cpu=0.080s, mem=1646.6M)
[05/28 12:15:00    298s] (I)       before initializing RouteDB syMemory usage = 1646.6 MB
[05/28 12:15:00    298s] (I)       == Non-default Options ==
[05/28 12:15:00    298s] (I)       Print mode                                         : 2
[05/28 12:15:00    298s] (I)       Stop if highly congested                           : false
[05/28 12:15:00    298s] (I)       Maximum routing layer                              : 6
[05/28 12:15:00    298s] (I)       Assign partition pins                              : false
[05/28 12:15:00    298s] (I)       Support large GCell                                : true
[05/28 12:15:00    298s] (I)       Number of rows per GCell                           : 3
[05/28 12:15:00    298s] (I)       Max num rows per GCell                             : 32
[05/28 12:15:00    298s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/28 12:15:00    298s] (I)       Use row-based GCell size
[05/28 12:15:00    298s] (I)       GCell unit size  : 5040
[05/28 12:15:00    298s] (I)       GCell multiplier : 3
[05/28 12:15:00    298s] (I)       build grid graph
[05/28 12:15:00    298s] (I)       build grid graph start
[05/28 12:15:00    298s] [NR-eGR] Track table information for default rule: 
[05/28 12:15:00    298s] [NR-eGR] metal1 has no routable track
[05/28 12:15:00    298s] [NR-eGR] metal2 has single uniform track structure
[05/28 12:15:00    298s] [NR-eGR] metal3 has single uniform track structure
[05/28 12:15:00    298s] [NR-eGR] metal4 has single uniform track structure
[05/28 12:15:00    298s] [NR-eGR] metal5 has single uniform track structure
[05/28 12:15:00    298s] [NR-eGR] metal6 has single uniform track structure
[05/28 12:15:00    298s] (I)       build grid graph end
[05/28 12:15:00    298s] (I)       ===========================================================================
[05/28 12:15:00    298s] (I)       == Report All Rule Vias ==
[05/28 12:15:00    298s] (I)       ===========================================================================
[05/28 12:15:00    298s] (I)        Via Rule : (Default)
[05/28 12:15:00    298s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 12:15:00    298s] (I)       ---------------------------------------------------------------------------
[05/28 12:15:00    298s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/28 12:15:00    298s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/28 12:15:00    298s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/28 12:15:00    298s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/28 12:15:00    298s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/28 12:15:00    298s] (I)       ===========================================================================
[05/28 12:15:00    298s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1646.57 MB )
[05/28 12:15:00    298s] (I)       Num PG vias on layer 2 : 0
[05/28 12:15:00    298s] (I)       Num PG vias on layer 3 : 0
[05/28 12:15:00    298s] (I)       Num PG vias on layer 4 : 0
[05/28 12:15:00    298s] (I)       Num PG vias on layer 5 : 0
[05/28 12:15:00    298s] (I)       Num PG vias on layer 6 : 0
[05/28 12:15:00    298s] [NR-eGR] Read 32960 PG shapes
[05/28 12:15:00    298s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1646.57 MB )
[05/28 12:15:00    298s] [NR-eGR] #Routing Blockages  : 0
[05/28 12:15:00    298s] [NR-eGR] #Instance Blockages : 2061
[05/28 12:15:00    298s] [NR-eGR] #PG Blockages       : 32960
[05/28 12:15:00    298s] [NR-eGR] #Halo Blockages     : 0
[05/28 12:15:00    298s] [NR-eGR] #Boundary Blockages : 0
[05/28 12:15:00    298s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/28 12:15:00    298s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 12:15:00    298s] (I)       readDataFromPlaceDB
[05/28 12:15:00    298s] (I)       Read net information..
[05/28 12:15:00    298s] [NR-eGR] Read numTotalNets=19353  numIgnoredNets=0
[05/28 12:15:00    298s] (I)       Read testcase time = 0.010 seconds
[05/28 12:15:00    298s] 
[05/28 12:15:00    298s] (I)       early_global_route_priority property id does not exist.
[05/28 12:15:00    298s] (I)       Start initializing grid graph
[05/28 12:15:00    298s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/28 12:15:00    298s] (I)       End initializing grid graph
[05/28 12:15:00    298s] (I)       Model blockages into capacity
[05/28 12:15:00    298s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/28 12:15:00    298s] (I)       Started Modeling ( Curr Mem: 1646.57 MB )
[05/28 12:15:00    298s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/28 12:15:00    298s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/28 12:15:00    298s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/28 12:15:00    298s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/28 12:15:00    298s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/28 12:15:00    298s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1646.57 MB )
[05/28 12:15:00    298s] (I)       -- layer congestion ratio --
[05/28 12:15:00    298s] (I)       Layer 1 : 0.100000
[05/28 12:15:00    298s] (I)       Layer 2 : 0.700000
[05/28 12:15:00    298s] (I)       Layer 3 : 0.700000
[05/28 12:15:00    298s] (I)       Layer 4 : 0.700000
[05/28 12:15:00    298s] (I)       Layer 5 : 0.700000
[05/28 12:15:00    298s] (I)       Layer 6 : 0.700000
[05/28 12:15:00    298s] (I)       ----------------------------
[05/28 12:15:00    298s] (I)       Number of ignored nets = 0
[05/28 12:15:00    298s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 12:15:00    298s] (I)       Number of clock nets = 2.  Ignored: No
[05/28 12:15:00    298s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 12:15:00    298s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 12:15:00    298s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 12:15:00    298s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 12:15:00    298s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 12:15:00    298s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 12:15:00    298s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 12:15:00    298s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 12:15:00    298s] (I)       Before initializing Early Global Route syMemory usage = 1646.6 MB
[05/28 12:15:00    298s] (I)       Ndr track 0 does not exist
[05/28 12:15:00    298s] (I)       ---------------------Grid Graph Info--------------------
[05/28 12:15:00    298s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/28 12:15:00    298s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/28 12:15:00    298s] (I)       Site width          :   620  (dbu)
[05/28 12:15:00    298s] (I)       Row height          :  5040  (dbu)
[05/28 12:15:00    298s] (I)       GCell width         : 15120  (dbu)
[05/28 12:15:00    298s] (I)       GCell height        : 15120  (dbu)
[05/28 12:15:00    298s] (I)       Grid                :    90    90     6
[05/28 12:15:00    298s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/28 12:15:00    298s] (I)       Vertical capacity   :     0 15120     0 15120     0 15120
[05/28 12:15:00    298s] (I)       Horizontal capacity :     0     0 15120     0 15120     0
[05/28 12:15:00    298s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/28 12:15:00    298s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/28 12:15:00    298s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/28 12:15:00    298s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/28 12:15:00    298s] (I)       First track coord   :     0   310   400   310   400  2170
[05/28 12:15:00    298s] (I)       Num tracks per GCell: 31.50 24.39 27.00 24.39 27.00  6.10
[05/28 12:15:00    298s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/28 12:15:00    298s] (I)       Num of masks        :     1     1     1     1     1     1
[05/28 12:15:00    298s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/28 12:15:00    298s] (I)       --------------------------------------------------------
[05/28 12:15:00    298s] 
[05/28 12:15:00    298s] [NR-eGR] ============ Routing rule table ============
[05/28 12:15:00    298s] [NR-eGR] Rule id: 0  Nets: 19323 
[05/28 12:15:00    298s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 12:15:00    298s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/28 12:15:00    298s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:15:00    298s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:15:00    298s] [NR-eGR] ========================================
[05/28 12:15:00    298s] [NR-eGR] 
[05/28 12:15:00    298s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 12:15:00    298s] (I)       blocked tracks on layer2 : = 91151 / 195930 (46.52%)
[05/28 12:15:00    298s] (I)       blocked tracks on layer3 : = 87823 / 216990 (40.47%)
[05/28 12:15:00    298s] (I)       blocked tracks on layer4 : = 93956 / 195930 (47.95%)
[05/28 12:15:00    298s] (I)       blocked tracks on layer5 : = 101835 / 216990 (46.93%)
[05/28 12:15:00    298s] (I)       blocked tracks on layer6 : = 19277 / 48960 (39.37%)
[05/28 12:15:00    298s] (I)       After initializing Early Global Route syMemory usage = 1646.6 MB
[05/28 12:15:00    298s] (I)       Finished Loading and Dumping File ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 1646.57 MB )
[05/28 12:15:00    298s] (I)       Reset routing kernel
[05/28 12:15:00    298s] (I)       ============= Initialization =============
[05/28 12:15:00    298s] (I)       numLocalWires=41272  numGlobalNetBranches=14379  numLocalNetBranches=6770
[05/28 12:15:00    298s] (I)       totalPins=70335  totalGlobalPin=43613 (62.01%)
[05/28 12:15:00    298s] (I)       Started Build MST ( Curr Mem: 1646.57 MB )
[05/28 12:15:00    298s] (I)       Generate topology with single threads
[05/28 12:15:00    298s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1646.57 MB )
[05/28 12:15:00    298s] (I)       total 2D Cap : 509023 = (254091 H, 254932 V)
[05/28 12:15:00    298s] (I)       
[05/28 12:15:00    298s] (I)       ============  Phase 1a Route ============
[05/28 12:15:00    298s] (I)       Started Phase 1a ( Curr Mem: 1646.57 MB )
[05/28 12:15:00    298s] (I)       Started Pattern routing ( Curr Mem: 1646.57 MB )
[05/28 12:15:00    298s] (I)       Finished Pattern routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1646.57 MB )
[05/28 12:15:00    298s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1646.57 MB )
[05/28 12:15:00    298s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 12:15:00    298s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1646.57 MB )
[05/28 12:15:00    298s] (I)       Usage: 56415 = (29355 H, 27060 V) = (11.55% H, 10.61% V) = (4.438e+05um H, 4.091e+05um V)
[05/28 12:15:00    298s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1646.57 MB )
[05/28 12:15:00    298s] (I)       
[05/28 12:15:00    298s] (I)       ============  Phase 1b Route ============
[05/28 12:15:00    298s] (I)       Started Phase 1b ( Curr Mem: 1646.57 MB )
[05/28 12:15:00    298s] (I)       Started Monotonic routing ( Curr Mem: 1646.57 MB )
[05/28 12:15:00    298s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1646.57 MB )
[05/28 12:15:00    298s] (I)       Usage: 56412 = (29352 H, 27060 V) = (11.55% H, 10.61% V) = (4.438e+05um H, 4.091e+05um V)
[05/28 12:15:00    298s] (I)       eGR overflow: 0.00% H + 0.00% V
[05/28 12:15:00    298s] 
[05/28 12:15:00    298s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1646.57 MB )
[05/28 12:15:00    298s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/28 12:15:00    298s] Finished Early Global Route rough congestion estimation: mem = 1646.6M
[05/28 12:15:00    298s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.180, REAL:0.179, MEM:1646.6M
[05/28 12:15:00    298s] earlyGlobalRoute rough estimation gcell size 3 row height
[05/28 12:15:00    298s] OPERPROF: Starting CDPad at level 1, MEM:1646.6M
[05/28 12:15:00    298s] CDPadU 0.891 -> 0.891. R=0.891, N=17849, GS=15.120
[05/28 12:15:01    298s] OPERPROF: Finished CDPad at level 1, CPU:0.230, REAL:0.229, MEM:1646.6M
[05/28 12:15:01    298s] OPERPROF: Starting npMain at level 1, MEM:1646.6M
[05/28 12:15:01    298s] OPERPROF:   Starting npPlace at level 2, MEM:1646.6M
[05/28 12:15:01    298s] Total number of setup views is 1.
[05/28 12:15:01    298s] Total number of active setup views is 1.
[05/28 12:15:01    298s] Active setup views:
[05/28 12:15:01    298s]     av_scan_mode_max
[05/28 12:15:01    298s] OPERPROF:   Finished npPlace at level 2, CPU:0.120, REAL:0.116, MEM:1646.6M
[05/28 12:15:01    298s] OPERPROF: Finished npMain at level 1, CPU:0.280, REAL:0.280, MEM:1646.6M
[05/28 12:15:01    298s] Global placement CDP skipped at cutLevel 11.
[05/28 12:15:01    298s] Iteration 11: Total net bbox = 6.879e+05 (3.57e+05 3.31e+05)
[05/28 12:15:01    298s]               Est.  stn bbox = 8.845e+05 (4.44e+05 4.41e+05)
[05/28 12:15:01    298s]               cpu = 0:00:15.4 real = 0:00:16.0 mem = 1646.6M
[05/28 12:15:09    306s] nrCritNet: 5.00% ( 967 / 19353 ) cutoffSlk: 1036.6ps stdDelay: 53.6ps
[05/28 12:15:09    307s] nrCritNet: 2.00% ( 387 / 19353 ) cutoffSlk: 635.0ps stdDelay: 53.6ps
[05/28 12:15:09    307s] Iteration 12: Total net bbox = 6.882e+05 (3.57e+05 3.31e+05)
[05/28 12:15:09    307s]               Est.  stn bbox = 8.848e+05 (4.44e+05 4.41e+05)
[05/28 12:15:09    307s]               cpu = 0:00:08.2 real = 0:00:08.0 mem = 1646.6M
[05/28 12:15:09    307s] OPERPROF: Starting npMain at level 1, MEM:1646.6M
[05/28 12:15:09    307s] OPERPROF:   Starting npPlace at level 2, MEM:1646.6M
[05/28 12:15:09    307s] Total number of setup views is 1.
[05/28 12:15:09    307s] Total number of active setup views is 1.
[05/28 12:15:09    307s] Active setup views:
[05/28 12:15:09    307s]     av_scan_mode_max
[05/28 12:15:24    321s] Total number of setup views is 1.
[05/28 12:15:24    321s] Total number of active setup views is 1.
[05/28 12:15:24    321s] Active setup views:
[05/28 12:15:24    321s]     av_scan_mode_max
[05/28 12:15:33    331s] Total number of setup views is 1.
[05/28 12:15:33    331s] Total number of active setup views is 1.
[05/28 12:15:33    331s] Active setup views:
[05/28 12:15:33    331s]     av_scan_mode_max
[05/28 12:15:39    337s] OPERPROF:   Finished npPlace at level 2, CPU:29.710, REAL:30.016, MEM:1646.6M
[05/28 12:15:39    337s] OPERPROF: Finished npMain at level 1, CPU:29.890, REAL:30.189, MEM:1646.6M
[05/28 12:15:39    337s] Iteration 13: Total net bbox = 7.530e+05 (3.85e+05 3.68e+05)
[05/28 12:15:39    337s]               Est.  stn bbox = 9.412e+05 (4.67e+05 4.74e+05)
[05/28 12:15:39    337s]               cpu = 0:00:29.9 real = 0:00:30.0 mem = 1646.6M
[05/28 12:15:39    337s] [adp] clock
[05/28 12:15:39    337s] [adp] weight, nr nets, wire length
[05/28 12:15:39    337s] [adp]      0        2  1904.529000
[05/28 12:15:39    337s] [adp] data
[05/28 12:15:39    337s] [adp] weight, nr nets, wire length
[05/28 12:15:39    337s] [adp]      0    19351  751110.479000
[05/28 12:15:39    337s] [adp] 0.000000|0.000000|0.000000
[05/28 12:15:39    337s] Iteration 14: Total net bbox = 7.530e+05 (3.85e+05 3.68e+05)
[05/28 12:15:39    337s]               Est.  stn bbox = 9.412e+05 (4.67e+05 4.74e+05)
[05/28 12:15:39    337s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1646.6M
[05/28 12:15:39    337s] *** cost = 7.530e+05 (3.85e+05 3.68e+05) (cpu for global=0:02:14) real=0:02:16***
[05/28 12:15:39    337s] Info: 1 clock gating cells identified, 0 (on average) moved 0/7
[05/28 12:15:39    337s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1646.6M
[05/28 12:15:39    337s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1646.6M
[05/28 12:15:39    337s] Solver runtime cpu: 0:01:31 real: 0:01:32
[05/28 12:15:39    337s] Core Placement runtime cpu: 0:01:46 real: 0:01:47
[05/28 12:15:39    337s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/28 12:15:39    337s] Type 'man IMPSP-9025' for more detail.
[05/28 12:15:39    337s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1646.6M
[05/28 12:15:39    337s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1646.6M
[05/28 12:15:39    337s] #spOpts: mergeVia=F 
[05/28 12:15:39    337s] All LLGs are deleted
[05/28 12:15:39    337s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1646.6M
[05/28 12:15:39    337s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1646.6M
[05/28 12:15:39    337s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1646.6M
[05/28 12:15:39    337s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1646.6M
[05/28 12:15:39    337s] Core basic site is core_5040
[05/28 12:15:39    337s] Fast DP-INIT is on for default
[05/28 12:15:39    337s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 12:15:39    337s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.080, REAL:0.033, MEM:1662.6M
[05/28 12:15:39    337s] OPERPROF:       Starting CMU at level 4, MEM:1662.6M
[05/28 12:15:39    337s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1662.6M
[05/28 12:15:39    337s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.044, MEM:1662.6M
[05/28 12:15:39    337s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1662.6MB).
[05/28 12:15:39    337s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.073, MEM:1662.6M
[05/28 12:15:39    337s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.073, MEM:1662.6M
[05/28 12:15:39    337s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6864.1
[05/28 12:15:39    337s] OPERPROF: Starting RefinePlace at level 1, MEM:1662.6M
[05/28 12:15:39    337s] *** Starting refinePlace (0:05:37 mem=1662.6M) ***
[05/28 12:15:39    337s] Total net bbox length = 7.530e+05 (3.845e+05 3.685e+05) (ext = 1.790e+04)
[05/28 12:15:39    337s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:15:39    337s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1662.6M
[05/28 12:15:39    337s] Starting refinePlace ...
[05/28 12:15:40    337s] ** Cut row section cpu time 0:00:00.0.
[05/28 12:15:40    337s]    Spread Effort: high, standalone mode, useDDP on.
[05/28 12:15:40    337s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1662.6MB) @(0:05:37 - 0:05:38).
[05/28 12:15:40    337s] Move report: preRPlace moves 17849 insts, mean move: 1.44 um, max move: 6.62 um
[05/28 12:15:40    337s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/U4790): (485.63, 665.69) --> (489.18, 668.76)
[05/28 12:15:40    337s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
[05/28 12:15:40    337s] wireLenOptFixPriorityInst 0 inst fixed
[05/28 12:15:40    337s] Placement tweakage begins.
[05/28 12:15:40    337s] wire length = 9.755e+05
[05/28 12:15:42    340s] wire length = 9.194e+05
[05/28 12:15:42    340s] Placement tweakage ends.
[05/28 12:15:42    340s] Move report: tweak moves 6001 insts, mean move: 9.02 um, max move: 49.60 um
[05/28 12:15:42    340s] 	Max move on inst (top_in/pricing0/mc_core0/U5748): (925.66, 784.68) --> (876.06, 784.68)
[05/28 12:15:42    340s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.3, real=0:00:02.0, mem=1662.6MB) @(0:05:38 - 0:05:40).
[05/28 12:15:42    340s] 
[05/28 12:15:42    340s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 12:15:43    340s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:15:43    340s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1662.6MB) @(0:05:40 - 0:05:40).
[05/28 12:15:43    340s] Move report: Detail placement moves 17849 insts, mean move: 4.20 um, max move: 48.74 um
[05/28 12:15:43    340s] 	Max move on inst (top_in/pricing0/mc_core0/FE_DBTC41_path_r_10): (263.92, 637.71) --> (311.86, 638.52)
[05/28 12:15:43    340s] 	Runtime: CPU: 0:00:03.1 REAL: 0:00:04.0 MEM: 1662.6MB
[05/28 12:15:43    340s] Statistics of distance of Instance movement in refine placement:
[05/28 12:15:43    340s]   maximum (X+Y) =        48.74 um
[05/28 12:15:43    340s]   inst (top_in/pricing0/mc_core0/FE_DBTC41_path_r_10) with max move: (263.924, 637.714) -> (311.86, 638.52)
[05/28 12:15:43    340s]   mean    (X+Y) =         4.20 um
[05/28 12:15:43    340s] Summary Report:
[05/28 12:15:43    340s] Instances move: 17849 (out of 17849 movable)
[05/28 12:15:43    340s] Instances flipped: 0
[05/28 12:15:43    340s] Mean displacement: 4.20 um
[05/28 12:15:43    340s] Max displacement: 48.74 um (Instance: top_in/pricing0/mc_core0/FE_DBTC41_path_r_10) (263.924, 637.714) -> (311.86, 638.52)
[05/28 12:15:43    340s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[05/28 12:15:43    340s] Total instances moved : 17849
[05/28 12:15:43    340s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.120, REAL:3.115, MEM:1662.6M
[05/28 12:15:43    340s] Total net bbox length = 6.993e+05 (3.337e+05 3.657e+05) (ext = 1.790e+04)
[05/28 12:15:43    340s] Runtime: CPU: 0:00:03.2 REAL: 0:00:04.0 MEM: 1662.6MB
[05/28 12:15:43    340s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:04.0, mem=1662.6MB) @(0:05:37 - 0:05:40).
[05/28 12:15:43    340s] *** Finished refinePlace (0:05:40 mem=1662.6M) ***
[05/28 12:15:43    340s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6864.1
[05/28 12:15:43    340s] OPERPROF: Finished RefinePlace at level 1, CPU:3.170, REAL:3.166, MEM:1662.6M
[05/28 12:15:43    340s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1662.6M
[05/28 12:15:43    340s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.005, MEM:1662.6M
[05/28 12:15:43    340s] All LLGs are deleted
[05/28 12:15:43    340s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1662.6M
[05/28 12:15:43    340s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1662.6M
[05/28 12:15:43    340s] *** End of Placement (cpu=0:02:29, real=0:02:31, mem=1662.6M) ***
[05/28 12:15:43    340s] #spOpts: mergeVia=F 
[05/28 12:15:43    340s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1662.6M
[05/28 12:15:43    340s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1662.6M
[05/28 12:15:43    340s] Core basic site is core_5040
[05/28 12:15:43    340s] Fast DP-INIT is on for default
[05/28 12:15:43    340s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 12:15:43    340s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.031, MEM:1662.6M
[05/28 12:15:43    340s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.038, MEM:1662.6M
[05/28 12:15:43    340s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1662.6M
[05/28 12:15:43    340s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.013, MEM:1662.6M
[05/28 12:15:43    340s] default core: bins with density > 0.750 =  0.58 % ( 2 / 342 )
[05/28 12:15:43    340s] Density distribution unevenness ratio = 5.501%
[05/28 12:15:43    340s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1662.6M
[05/28 12:15:43    340s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1662.6M
[05/28 12:15:43    340s] All LLGs are deleted
[05/28 12:15:43    340s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1662.6M
[05/28 12:15:43    340s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1662.6M
[05/28 12:15:43    340s] *** Free Virtual Timing Model ...(mem=1662.6M)
[05/28 12:15:43    340s] **INFO: Enable pre-place timing setting for timing analysis
[05/28 12:15:43    340s] Set Using Default Delay Limit as 101.
[05/28 12:15:43    340s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[05/28 12:15:43    340s] Set Default Net Delay as 0 ps.
[05/28 12:15:43    340s] Set Default Net Load as 0 pF. 
[05/28 12:15:43    340s] **INFO: Analyzing IO path groups for slack adjustment
[05/28 12:15:44    342s] Effort level <high> specified for reg2reg_tmp.6864 path_group
[05/28 12:15:44    342s] #################################################################################
[05/28 12:15:44    342s] # Design Stage: PreRoute
[05/28 12:15:44    342s] # Design Name: CHIP
[05/28 12:15:44    342s] # Design Mode: 90nm
[05/28 12:15:44    342s] # Analysis Mode: MMMC Non-OCV 
[05/28 12:15:44    342s] # Parasitics Mode: No SPEF/RCDB
[05/28 12:15:44    342s] # Signoff Settings: SI Off 
[05/28 12:15:44    342s] #################################################################################
[05/28 12:15:45    342s] Calculate delays in BcWc mode...
[05/28 12:15:45    342s] Topological Sorting (REAL = 0:00:00.0, MEM = 1646.0M, InitMEM = 1646.0M)
[05/28 12:15:45    342s] Start delay calculation (fullDC) (1 T). (MEM=1646.01)
[05/28 12:15:45    342s] End AAE Lib Interpolated Model. (MEM=1662.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:15:50    348s] Total number of fetched objects 19426
[05/28 12:15:50    348s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/28 12:15:50    348s] End delay calculation. (MEM=1649.64 CPU=0:00:04.8 REAL=0:00:04.0)
[05/28 12:15:50    348s] End delay calculation (fullDC). (MEM=1649.64 CPU=0:00:05.7 REAL=0:00:05.0)
[05/28 12:15:50    348s] *** CDM Built up (cpu=0:00:05.9  real=0:00:06.0  mem= 1649.6M) ***
[05/28 12:15:53    351s] **INFO: Disable pre-place timing setting for timing analysis
[05/28 12:15:53    351s] Set Using Default Delay Limit as 1000.
[05/28 12:15:53    351s] Set Default Net Delay as 1000 ps.
[05/28 12:15:53    351s] Set Default Net Load as 0.5 pF. 
[05/28 12:15:53    351s] Info: Disable timing driven in postCTS congRepair.
[05/28 12:15:53    351s] 
[05/28 12:15:53    351s] Starting congRepair ...
[05/28 12:15:53    351s] User Input Parameters:
[05/28 12:15:53    351s] - Congestion Driven    : On
[05/28 12:15:53    351s] - Timing Driven        : Off
[05/28 12:15:53    351s] - Area-Violation Based : On
[05/28 12:15:53    351s] - Start Rollback Level : -5
[05/28 12:15:53    351s] - Legalized            : On
[05/28 12:15:53    351s] - Window Based         : Off
[05/28 12:15:53    351s] - eDen incr mode       : Off
[05/28 12:15:53    351s] - Small incr mode      : Off
[05/28 12:15:53    351s] 
[05/28 12:15:53    351s] Collecting buffer chain nets ...
[05/28 12:15:53    351s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1635.1M
[05/28 12:15:53    351s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.016, MEM:1635.1M
[05/28 12:15:53    351s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1635.1M
[05/28 12:15:53    351s] Starting Early Global Route congestion estimation: mem = 1635.1M
[05/28 12:15:53    351s] (I)       Started Loading and Dumping File ( Curr Mem: 1635.08 MB )
[05/28 12:15:53    351s] (I)       Reading DB...
[05/28 12:15:53    351s] (I)       Read data from FE... (mem=1635.1M)
[05/28 12:15:53    351s] (I)       Read nodes and places... (mem=1635.1M)
[05/28 12:15:53    351s] (I)       Done Read nodes and places (cpu=0.020s, mem=1635.1M)
[05/28 12:15:53    351s] (I)       Read nets... (mem=1635.1M)
[05/28 12:15:53    351s] (I)       Done Read nets (cpu=0.050s, mem=1635.1M)
[05/28 12:15:53    351s] (I)       Done Read data from FE (cpu=0.070s, mem=1635.1M)
[05/28 12:15:53    351s] (I)       before initializing RouteDB syMemory usage = 1635.1 MB
[05/28 12:15:53    351s] (I)       == Non-default Options ==
[05/28 12:15:53    351s] (I)       Maximum routing layer                              : 6
[05/28 12:15:53    351s] (I)       Use non-blocking free Dbs wires                    : false
[05/28 12:15:53    351s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/28 12:15:53    351s] (I)       Use row-based GCell size
[05/28 12:15:53    351s] (I)       GCell unit size  : 5040
[05/28 12:15:53    351s] (I)       GCell multiplier : 1
[05/28 12:15:53    351s] (I)       build grid graph
[05/28 12:15:53    351s] (I)       build grid graph start
[05/28 12:15:53    351s] [NR-eGR] Track table information for default rule: 
[05/28 12:15:53    351s] [NR-eGR] metal1 has no routable track
[05/28 12:15:53    351s] [NR-eGR] metal2 has single uniform track structure
[05/28 12:15:53    351s] [NR-eGR] metal3 has single uniform track structure
[05/28 12:15:53    351s] [NR-eGR] metal4 has single uniform track structure
[05/28 12:15:53    351s] [NR-eGR] metal5 has single uniform track structure
[05/28 12:15:53    351s] [NR-eGR] metal6 has single uniform track structure
[05/28 12:15:53    351s] (I)       build grid graph end
[05/28 12:15:53    351s] (I)       ===========================================================================
[05/28 12:15:53    351s] (I)       == Report All Rule Vias ==
[05/28 12:15:53    351s] (I)       ===========================================================================
[05/28 12:15:53    351s] (I)        Via Rule : (Default)
[05/28 12:15:53    351s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 12:15:53    351s] (I)       ---------------------------------------------------------------------------
[05/28 12:15:53    351s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/28 12:15:53    351s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/28 12:15:53    351s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/28 12:15:53    351s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/28 12:15:53    351s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/28 12:15:53    351s] (I)       ===========================================================================
[05/28 12:15:53    351s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1635.08 MB )
[05/28 12:15:53    351s] (I)       Num PG vias on layer 2 : 0
[05/28 12:15:53    351s] (I)       Num PG vias on layer 3 : 0
[05/28 12:15:53    351s] (I)       Num PG vias on layer 4 : 0
[05/28 12:15:53    351s] (I)       Num PG vias on layer 5 : 0
[05/28 12:15:53    351s] (I)       Num PG vias on layer 6 : 0
[05/28 12:15:53    351s] [NR-eGR] Read 32960 PG shapes
[05/28 12:15:53    351s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1635.08 MB )
[05/28 12:15:53    351s] [NR-eGR] #Routing Blockages  : 0
[05/28 12:15:53    351s] [NR-eGR] #Instance Blockages : 2061
[05/28 12:15:53    351s] [NR-eGR] #PG Blockages       : 32960
[05/28 12:15:53    351s] [NR-eGR] #Halo Blockages     : 0
[05/28 12:15:53    351s] [NR-eGR] #Boundary Blockages : 0
[05/28 12:15:53    351s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/28 12:15:53    351s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 12:15:53    351s] (I)       readDataFromPlaceDB
[05/28 12:15:53    351s] (I)       Read net information..
[05/28 12:15:53    351s] [NR-eGR] Read numTotalNets=19353  numIgnoredNets=0
[05/28 12:15:53    351s] (I)       Read testcase time = 0.010 seconds
[05/28 12:15:53    351s] 
[05/28 12:15:53    351s] (I)       early_global_route_priority property id does not exist.
[05/28 12:15:53    351s] (I)       Start initializing grid graph
[05/28 12:15:53    351s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/28 12:15:53    351s] (I)       End initializing grid graph
[05/28 12:15:53    351s] (I)       Model blockages into capacity
[05/28 12:15:53    351s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/28 12:15:53    351s] (I)       Started Modeling ( Curr Mem: 1635.08 MB )
[05/28 12:15:53    351s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/28 12:15:53    351s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/28 12:15:53    351s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/28 12:15:53    351s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/28 12:15:53    351s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/28 12:15:53    351s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1635.08 MB )
[05/28 12:15:53    351s] (I)       -- layer congestion ratio --
[05/28 12:15:53    351s] (I)       Layer 1 : 0.100000
[05/28 12:15:53    351s] (I)       Layer 2 : 0.700000
[05/28 12:15:53    351s] (I)       Layer 3 : 0.700000
[05/28 12:15:53    351s] (I)       Layer 4 : 0.700000
[05/28 12:15:53    351s] (I)       Layer 5 : 0.700000
[05/28 12:15:53    351s] (I)       Layer 6 : 0.700000
[05/28 12:15:53    351s] (I)       ----------------------------
[05/28 12:15:53    351s] (I)       Number of ignored nets = 0
[05/28 12:15:53    351s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 12:15:53    351s] (I)       Number of clock nets = 2.  Ignored: No
[05/28 12:15:53    351s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 12:15:53    351s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 12:15:53    351s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 12:15:53    351s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 12:15:53    351s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 12:15:53    351s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 12:15:53    351s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 12:15:53    351s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 12:15:53    351s] (I)       Before initializing Early Global Route syMemory usage = 1635.1 MB
[05/28 12:15:53    351s] (I)       Ndr track 0 does not exist
[05/28 12:15:53    351s] (I)       ---------------------Grid Graph Info--------------------
[05/28 12:15:53    351s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/28 12:15:53    351s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/28 12:15:53    351s] (I)       Site width          :   620  (dbu)
[05/28 12:15:53    351s] (I)       Row height          :  5040  (dbu)
[05/28 12:15:53    351s] (I)       GCell width         :  5040  (dbu)
[05/28 12:15:53    351s] (I)       GCell height        :  5040  (dbu)
[05/28 12:15:53    351s] (I)       Grid                :   268   268     6
[05/28 12:15:53    351s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/28 12:15:53    351s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/28 12:15:53    351s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/28 12:15:53    351s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/28 12:15:53    351s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/28 12:15:53    351s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/28 12:15:53    351s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/28 12:15:53    351s] (I)       First track coord   :     0   310   400   310   400  2170
[05/28 12:15:53    351s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/28 12:15:53    351s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/28 12:15:53    351s] (I)       Num of masks        :     1     1     1     1     1     1
[05/28 12:15:53    351s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/28 12:15:53    351s] (I)       --------------------------------------------------------
[05/28 12:15:53    351s] 
[05/28 12:15:53    351s] [NR-eGR] ============ Routing rule table ============
[05/28 12:15:53    351s] [NR-eGR] Rule id: 0  Nets: 19323 
[05/28 12:15:53    351s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 12:15:53    351s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/28 12:15:53    351s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:15:53    351s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:15:53    351s] [NR-eGR] ========================================
[05/28 12:15:53    351s] [NR-eGR] 
[05/28 12:15:53    351s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 12:15:53    351s] (I)       blocked tracks on layer2 : = 262711 / 583436 (45.03%)
[05/28 12:15:53    351s] (I)       blocked tracks on layer3 : = 251069 / 646148 (38.86%)
[05/28 12:15:53    351s] (I)       blocked tracks on layer4 : = 271960 / 583436 (46.61%)
[05/28 12:15:53    351s] (I)       blocked tracks on layer5 : = 294807 / 646148 (45.63%)
[05/28 12:15:53    351s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/28 12:15:53    351s] (I)       After initializing Early Global Route syMemory usage = 1635.1 MB
[05/28 12:15:53    351s] (I)       Finished Loading and Dumping File ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 1635.08 MB )
[05/28 12:15:53    351s] (I)       Reset routing kernel
[05/28 12:15:53    351s] (I)       Started Global Routing ( Curr Mem: 1635.08 MB )
[05/28 12:15:53    351s] (I)       ============= Initialization =============
[05/28 12:15:53    351s] (I)       totalPins=70335  totalGlobalPin=66675 (94.80%)
[05/28 12:15:53    351s] (I)       Started Net group 1 ( Curr Mem: 1635.08 MB )
[05/28 12:15:53    351s] (I)       Started Build MST ( Curr Mem: 1635.08 MB )
[05/28 12:15:53    351s] (I)       Generate topology with single threads
[05/28 12:15:53    351s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1635.08 MB )
[05/28 12:15:53    351s] (I)       total 2D Cap : 1503628 = (753051 H, 750577 V)
[05/28 12:15:53    351s] [NR-eGR] Layer group 1: route 19323 net(s) in layer range [2, 6]
[05/28 12:15:53    351s] (I)       
[05/28 12:15:53    351s] (I)       ============  Phase 1a Route ============
[05/28 12:15:53    351s] (I)       Started Phase 1a ( Curr Mem: 1635.08 MB )
[05/28 12:15:53    351s] (I)       Started Pattern routing ( Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 22
[05/28 12:15:54    351s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Usage: 176270 = (86109 H, 90161 V) = (11.43% H, 12.01% V) = (4.340e+05um H, 4.544e+05um V)
[05/28 12:15:54    351s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       
[05/28 12:15:54    351s] (I)       ============  Phase 1b Route ============
[05/28 12:15:54    351s] (I)       Started Phase 1b ( Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Started Monotonic routing ( Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Usage: 176266 = (86105 H, 90161 V) = (11.43% H, 12.01% V) = (4.340e+05um H, 4.544e+05um V)
[05/28 12:15:54    351s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 8.883806e+05um
[05/28 12:15:54    351s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       
[05/28 12:15:54    351s] (I)       ============  Phase 1c Route ============
[05/28 12:15:54    351s] (I)       Started Phase 1c ( Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Started Two level routing ( Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Level2 Grid: 54 x 54
[05/28 12:15:54    351s] (I)       Started Two Level Routing ( Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Usage: 176266 = (86105 H, 90161 V) = (11.43% H, 12.01% V) = (4.340e+05um H, 4.544e+05um V)
[05/28 12:15:54    351s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       
[05/28 12:15:54    351s] (I)       ============  Phase 1d Route ============
[05/28 12:15:54    351s] (I)       Started Phase 1d ( Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Started Detoured routing ( Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Usage: 176272 = (86110 H, 90162 V) = (11.43% H, 12.01% V) = (4.340e+05um H, 4.544e+05um V)
[05/28 12:15:54    351s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       
[05/28 12:15:54    351s] (I)       ============  Phase 1e Route ============
[05/28 12:15:54    351s] (I)       Started Phase 1e ( Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Started Route legalization ( Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Usage: 176272 = (86110 H, 90162 V) = (11.43% H, 12.01% V) = (4.340e+05um H, 4.544e+05um V)
[05/28 12:15:54    351s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 8.884109e+05um
[05/28 12:15:54    351s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Started Layer assignment ( Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Current Layer assignment [Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1635.08 MB )
[05/28 12:15:54    351s] (I)       Running layer assignment with 1 threads
[05/28 12:15:54    351s] (I)       Finished Layer assignment ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1643.08 MB )
[05/28 12:15:54    351s] (I)       Finished Net group 1 ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 1643.08 MB )
[05/28 12:15:54    351s] (I)       
[05/28 12:15:54    351s] (I)       ============  Phase 1l Route ============
[05/28 12:15:54    351s] (I)       Started Phase 1l ( Curr Mem: 1643.08 MB )
[05/28 12:15:54    351s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1643.08 MB )
[05/28 12:15:54    351s] (I)       
[05/28 12:15:54    351s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 12:15:54    351s] [NR-eGR]                        OverCon            
[05/28 12:15:54    351s] [NR-eGR]                         #Gcell     %Gcell
[05/28 12:15:54    351s] [NR-eGR]       Layer                (2)    OverCon 
[05/28 12:15:54    351s] [NR-eGR] ----------------------------------------------
[05/28 12:15:54    351s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/28 12:15:54    351s] [NR-eGR]  metal2  (2)        14( 0.03%)   ( 0.03%) 
[05/28 12:15:54    351s] [NR-eGR]  metal3  (3)         2( 0.00%)   ( 0.00%) 
[05/28 12:15:54    351s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/28 12:15:54    351s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/28 12:15:54    351s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/28 12:15:54    351s] [NR-eGR] ----------------------------------------------
[05/28 12:15:54    351s] [NR-eGR] Total               16( 0.01%)   ( 0.01%) 
[05/28 12:15:54    351s] [NR-eGR] 
[05/28 12:15:54    351s] (I)       Finished Global Routing ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 1643.08 MB )
[05/28 12:15:54    351s] (I)       total 2D Cap : 1510060 = (754260 H, 755800 V)
[05/28 12:15:54    351s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/28 12:15:54    351s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 12:15:54    351s] Early Global Route congestion estimation runtime: 0.49 seconds, mem = 1643.1M
[05/28 12:15:54    351s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.490, REAL:0.498, MEM:1643.1M
[05/28 12:15:54    351s] OPERPROF: Starting HotSpotCal at level 1, MEM:1643.1M
[05/28 12:15:54    351s] [hotspot] +------------+---------------+---------------+
[05/28 12:15:54    351s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 12:15:54    351s] [hotspot] +------------+---------------+---------------+
[05/28 12:15:54    351s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 12:15:54    351s] [hotspot] +------------+---------------+---------------+
[05/28 12:15:54    351s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 12:15:54    351s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 12:15:54    351s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.011, MEM:1643.1M
[05/28 12:15:54    351s] Skipped repairing congestion.
[05/28 12:15:54    351s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1643.1M
[05/28 12:15:54    351s] Starting Early Global Route wiring: mem = 1643.1M
[05/28 12:15:54    351s] (I)       ============= track Assignment ============
[05/28 12:15:54    351s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1643.08 MB )
[05/28 12:15:54    351s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1643.08 MB )
[05/28 12:15:54    351s] (I)       Started Track Assignment ( Curr Mem: 1643.08 MB )
[05/28 12:15:54    351s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[05/28 12:15:54    351s] (I)       Running track assignment with 1 threads
[05/28 12:15:54    351s] (I)       Current Track Assignment [Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1643.08 MB )
[05/28 12:15:54    351s] (I)       Run Multi-thread track assignment
[05/28 12:15:54    352s] (I)       Finished Track Assignment ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 1643.08 MB )
[05/28 12:15:54    352s] [NR-eGR] Started Export DB wires ( Curr Mem: 1643.08 MB )
[05/28 12:15:54    352s] [NR-eGR] Started Export all nets ( Curr Mem: 1643.08 MB )
[05/28 12:15:54    352s] [NR-eGR] Finished Export all nets ( CPU: 0.13 sec, Real: 0.12 sec, Curr Mem: 1643.08 MB )
[05/28 12:15:54    352s] [NR-eGR] Started Set wire vias ( Curr Mem: 1643.08 MB )
[05/28 12:15:54    352s] [NR-eGR] Finished Set wire vias ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1643.08 MB )
[05/28 12:15:54    352s] [NR-eGR] Finished Export DB wires ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1643.08 MB )
[05/28 12:15:54    352s] [NR-eGR] --------------------------------------------------------------------------
[05/28 12:15:54    352s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 70335
[05/28 12:15:54    352s] [NR-eGR] metal2  (2V) length: 3.235462e+05um, number of vias: 99725
[05/28 12:15:54    352s] [NR-eGR] metal3  (3H) length: 3.940429e+05um, number of vias: 8025
[05/28 12:15:54    352s] [NR-eGR] metal4  (4V) length: 1.487539e+05um, number of vias: 1130
[05/28 12:15:54    352s] [NR-eGR] metal5  (5H) length: 5.016008e+04um, number of vias: 59
[05/28 12:15:54    352s] [NR-eGR] metal6  (6V) length: 4.265520e+03um, number of vias: 0
[05/28 12:15:54    352s] [NR-eGR] Total length: 9.207686e+05um, number of vias: 179274
[05/28 12:15:54    352s] [NR-eGR] --------------------------------------------------------------------------
[05/28 12:15:54    352s] [NR-eGR] Total eGR-routed clock nets wire length: 3.949139e+04um 
[05/28 12:15:54    352s] [NR-eGR] --------------------------------------------------------------------------
[05/28 12:15:54    352s] Early Global Route wiring runtime: 0.61 seconds, mem = 1487.1M
[05/28 12:15:54    352s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.610, REAL:0.610, MEM:1487.1M
[05/28 12:15:54    352s] Tdgp not successfully inited but do clear! skip clearing
[05/28 12:15:54    352s] End of congRepair (cpu=0:00:01.1, real=0:00:01.0)
[05/28 12:15:54    352s] *** Finishing placeDesign default flow ***
[05/28 12:15:54    352s] **placeDesign ... cpu = 0: 2:59, real = 0: 3: 2, mem = 1483.1M **
[05/28 12:15:54    352s] Tdgp not successfully inited but do clear! skip clearing
[05/28 12:15:55    352s] 
[05/28 12:15:55    352s] *** Summary of all messages that are not suppressed in this session:
[05/28 12:15:55    352s] Severity  ID               Count  Summary                                  
[05/28 12:15:55    352s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[05/28 12:15:55    352s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/28 12:15:55    352s] WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
[05/28 12:15:55    352s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/28 12:15:55    352s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/28 12:15:55    352s] *** Message Summary: 10 warning(s), 0 error(s)
[05/28 12:15:55    352s] 
[05/28 12:27:04    416s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[05/28 12:27:04    416s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CHIP_preCTS -outDir timingReports
[05/28 12:27:04    416s] #optDebug: fT-S <1 1 0 0 0>
[05/28 12:27:04    416s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/28 12:27:04    416s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/28 12:27:04    416s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:27:04    416s] All LLGs are deleted
[05/28 12:27:04    416s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1489.0M
[05/28 12:27:04    416s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1489.0M
[05/28 12:27:04    416s] Start to check current routing status for nets...
[05/28 12:27:04    416s] **WARN: (IMPTR-2325):	There are 30 nets connecting a pad term to a fterm without geometry and these nets will not be routed. A pad term is a pin of a pad logically connected to a top level module port (fterm). 
[05/28 12:27:04    416s] Type 'set trPrintIgnoredPadNets <limit>' prior to trialRoute to have it report each net up to <limit>. 
[05/28 12:27:04    416s] Review the list of nets and verify they do not require a physical route between the pad pin and fterm. Top level fterms connecting to pad pins typically do not require a physical route because the pad pin will connect to signals external to the design.
[05/28 12:27:04    416s] Type 'man IMPTR-2325' for more detail.
[05/28 12:27:04    416s] All nets are already routed correctly.
[05/28 12:27:04    416s] End to check current routing status for nets (mem=1489.0M)
[05/28 12:27:04    416s] Extraction called for design 'CHIP' of instances=18152 and nets=19649 using extraction engine 'preRoute' .
[05/28 12:27:04    416s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/28 12:27:04    416s] Type 'man IMPEXT-3530' for more detail.
[05/28 12:27:04    416s] PreRoute RC Extraction called for design CHIP.
[05/28 12:27:04    416s] RC Extraction called in multi-corner(2) mode.
[05/28 12:27:04    416s] RCMode: PreRoute
[05/28 12:27:04    416s]       RC Corner Indexes            0       1   
[05/28 12:27:04    416s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 12:27:04    416s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 12:27:04    416s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 12:27:04    416s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 12:27:04    416s] Shrink Factor                : 1.00000
[05/28 12:27:04    416s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 12:27:04    416s] Using capacitance table file ...
[05/28 12:27:04    417s] LayerId::1 widthSet size::4
[05/28 12:27:04    417s] LayerId::2 widthSet size::4
[05/28 12:27:04    417s] LayerId::3 widthSet size::4
[05/28 12:27:04    417s] LayerId::4 widthSet size::4
[05/28 12:27:04    417s] LayerId::5 widthSet size::4
[05/28 12:27:04    417s] LayerId::6 widthSet size::2
[05/28 12:27:04    417s] Updating RC grid for preRoute extraction ...
[05/28 12:27:04    417s] Initializing multi-corner capacitance tables ... 
[05/28 12:27:04    417s] Initializing multi-corner resistance tables ...
[05/28 12:27:04    417s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:27:04    417s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:27:04    417s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.252498 ; uaWl: 1.000000 ; uaWlH: 0.220663 ; aWlH: 0.000000 ; Pmax: 0.836700 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/28 12:27:04    417s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1488.996M)
[05/28 12:27:04    417s] Effort level <high> specified for reg2reg path_group
[05/28 12:27:06    418s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1501.0M
[05/28 12:27:06    418s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1501.0M
[05/28 12:27:06    418s] Fast DP-INIT is on for default
[05/28 12:27:06    418s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.033, MEM:1525.0M
[05/28 12:27:06    418s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.041, MEM:1525.0M
[05/28 12:27:06    418s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1525.0M
[05/28 12:27:06    418s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1525.0M
[05/28 12:27:06    418s] Starting delay calculation for Setup views
[05/28 12:27:06    418s] #################################################################################
[05/28 12:27:06    418s] # Design Stage: PreRoute
[05/28 12:27:06    418s] # Design Name: CHIP
[05/28 12:27:06    418s] # Design Mode: 90nm
[05/28 12:27:06    418s] # Analysis Mode: MMMC Non-OCV 
[05/28 12:27:06    418s] # Parasitics Mode: No SPEF/RCDB
[05/28 12:27:06    418s] # Signoff Settings: SI Off 
[05/28 12:27:06    418s] #################################################################################
[05/28 12:27:06    419s] Calculate delays in BcWc mode...
[05/28 12:27:06    419s] Calculate delays in BcWc mode...
[05/28 12:27:06    419s] Topological Sorting (REAL = 0:00:00.0, MEM = 1525.8M, InitMEM = 1523.0M)
[05/28 12:27:06    419s] Start delay calculation (fullDC) (1 T). (MEM=1525.79)
[05/28 12:27:06    419s] End AAE Lib Interpolated Model. (MEM=1542.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:27:15    427s] Total number of fetched objects 19426
[05/28 12:27:15    428s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/28 12:27:15    428s] End delay calculation. (MEM=1558.04 CPU=0:00:07.2 REAL=0:00:07.0)
[05/28 12:27:15    428s] End delay calculation (fullDC). (MEM=1558.04 CPU=0:00:08.9 REAL=0:00:09.0)
[05/28 12:27:15    428s] *** CDM Built up (cpu=0:00:09.1  real=0:00:09.0  mem= 1558.0M) ***
[05/28 12:27:16    429s] *** Done Building Timing Graph (cpu=0:00:10.5 real=0:00:10.0 totSessionCpu=0:07:09 mem=1558.0M)
[05/28 12:27:21    432s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -14.676 | -14.676 | -0.420  |
|           TNS (ns):|-19978.2 |-19977.7 | -0.420  |
|    Violating Paths:|  3200   |  3199   |    1    |
|          All Paths:|  7260   |  3630   |  3722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    105 (105)     |  -33.033   |    106 (106)     |
|   max_tran     |    635 (7797)    |  -17.156   |    635 (7937)    |
|   max_fanout   |    814 (814)     |   -3624    |    815 (815)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.412%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[05/28 12:27:21    432s] Total CPU time: 15.47 sec
[05/28 12:27:21    432s] Total Real time: 17.0 sec
[05/28 12:27:21    432s] Total Memory Usage: 1528.296875 Mbytes
[05/28 12:27:21    432s] 
[05/28 12:27:21    432s] =============================================================================================
[05/28 12:27:21    432s]  Final TAT Report for timeDesign
[05/28 12:27:21    432s] =============================================================================================
[05/28 12:27:21    432s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:27:21    432s] ---------------------------------------------------------------------------------------------
[05/28 12:27:21    432s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:27:21    432s] [ TimingUpdate           ]      1   0:00:01.3  (   7.5 % )     0:00:10.4 /  0:00:10.5    1.0
[05/28 12:27:21    432s] [ FullDelayCalc          ]      1   0:00:09.1  (  53.9 % )     0:00:09.1 /  0:00:09.2    1.0
[05/28 12:27:21    432s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.5 % )     0:00:14.9 /  0:00:13.4    0.9
[05/28 12:27:21    432s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 12:27:21    432s] [ DrvReport              ]      1   0:00:01.5  (   8.7 % )     0:00:03.3 /  0:00:01.8    0.5
[05/28 12:27:21    432s] [ GenerateReports        ]      1   0:00:00.6  (   3.6 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 12:27:21    432s] [ ReportTranViolation    ]      1   0:00:00.5  (   3.1 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 12:27:21    432s] [ ReportCapViolation     ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:27:21    432s] [ ReportFanoutViolation  ]      1   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.1    0.5
[05/28 12:27:21    432s] [ ReportLenViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:27:21    432s] [ GenerateDrvReportData  ]      1   0:00:00.8  (   5.0 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 12:27:21    432s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   2.4 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 12:27:21    432s] [ MISC                   ]          0:00:02.1  (  12.4 % )     0:00:02.1 /  0:00:02.1    1.0
[05/28 12:27:21    432s] ---------------------------------------------------------------------------------------------
[05/28 12:27:21    432s]  timeDesign TOTAL                   0:00:17.0  ( 100.0 % )     0:00:17.0 /  0:00:15.5    0.9
[05/28 12:27:21    432s] ---------------------------------------------------------------------------------------------
[05/28 12:27:21    432s] 
[05/28 12:27:21    432s] Info: pop threads available for lower-level modules during optimization.
[05/28 12:27:37    433s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[05/28 12:27:37    433s] <CMD> optDesign -preCTS
[05/28 12:27:37    433s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1256.2M, totSessionCpu=0:07:13 **
[05/28 12:27:37    433s] Executing: place_opt_design -opt
[05/28 12:27:37    433s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/28 12:27:37    433s] *** Starting GigaPlace ***
[05/28 12:27:37    433s] **INFO: User settings:
[05/28 12:27:37    433s] setExtractRCMode -engine                            preRoute
[05/28 12:27:37    433s] setUsefulSkewMode -maxAllowedDelay                  1
[05/28 12:27:37    433s] setUsefulSkewMode -maxSkew                          false
[05/28 12:27:37    433s] setUsefulSkewMode -noBoundary                       false
[05/28 12:27:37    433s] setUsefulSkewMode -useCells                         {BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK BUF8 BUF8CK DELA DELB DELC INV1 INV12 INV12CK INV1CK INV1S INV2 INV2CK INV3 INV3CK INV4 INV4CK INV6 INV6CK INV8 INV8CK}
[05/28 12:27:37    433s] setDelayCalMode -enable_high_fanout                 true
[05/28 12:27:37    433s] setDelayCalMode -eng_copyNetPropToNewNet            true
[05/28 12:27:37    433s] setDelayCalMode -engine                             aae
[05/28 12:27:37    433s] setDelayCalMode -ignoreNetLoad                      false
[05/28 12:27:37    433s] setOptMode -allEndPoints                            false
[05/28 12:27:37    433s] setOptMode -drcMargin                               0
[05/28 12:27:37    433s] setOptMode -effort                                  high
[05/28 12:27:37    433s] setOptMode -fixCap                                  true
[05/28 12:27:37    433s] setOptMode -fixFanoutLoad                           false
[05/28 12:27:37    433s] setOptMode -fixTran                                 true
[05/28 12:27:37    433s] setOptMode -holdTargetSlack                         0
[05/28 12:27:37    433s] setOptMode -leakageToDynamicRatio                   1
[05/28 12:27:37    433s] setOptMode -maxDensity                              0.8
[05/28 12:27:37    433s] setOptMode -powerEffort                             none
[05/28 12:27:37    433s] setOptMode -reclaimArea                             true
[05/28 12:27:37    433s] setOptMode -setupTargetSlack                        0
[05/28 12:27:37    433s] setOptMode -simplifyNetlist                         true
[05/28 12:27:37    433s] setOptMode -usefulSkew                              true
[05/28 12:27:37    433s] setPlaceMode -place_design_floorplan_mode           false
[05/28 12:27:37    433s] setPlaceMode -place_detail_check_route              false
[05/28 12:27:37    433s] setPlaceMode -place_detail_preserve_routing         true
[05/28 12:27:37    433s] setPlaceMode -place_detail_remove_affected_routing  false
[05/28 12:27:37    433s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/28 12:27:37    433s] setPlaceMode -place_global_clock_gate_aware         true
[05/28 12:27:37    433s] setPlaceMode -place_global_cong_effort              auto
[05/28 12:27:37    433s] setPlaceMode -place_global_ignore_scan              true
[05/28 12:27:37    433s] setPlaceMode -place_global_ignore_spare             false
[05/28 12:27:37    433s] setPlaceMode -place_global_max_density              0.7
[05/28 12:27:37    433s] setPlaceMode -place_global_module_aware_spare       false
[05/28 12:27:37    433s] setPlaceMode -place_global_place_io_pins            false
[05/28 12:27:37    433s] setPlaceMode -place_global_reorder_scan             true
[05/28 12:27:37    433s] setPlaceMode -powerDriven                           false
[05/28 12:27:37    433s] setPlaceMode -timingDriven                          true
[05/28 12:27:37    433s] setAnalysisMode -analysisType                       bcwc
[05/28 12:27:37    433s] setAnalysisMode -checkType                          setup
[05/28 12:27:37    433s] setAnalysisMode -clkSrcPath                         true
[05/28 12:27:37    433s] setAnalysisMode -clockPropagation                   forcedIdeal
[05/28 12:27:37    433s] setAnalysisMode -virtualIPO                         false
[05/28 12:27:37    433s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[05/28 12:27:37    433s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[05/28 12:27:37    433s] 
[05/28 12:27:37    433s] #optDebug: fT-E <X 2 3 1 0>
[05/28 12:27:37    433s] OPERPROF: Starting DPlace-Init at level 1, MEM:1528.2M
[05/28 12:27:37    433s] #spOpts: mergeVia=F 
[05/28 12:27:37    433s] All LLGs are deleted
[05/28 12:27:37    433s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1528.2M
[05/28 12:27:37    433s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1527.1M
[05/28 12:27:37    433s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1527.1M
[05/28 12:27:37    433s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1527.1M
[05/28 12:27:37    433s] Core basic site is core_5040
[05/28 12:27:37    433s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[05/28 12:27:37    433s] SiteArray: use 1,105,920 bytes
[05/28 12:27:37    433s] SiteArray: current memory after site array memory allocation 1544.9M
[05/28 12:27:37    433s] SiteArray: FP blocked sites are writable
[05/28 12:27:37    433s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 12:27:37    433s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1544.9M
[05/28 12:27:37    433s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1544.9M
[05/28 12:27:37    433s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.041, MEM:1544.9M
[05/28 12:27:37    433s] OPERPROF:     Starting CMU at level 3, MEM:1544.9M
[05/28 12:27:37    433s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1544.9M
[05/28 12:27:37    433s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.051, MEM:1544.9M
[05/28 12:27:37    433s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1544.9MB).
[05/28 12:27:37    433s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.085, MEM:1544.9M
[05/28 12:27:37    433s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1544.9M
[05/28 12:27:37    433s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1544.9M
[05/28 12:27:37    433s] All LLGs are deleted
[05/28 12:27:37    433s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1544.9M
[05/28 12:27:37    433s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1544.9M
[05/28 12:27:37    433s] VSMManager cleared!
[05/28 12:27:37    433s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1258.7M, totSessionCpu=0:07:14 **
[05/28 12:27:37    433s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:27:37    433s] GigaOpt running with 1 threads.
[05/28 12:27:37    433s] Info: 1 threads available for lower-level modules during optimization.
[05/28 12:27:37    433s] OPERPROF: Starting DPlace-Init at level 1, MEM:1544.9M
[05/28 12:27:37    433s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:27:37    433s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1544.9M
[05/28 12:27:37    433s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1544.9M
[05/28 12:27:37    433s] Core basic site is core_5040
[05/28 12:27:37    433s] Fast DP-INIT is on for default
[05/28 12:27:37    433s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 12:27:37    433s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.080, REAL:0.031, MEM:1544.9M
[05/28 12:27:37    433s] OPERPROF:     Starting CMU at level 3, MEM:1544.9M
[05/28 12:27:37    433s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1544.9M
[05/28 12:27:37    433s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.040, MEM:1544.9M
[05/28 12:27:37    433s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1544.9MB).
[05/28 12:27:37    433s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.068, MEM:1544.9M
[05/28 12:27:37    433s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:27:37    433s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:27:37    433s] 
[05/28 12:27:37    433s] Creating Lib Analyzer ...
[05/28 12:27:37    433s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:27:37    433s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 12:27:37    433s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 12:27:37    433s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 12:27:37    433s] 
[05/28 12:27:37    433s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:27:42    438s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:19 mem=1550.9M
[05/28 12:27:42    438s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:19 mem=1550.9M
[05/28 12:27:42    438s] Creating Lib Analyzer, finished. 
[05/28 12:27:42    438s] #optDebug: fT-S <1 2 3 1 0>
[05/28 12:27:42    438s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[05/28 12:27:42    438s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[05/28 12:27:42    438s] 			Cell ZMA2GSD is dont_touch but not dont_use
[05/28 12:27:42    438s] 			Cell ZMA2GSD is dont_touch but not dont_use
[05/28 12:27:42    438s] 			Cell ZMA2GSC is dont_touch but not dont_use
[05/28 12:27:42    438s] 			Cell ZMA2GSC is dont_touch but not dont_use
[05/28 12:27:42    438s] 			Cell YA2GSD is dont_touch but not dont_use
[05/28 12:27:42    438s] 			Cell YA2GSD is dont_touch but not dont_use
[05/28 12:27:42    438s] 			Cell YA2GSC is dont_touch but not dont_use
[05/28 12:27:42    438s] 			Cell YA2GSC is dont_touch but not dont_use
[05/28 12:27:42    438s] 			Cell XMD is dont_touch but not dont_use
[05/28 12:27:42    438s] 			Cell XMD is dont_touch but not dont_use
[05/28 12:27:42    438s] 			Cell XMC is dont_touch but not dont_use
[05/28 12:27:42    438s] 			Cell XMC is dont_touch but not dont_use
[05/28 12:27:42    438s] 			Cell PUI is dont_touch but not dont_use
[05/28 12:27:42    438s] 			Cell PUI is dont_touch but not dont_use
[05/28 12:27:42    438s] 			Cell PDIX is dont_touch but not dont_use
[05/28 12:27:42    438s] 			Cell PDIX is dont_touch but not dont_use
[05/28 12:27:42    438s] 			Cell PDI is dont_touch but not dont_use
[05/28 12:27:42    438s] 			Cell PDI is dont_touch but not dont_use
[05/28 12:27:42    438s] 			Cell BHD1 is dont_touch but not dont_use
[05/28 12:27:42    438s] 			Cell BHD1 is dont_touch but not dont_use
[05/28 12:27:42    438s] 	...
[05/28 12:27:42    438s] 	Reporting only the 20 first cells found...
[05/28 12:27:42    438s] 
[05/28 12:27:42    438s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1265.0M, totSessionCpu=0:07:19 **
[05/28 12:27:42    438s] *** optDesign -preCTS ***
[05/28 12:27:42    438s] DRC Margin: user margin 0.0; extra margin 0.2
[05/28 12:27:42    438s] Setup Target Slack: user slack 0; extra slack 0.0
[05/28 12:27:42    438s] Hold Target Slack: user slack 0
[05/28 12:27:42    438s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1550.9M
[05/28 12:27:42    438s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.021, MEM:1550.9M
[05/28 12:27:42    438s] Deleting Cell Server ...
[05/28 12:27:42    438s] Deleting Lib Analyzer.
[05/28 12:27:42    438s] Multi-VT timing optimization disabled based on library information.
[05/28 12:27:42    438s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 12:27:42    438s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 12:27:42    438s] Summary for sequential cells identification: 
[05/28 12:27:42    438s]   Identified SBFF number: 42
[05/28 12:27:42    438s]   Identified MBFF number: 0
[05/28 12:27:42    438s]   Identified SB Latch number: 0
[05/28 12:27:42    438s]   Identified MB Latch number: 0
[05/28 12:27:42    438s]   Not identified SBFF number: 10
[05/28 12:27:42    438s]   Not identified MBFF number: 0
[05/28 12:27:42    438s]   Not identified SB Latch number: 0
[05/28 12:27:42    438s]   Not identified MB Latch number: 0
[05/28 12:27:42    438s]   Number of sequential cells which are not FFs: 27
[05/28 12:27:42    438s]  Visiting view : av_func_mode_max
[05/28 12:27:42    438s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/28 12:27:42    438s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/28 12:27:42    438s]  Visiting view : av_scan_mode_max
[05/28 12:27:42    438s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/28 12:27:42    438s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/28 12:27:42    438s]  Visiting view : av_func_mode_min
[05/28 12:27:42    438s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/28 12:27:42    438s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/28 12:27:42    438s]  Visiting view : av_scan_mode_min
[05/28 12:27:42    438s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/28 12:27:42    438s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/28 12:27:42    438s]  Setting StdDelay to 53.60
[05/28 12:27:42    438s] Creating Cell Server, finished. 
[05/28 12:27:42    438s] 
[05/28 12:27:42    438s] Deleting Cell Server ...
[05/28 12:27:42    438s] 
[05/28 12:27:42    438s] Creating Lib Analyzer ...
[05/28 12:27:42    438s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 12:27:42    438s] Summary for sequential cells identification: 
[05/28 12:27:42    438s]   Identified SBFF number: 42
[05/28 12:27:42    438s]   Identified MBFF number: 0
[05/28 12:27:42    438s]   Identified SB Latch number: 0
[05/28 12:27:42    438s]   Identified MB Latch number: 0
[05/28 12:27:42    438s]   Not identified SBFF number: 10
[05/28 12:27:42    438s]   Not identified MBFF number: 0
[05/28 12:27:42    438s]   Not identified SB Latch number: 0
[05/28 12:27:42    438s]   Not identified MB Latch number: 0
[05/28 12:27:42    438s]   Number of sequential cells which are not FFs: 27
[05/28 12:27:42    438s]  Visiting view : av_func_mode_max
[05/28 12:27:42    438s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/28 12:27:42    438s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/28 12:27:42    438s]  Visiting view : av_scan_mode_max
[05/28 12:27:42    438s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/28 12:27:42    438s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/28 12:27:42    438s]  Visiting view : av_func_mode_min
[05/28 12:27:42    438s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/28 12:27:42    438s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/28 12:27:42    438s]  Visiting view : av_scan_mode_min
[05/28 12:27:42    438s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/28 12:27:42    438s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/28 12:27:42    438s]  Setting StdDelay to 53.60
[05/28 12:27:42    438s] Creating Cell Server, finished. 
[05/28 12:27:42    438s] 
[05/28 12:27:42    438s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:27:42    439s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 12:27:42    439s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 12:27:42    439s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 12:27:42    439s] 
[05/28 12:27:42    439s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:27:46    443s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:23 mem=1550.9M
[05/28 12:27:46    443s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:23 mem=1550.9M
[05/28 12:27:46    443s] Creating Lib Analyzer, finished. 
[05/28 12:27:46    443s] All LLGs are deleted
[05/28 12:27:46    443s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1550.9M
[05/28 12:27:46    443s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1550.9M
[05/28 12:27:46    443s] ### Creating LA Mngr. totSessionCpu=0:07:23 mem=1550.9M
[05/28 12:27:46    443s] ### Creating LA Mngr, finished. totSessionCpu=0:07:23 mem=1550.9M
[05/28 12:27:46    443s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1550.95 MB )
[05/28 12:27:46    443s] (I)       Started Loading and Dumping File ( Curr Mem: 1550.95 MB )
[05/28 12:27:46    443s] (I)       Reading DB...
[05/28 12:27:46    443s] (I)       Read data from FE... (mem=1550.9M)
[05/28 12:27:46    443s] (I)       Read nodes and places... (mem=1550.9M)
[05/28 12:27:46    443s] (I)       Number of ignored instance 0
[05/28 12:27:46    443s] (I)       Number of inbound cells 42
[05/28 12:27:46    443s] (I)       numMoveCells=17849, numMacros=303  numPads=30  numMultiRowHeightInsts=0
[05/28 12:27:46    443s] (I)       cell height: 5040, count: 17849
[05/28 12:27:46    443s] (I)       Done Read nodes and places (cpu=0.030s, mem=1557.3M)
[05/28 12:27:46    443s] (I)       Read nets... (mem=1557.3M)
[05/28 12:27:46    443s] (I)       Number of nets = 19353 ( 1 ignored )
[05/28 12:27:46    443s] (I)       Done Read nets (cpu=0.060s, mem=1563.8M)
[05/28 12:27:46    443s] (I)       Read rows... (mem=1563.8M)
[05/28 12:27:46    443s] (I)       rowRegion is not equal to core box, resetting core box
[05/28 12:27:46    443s] (I)       rowRegion : (220100, 220200) - (1129640, 1127400)
[05/28 12:27:46    443s] (I)       coreBox   : (220100, 220200) - (1129640, 1129960)
[05/28 12:27:46    443s] (I)       Done Read rows (cpu=0.000s, mem=1563.8M)
[05/28 12:27:46    443s] (I)       Identified Clock instances: Flop 3630, Clock buffer/inverter 0, Gate 0, Logic 1
[05/28 12:27:46    443s] (I)       Read module constraints... (mem=1563.8M)
[05/28 12:27:46    443s] (I)       Done Read module constraints (cpu=0.000s, mem=1563.8M)
[05/28 12:27:46    443s] (I)       Done Read data from FE (cpu=0.090s, mem=1563.8M)
[05/28 12:27:46    443s] (I)       before initializing RouteDB syMemory usage = 1563.8 MB
[05/28 12:27:46    443s] (I)       == Non-default Options ==
[05/28 12:27:46    443s] (I)       Maximum routing layer                              : 6
[05/28 12:27:46    443s] (I)       Buffering-aware routing                            : true
[05/28 12:27:46    443s] (I)       Spread congestion away from blockages              : true
[05/28 12:27:46    443s] (I)       Overflow penalty cost                              : 10
[05/28 12:27:46    443s] (I)       Punch through distance                             : 4642.740000
[05/28 12:27:46    443s] (I)       Source-to-sink ratio                               : 0.300000
[05/28 12:27:46    443s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/28 12:27:46    443s] (I)       Use row-based GCell size
[05/28 12:27:46    443s] (I)       GCell unit size  : 5040
[05/28 12:27:46    443s] (I)       GCell multiplier : 1
[05/28 12:27:46    443s] (I)       build grid graph
[05/28 12:27:46    443s] (I)       build grid graph start
[05/28 12:27:46    443s] [NR-eGR] Track table information for default rule: 
[05/28 12:27:46    443s] [NR-eGR] metal1 has no routable track
[05/28 12:27:46    443s] [NR-eGR] metal2 has single uniform track structure
[05/28 12:27:46    443s] [NR-eGR] metal3 has single uniform track structure
[05/28 12:27:46    443s] [NR-eGR] metal4 has single uniform track structure
[05/28 12:27:46    443s] [NR-eGR] metal5 has single uniform track structure
[05/28 12:27:46    443s] [NR-eGR] metal6 has single uniform track structure
[05/28 12:27:46    443s] (I)       build grid graph end
[05/28 12:27:46    443s] (I)       ===========================================================================
[05/28 12:27:46    443s] (I)       == Report All Rule Vias ==
[05/28 12:27:46    443s] (I)       ===========================================================================
[05/28 12:27:46    443s] (I)        Via Rule : (Default)
[05/28 12:27:46    443s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 12:27:46    443s] (I)       ---------------------------------------------------------------------------
[05/28 12:27:46    443s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/28 12:27:46    443s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/28 12:27:46    443s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/28 12:27:46    443s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/28 12:27:46    443s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/28 12:27:46    443s] (I)       ===========================================================================
[05/28 12:27:46    443s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1563.82 MB )
[05/28 12:27:46    443s] (I)       Num PG vias on layer 2 : 0
[05/28 12:27:46    443s] (I)       Num PG vias on layer 3 : 0
[05/28 12:27:46    443s] (I)       Num PG vias on layer 4 : 0
[05/28 12:27:46    443s] (I)       Num PG vias on layer 5 : 0
[05/28 12:27:46    443s] (I)       Num PG vias on layer 6 : 0
[05/28 12:27:46    443s] [NR-eGR] Read 32960 PG shapes
[05/28 12:27:46    443s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1563.82 MB )
[05/28 12:27:46    443s] [NR-eGR] #Routing Blockages  : 0
[05/28 12:27:46    443s] [NR-eGR] #Instance Blockages : 2061
[05/28 12:27:46    443s] [NR-eGR] #PG Blockages       : 32960
[05/28 12:27:46    443s] [NR-eGR] #Halo Blockages     : 0
[05/28 12:27:46    443s] [NR-eGR] #Boundary Blockages : 0
[05/28 12:27:46    443s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/28 12:27:46    443s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 12:27:46    443s] (I)       readDataFromPlaceDB
[05/28 12:27:46    443s] (I)       Read net information..
[05/28 12:27:46    443s] [NR-eGR] Read numTotalNets=19353  numIgnoredNets=0
[05/28 12:27:46    443s] (I)       Read testcase time = 0.010 seconds
[05/28 12:27:46    443s] 
[05/28 12:27:46    443s] (I)       early_global_route_priority property id does not exist.
[05/28 12:27:46    443s] (I)       Start initializing grid graph
[05/28 12:27:46    443s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/28 12:27:46    443s] (I)       End initializing grid graph
[05/28 12:27:46    443s] (I)       Model blockages into capacity
[05/28 12:27:46    443s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/28 12:27:46    443s] (I)       Started Modeling ( Curr Mem: 1568.11 MB )
[05/28 12:27:46    443s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/28 12:27:46    443s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/28 12:27:46    443s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/28 12:27:46    443s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/28 12:27:46    443s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/28 12:27:46    443s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1568.11 MB )
[05/28 12:27:46    443s] (I)       -- layer congestion ratio --
[05/28 12:27:46    443s] (I)       Layer 1 : 0.100000
[05/28 12:27:46    443s] (I)       Layer 2 : 0.700000
[05/28 12:27:46    443s] (I)       Layer 3 : 0.700000
[05/28 12:27:46    443s] (I)       Layer 4 : 0.700000
[05/28 12:27:46    443s] (I)       Layer 5 : 0.700000
[05/28 12:27:46    443s] (I)       Layer 6 : 0.700000
[05/28 12:27:46    443s] (I)       ----------------------------
[05/28 12:27:46    443s] (I)       Number of ignored nets = 0
[05/28 12:27:46    443s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 12:27:46    443s] (I)       Number of clock nets = 2.  Ignored: No
[05/28 12:27:46    443s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 12:27:46    443s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 12:27:46    443s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 12:27:46    443s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 12:27:46    443s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 12:27:46    443s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 12:27:46    443s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 12:27:46    443s] (I)       Constructing bin map
[05/28 12:27:46    443s] (I)       Initialize bin information with width=10080 height=10080
[05/28 12:27:46    443s] (I)       Done constructing bin map
[05/28 12:27:46    443s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 12:27:46    443s] (I)       Before initializing Early Global Route syMemory usage = 1568.1 MB
[05/28 12:27:46    443s] (I)       Ndr track 0 does not exist
[05/28 12:27:46    443s] (I)       ---------------------Grid Graph Info--------------------
[05/28 12:27:46    443s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/28 12:27:46    443s] (I)       Core area           : (220100, 220200) - (1129640, 1127400)
[05/28 12:27:46    443s] (I)       Site width          :   620  (dbu)
[05/28 12:27:46    443s] (I)       Row height          :  5040  (dbu)
[05/28 12:27:46    443s] (I)       GCell width         :  5040  (dbu)
[05/28 12:27:46    443s] (I)       GCell height        :  5040  (dbu)
[05/28 12:27:46    443s] (I)       Grid                :   268   268     6
[05/28 12:27:46    443s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/28 12:27:46    443s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/28 12:27:46    443s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/28 12:27:46    443s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/28 12:27:46    443s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/28 12:27:46    443s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/28 12:27:46    443s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/28 12:27:46    443s] (I)       First track coord   :     0   310   400   310   400  2170
[05/28 12:27:46    443s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/28 12:27:46    443s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/28 12:27:46    443s] (I)       Num of masks        :     1     1     1     1     1     1
[05/28 12:27:46    443s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/28 12:27:46    443s] (I)       --------------------------------------------------------
[05/28 12:27:46    443s] 
[05/28 12:27:46    443s] [NR-eGR] ============ Routing rule table ============
[05/28 12:27:46    443s] [NR-eGR] Rule id: 0  Nets: 19323 
[05/28 12:27:46    443s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 12:27:46    443s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/28 12:27:46    443s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:27:46    443s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:27:46    443s] [NR-eGR] ========================================
[05/28 12:27:46    443s] [NR-eGR] 
[05/28 12:27:46    443s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 12:27:46    443s] (I)       blocked tracks on layer2 : = 262711 / 583436 (45.03%)
[05/28 12:27:46    443s] (I)       blocked tracks on layer3 : = 251069 / 646148 (38.86%)
[05/28 12:27:46    443s] (I)       blocked tracks on layer4 : = 271960 / 583436 (46.61%)
[05/28 12:27:46    443s] (I)       blocked tracks on layer5 : = 294807 / 646148 (45.63%)
[05/28 12:27:46    443s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/28 12:27:46    443s] (I)       After initializing Early Global Route syMemory usage = 1571.0 MB
[05/28 12:27:46    443s] (I)       Finished Loading and Dumping File ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:46    443s] (I)       Reset routing kernel
[05/28 12:27:46    443s] (I)       Started Global Routing ( Curr Mem: 1570.99 MB )
[05/28 12:27:46    443s] (I)       ============= Initialization =============
[05/28 12:27:46    443s] (I)       totalPins=70335  totalGlobalPin=66675 (94.80%)
[05/28 12:27:46    443s] (I)       Started Net group 1 ( Curr Mem: 1570.99 MB )
[05/28 12:27:46    443s] (I)       Started Build MST ( Curr Mem: 1570.99 MB )
[05/28 12:27:46    443s] (I)       Generate topology with single threads
[05/28 12:27:46    443s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:46    443s] (I)       total 2D Cap : 1503628 = (753051 H, 750577 V)
[05/28 12:27:46    443s] (I)       #blocked areas for congestion spreading : 20
[05/28 12:27:46    443s] [NR-eGR] Layer group 1: route 19323 net(s) in layer range [2, 6]
[05/28 12:27:46    443s] (I)       
[05/28 12:27:46    443s] (I)       ============  Phase 1a Route ============
[05/28 12:27:46    443s] (I)       Started Phase 1a ( Curr Mem: 1570.99 MB )
[05/28 12:27:46    443s] (I)       Started Pattern routing ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 22
[05/28 12:27:47    443s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Usage: 178777 = (87521 H, 91256 V) = (11.62% H, 12.16% V) = (4.411e+05um H, 4.599e+05um V)
[05/28 12:27:47    443s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       
[05/28 12:27:47    443s] (I)       ============  Phase 1b Route ============
[05/28 12:27:47    443s] (I)       Started Phase 1b ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Started Monotonic routing ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Usage: 178774 = (87517 H, 91257 V) = (11.62% H, 12.16% V) = (4.411e+05um H, 4.599e+05um V)
[05/28 12:27:47    443s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.010210e+05um
[05/28 12:27:47    443s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       
[05/28 12:27:47    443s] (I)       ============  Phase 1c Route ============
[05/28 12:27:47    443s] (I)       Started Phase 1c ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Started Two level routing ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Level2 Grid: 54 x 54
[05/28 12:27:47    443s] (I)       Started Two Level Routing ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Usage: 178774 = (87517 H, 91257 V) = (11.62% H, 12.16% V) = (4.411e+05um H, 4.599e+05um V)
[05/28 12:27:47    443s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       
[05/28 12:27:47    443s] (I)       ============  Phase 1d Route ============
[05/28 12:27:47    443s] (I)       Started Phase 1d ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Started Detoured routing ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Usage: 178779 = (87522 H, 91257 V) = (11.62% H, 12.16% V) = (4.411e+05um H, 4.599e+05um V)
[05/28 12:27:47    443s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       
[05/28 12:27:47    443s] (I)       ============  Phase 1e Route ============
[05/28 12:27:47    443s] (I)       Started Phase 1e ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Started Route legalization ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Usage: 178779 = (87522 H, 91257 V) = (11.62% H, 12.16% V) = (4.411e+05um H, 4.599e+05um V)
[05/28 12:27:47    443s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.010462e+05um
[05/28 12:27:47    443s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Started Layer assignment ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Running layer assignment with 1 threads
[05/28 12:27:47    443s] (I)       Finished Layer assignment ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Finished Net group 1 ( CPU: 0.31 sec, Real: 0.30 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       
[05/28 12:27:47    443s] (I)       ============  Phase 1l Route ============
[05/28 12:27:47    443s] (I)       Started Phase 1l ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       
[05/28 12:27:47    443s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 12:27:47    443s] [NR-eGR]                        OverCon            
[05/28 12:27:47    443s] [NR-eGR]                         #Gcell     %Gcell
[05/28 12:27:47    443s] [NR-eGR]       Layer                (2)    OverCon 
[05/28 12:27:47    443s] [NR-eGR] ----------------------------------------------
[05/28 12:27:47    443s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/28 12:27:47    443s] [NR-eGR]  metal2  (2)        12( 0.03%)   ( 0.03%) 
[05/28 12:27:47    443s] [NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[05/28 12:27:47    443s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/28 12:27:47    443s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/28 12:27:47    443s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/28 12:27:47    443s] [NR-eGR] ----------------------------------------------
[05/28 12:27:47    443s] [NR-eGR] Total               13( 0.01%)   ( 0.01%) 
[05/28 12:27:47    443s] [NR-eGR] 
[05/28 12:27:47    443s] (I)       Finished Global Routing ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       total 2D Cap : 1510060 = (754260 H, 755800 V)
[05/28 12:27:47    443s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/28 12:27:47    443s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 12:27:47    443s] (I)       ============= track Assignment ============
[05/28 12:27:47    443s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Started Track Assignment ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[05/28 12:27:47    443s] (I)       Running track assignment with 1 threads
[05/28 12:27:47    443s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    443s] (I)       Run Multi-thread track assignment
[05/28 12:27:47    444s] (I)       Finished Track Assignment ( CPU: 0.40 sec, Real: 0.41 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    444s] [NR-eGR] Started Export DB wires ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    444s] [NR-eGR] Started Export all nets ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    444s] [NR-eGR] Finished Export all nets ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    444s] [NR-eGR] Started Set wire vias ( Curr Mem: 1570.99 MB )
[05/28 12:27:47    444s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    444s] [NR-eGR] Finished Export DB wires ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1570.99 MB )
[05/28 12:27:47    444s] [NR-eGR] --------------------------------------------------------------------------
[05/28 12:27:47    444s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 70335
[05/28 12:27:47    444s] [NR-eGR] metal2  (2V) length: 3.279838e+05um, number of vias: 99872
[05/28 12:27:47    444s] [NR-eGR] metal3  (3H) length: 3.982023e+05um, number of vias: 8203
[05/28 12:27:47    444s] [NR-eGR] metal4  (4V) length: 1.501382e+05um, number of vias: 1208
[05/28 12:27:47    444s] [NR-eGR] metal5  (5H) length: 5.327598e+04um, number of vias: 56
[05/28 12:27:47    444s] [NR-eGR] metal6  (6V) length: 4.530960e+03um, number of vias: 0
[05/28 12:27:47    444s] [NR-eGR] Total length: 9.341313e+05um, number of vias: 179674
[05/28 12:27:47    444s] [NR-eGR] --------------------------------------------------------------------------
[05/28 12:27:47    444s] [NR-eGR] Total eGR-routed clock nets wire length: 4.202297e+04um 
[05/28 12:27:47    444s] [NR-eGR] --------------------------------------------------------------------------
[05/28 12:27:48    444s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.37 sec, Real: 1.37 sec, Curr Mem: 1532.43 MB )
[05/28 12:27:48    444s] Extraction called for design 'CHIP' of instances=18152 and nets=19649 using extraction engine 'preRoute' .
[05/28 12:27:48    444s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/28 12:27:48    444s] Type 'man IMPEXT-3530' for more detail.
[05/28 12:27:48    444s] PreRoute RC Extraction called for design CHIP.
[05/28 12:27:48    444s] RC Extraction called in multi-corner(2) mode.
[05/28 12:27:48    444s] RCMode: PreRoute
[05/28 12:27:48    444s]       RC Corner Indexes            0       1   
[05/28 12:27:48    444s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 12:27:48    444s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 12:27:48    444s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 12:27:48    444s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 12:27:48    444s] Shrink Factor                : 1.00000
[05/28 12:27:48    444s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 12:27:48    444s] Using capacitance table file ...
[05/28 12:27:48    444s] LayerId::1 widthSet size::4
[05/28 12:27:48    444s] LayerId::2 widthSet size::4
[05/28 12:27:48    444s] LayerId::3 widthSet size::4
[05/28 12:27:48    444s] LayerId::4 widthSet size::4
[05/28 12:27:48    444s] LayerId::5 widthSet size::4
[05/28 12:27:48    444s] LayerId::6 widthSet size::2
[05/28 12:27:48    444s] Updating RC grid for preRoute extraction ...
[05/28 12:27:48    444s] Initializing multi-corner capacitance tables ... 
[05/28 12:27:48    444s] Initializing multi-corner resistance tables ...
[05/28 12:27:48    444s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:27:48    444s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.253635 ; uaWl: 1.000000 ; uaWlH: 0.222608 ; aWlH: 0.000000 ; Pmax: 0.837100 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/28 12:27:48    444s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1524.430M)
[05/28 12:27:48    444s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1524.4M
[05/28 12:27:48    444s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1524.4M
[05/28 12:27:48    444s] Fast DP-INIT is on for default
[05/28 12:27:48    444s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.033, MEM:1524.4M
[05/28 12:27:48    444s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.041, MEM:1524.4M
[05/28 12:27:48    444s] Starting delay calculation for Setup views
[05/28 12:27:48    444s] #################################################################################
[05/28 12:27:48    444s] # Design Stage: PreRoute
[05/28 12:27:48    444s] # Design Name: CHIP
[05/28 12:27:48    444s] # Design Mode: 90nm
[05/28 12:27:48    444s] # Analysis Mode: MMMC Non-OCV 
[05/28 12:27:48    444s] # Parasitics Mode: No SPEF/RCDB
[05/28 12:27:48    444s] # Signoff Settings: SI Off 
[05/28 12:27:48    444s] #################################################################################
[05/28 12:27:49    446s] Calculate delays in BcWc mode...
[05/28 12:27:49    446s] Calculate delays in BcWc mode...
[05/28 12:27:50    446s] Topological Sorting (REAL = 0:00:01.0, MEM = 1535.2M, InitMEM = 1532.5M)
[05/28 12:27:50    446s] Start delay calculation (fullDC) (1 T). (MEM=1535.21)
[05/28 12:27:50    446s] End AAE Lib Interpolated Model. (MEM=1551.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:27:58    454s] Total number of fetched objects 19426
[05/28 12:27:58    455s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/28 12:27:58    455s] End delay calculation. (MEM=1567.46 CPU=0:00:07.0 REAL=0:00:07.0)
[05/28 12:27:58    455s] End delay calculation (fullDC). (MEM=1567.46 CPU=0:00:08.7 REAL=0:00:08.0)
[05/28 12:27:58    455s] *** CDM Built up (cpu=0:00:10.2  real=0:00:10.0  mem= 1567.5M) ***
[05/28 12:27:59    456s] *** Done Building Timing Graph (cpu=0:00:11.4 real=0:00:11.0 totSessionCpu=0:07:36 mem=1567.5M)
[05/28 12:28:00    457s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -15.236 |
|           TNS (ns):|-20598.3 |
|    Violating Paths:|  3199   |
|          All Paths:|  7260   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    105 (105)     |  -33.371   |    106 (106)     |
|   max_tran     |    721 (7908)    |  -17.695   |    721 (8109)    |
|   max_fanout   |    814 (814)     |   -3624    |    815 (815)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 62.412%
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:23, mem = 1282.1M, totSessionCpu=0:07:37 **
[05/28 12:28:00    457s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/28 12:28:00    457s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:28:00    457s] ### Creating PhyDesignMc. totSessionCpu=0:07:37 mem=1540.7M
[05/28 12:28:00    457s] OPERPROF: Starting DPlace-Init at level 1, MEM:1540.7M
[05/28 12:28:00    457s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:28:00    457s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1540.7M
[05/28 12:28:00    457s] OPERPROF:     Starting CMU at level 3, MEM:1540.7M
[05/28 12:28:00    457s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1540.7M
[05/28 12:28:00    457s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:1540.7M
[05/28 12:28:01    457s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1540.7MB).
[05/28 12:28:01    457s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.062, MEM:1540.7M
[05/28 12:28:01    457s] TotalInstCnt at PhyDesignMc Initialization: 17,849
[05/28 12:28:01    457s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:37 mem=1540.7M
[05/28 12:28:01    457s] TotalInstCnt at PhyDesignMc Destruction: 17,849
[05/28 12:28:01    457s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:28:01    457s] ### Creating PhyDesignMc. totSessionCpu=0:07:38 mem=1540.7M
[05/28 12:28:01    457s] OPERPROF: Starting DPlace-Init at level 1, MEM:1540.7M
[05/28 12:28:01    457s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:28:01    457s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1540.7M
[05/28 12:28:01    457s] OPERPROF:     Starting CMU at level 3, MEM:1540.7M
[05/28 12:28:01    457s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1540.7M
[05/28 12:28:01    457s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.023, MEM:1540.7M
[05/28 12:28:01    457s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1540.7MB).
[05/28 12:28:01    457s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.045, MEM:1540.7M
[05/28 12:28:01    457s] TotalInstCnt at PhyDesignMc Initialization: 17,849
[05/28 12:28:01    457s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:38 mem=1540.7M
[05/28 12:28:01    457s] TotalInstCnt at PhyDesignMc Destruction: 17,849
[05/28 12:28:01    457s] *** Starting optimizing excluded clock nets MEM= 1540.7M) ***
[05/28 12:28:01    457s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1540.7M) ***
[05/28 12:28:01    457s] The useful skew maximum allowed delay set by user is: 1
[05/28 12:28:04    461s] Deleting Lib Analyzer.
[05/28 12:28:04    461s] 
[05/28 12:28:04    461s] Optimization is working on the following views:
[05/28 12:28:04    461s]   Setup views: av_scan_mode_max 
[05/28 12:28:04    461s]   Hold  views: av_func_mode_min av_scan_mode_min 
[05/28 12:28:04    461s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 12:28:04    461s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:28:04    461s] Info: 30 io nets excluded
[05/28 12:28:04    461s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:28:04    461s] ### Creating LA Mngr. totSessionCpu=0:07:41 mem=1540.7M
[05/28 12:28:04    461s] ### Creating LA Mngr, finished. totSessionCpu=0:07:41 mem=1540.7M
[05/28 12:28:04    461s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:41.1/0:39:01.1 (0.2), mem = 1540.7M
[05/28 12:28:04    461s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.1
[05/28 12:28:04    461s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:28:04    461s] ### Creating PhyDesignMc. totSessionCpu=0:07:41 mem=1548.7M
[05/28 12:28:04    461s] OPERPROF: Starting DPlace-Init at level 1, MEM:1548.7M
[05/28 12:28:04    461s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:28:04    461s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1548.7M
[05/28 12:28:04    461s] OPERPROF:     Starting CMU at level 3, MEM:1548.7M
[05/28 12:28:04    461s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1548.7M
[05/28 12:28:04    461s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.023, MEM:1548.7M
[05/28 12:28:04    461s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1548.7MB).
[05/28 12:28:04    461s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.045, MEM:1548.7M
[05/28 12:28:04    461s] TotalInstCnt at PhyDesignMc Initialization: 17,849
[05/28 12:28:04    461s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:41 mem=1548.7M
[05/28 12:28:04    461s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:28:04    461s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:28:04    461s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:28:04    461s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:28:04    461s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:28:04    461s] 
[05/28 12:28:04    461s] Footprint cell information for calculating maxBufDist
[05/28 12:28:04    461s] *info: There are 14 candidate Buffer cells
[05/28 12:28:04    461s] *info: There are 14 candidate Inverter cells
[05/28 12:28:04    461s] 
[05/28 12:28:04    461s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:28:05    461s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:28:05    461s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:28:05    461s] 
[05/28 12:28:05    461s] Creating Lib Analyzer ...
[05/28 12:28:05    461s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:28:05    462s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 12:28:05    462s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 12:28:05    462s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 12:28:05    462s] 
[05/28 12:28:05    462s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:28:08    464s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:45 mem=1660.0M
[05/28 12:28:08    464s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:45 mem=1660.0M
[05/28 12:28:08    464s] Creating Lib Analyzer, finished. 
[05/28 12:28:08    464s] 
[05/28 12:28:08    464s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/28 12:28:10    466s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1679.1M
[05/28 12:28:10    466s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1679.1M
[05/28 12:28:10    466s] 
[05/28 12:28:10    466s] Netlist preparation processing... 
[05/28 12:28:10    466s] Removed 1 instance
[05/28 12:28:10    466s] *info: Marking 0 isolation instances dont touch
[05/28 12:28:10    466s] *info: Marking 0 level shifter instances dont touch
[05/28 12:28:10    466s] TotalInstCnt at PhyDesignMc Destruction: 17,848
[05/28 12:28:10    466s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.1
[05/28 12:28:10    466s] *** AreaOpt [finish] : cpu/real = 0:00:05.8/0:00:05.8 (1.0), totSession cpu/real = 0:07:47.0/0:39:06.9 (0.2), mem = 1660.0M
[05/28 12:28:10    466s] 
[05/28 12:28:10    466s] =============================================================================================
[05/28 12:28:10    466s]  Step TAT Report for SimplifyNetlist #1
[05/28 12:28:10    466s] =============================================================================================
[05/28 12:28:10    466s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:28:10    466s] ---------------------------------------------------------------------------------------------
[05/28 12:28:10    466s] [ LibAnalyzerInit        ]      1   0:00:03.0  (  50.7 % )     0:00:03.0 /  0:00:03.0    1.0
[05/28 12:28:10    466s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:28:10    466s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.2    1.0
[05/28 12:28:10    466s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.3 % )     0:00:03.1 /  0:00:03.1    1.0
[05/28 12:28:10    466s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (   9.2 % )     0:00:00.5 /  0:00:00.6    1.0
[05/28 12:28:10    466s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:28:10    466s] [ MISC                   ]          0:00:02.2  (  36.4 % )     0:00:02.2 /  0:00:02.2    1.0
[05/28 12:28:10    466s] ---------------------------------------------------------------------------------------------
[05/28 12:28:10    466s]  SimplifyNetlist #1 TOTAL           0:00:05.9  ( 100.0 % )     0:00:05.9 /  0:00:05.9    1.0
[05/28 12:28:10    466s] ---------------------------------------------------------------------------------------------
[05/28 12:28:10    466s] 
[05/28 12:28:10    466s] Deleting Lib Analyzer.
[05/28 12:28:10    466s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[05/28 12:28:10    467s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:28:10    467s] Info: 30 io nets excluded
[05/28 12:28:10    467s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:28:10    467s] ### Creating LA Mngr. totSessionCpu=0:07:47 mem=1609.0M
[05/28 12:28:10    467s] ### Creating LA Mngr, finished. totSessionCpu=0:07:47 mem=1609.0M
[05/28 12:28:10    467s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/28 12:28:10    467s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:28:10    467s] ### Creating PhyDesignMc. totSessionCpu=0:07:47 mem=1628.1M
[05/28 12:28:10    467s] OPERPROF: Starting DPlace-Init at level 1, MEM:1628.1M
[05/28 12:28:10    467s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:28:10    467s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1628.1M
[05/28 12:28:10    467s] OPERPROF:     Starting CMU at level 3, MEM:1628.1M
[05/28 12:28:10    467s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1628.1M
[05/28 12:28:10    467s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1628.1M
[05/28 12:28:10    467s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1628.1MB).
[05/28 12:28:10    467s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.050, MEM:1628.1M
[05/28 12:28:10    467s] TotalInstCnt at PhyDesignMc Initialization: 17,848
[05/28 12:28:10    467s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:47 mem=1628.1M
[05/28 12:28:10    467s] Begin: Area Reclaim Optimization
[05/28 12:28:10    467s] 
[05/28 12:28:10    467s] Creating Lib Analyzer ...
[05/28 12:28:10    467s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:28:10    467s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 12:28:10    467s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 12:28:10    467s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 12:28:10    467s] 
[05/28 12:28:10    467s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:28:13    470s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:50 mem=1630.1M
[05/28 12:28:13    470s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:50 mem=1630.1M
[05/28 12:28:13    470s] Creating Lib Analyzer, finished. 
[05/28 12:28:13    470s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:50.2/0:39:10.2 (0.2), mem = 1630.1M
[05/28 12:28:13    470s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.2
[05/28 12:28:13    470s] 
[05/28 12:28:13    470s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/28 12:28:15    471s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1630.1M
[05/28 12:28:15    471s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1630.1M
[05/28 12:28:15    471s] Reclaim Optimization WNS Slack -15.236  TNS Slack -20598.339 Density 62.41
[05/28 12:28:15    471s] +----------+---------+--------+----------+------------+--------+
[05/28 12:28:15    471s] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[05/28 12:28:15    471s] +----------+---------+--------+----------+------------+--------+
[05/28 12:28:15    471s] |    62.41%|        -| -15.236|-20598.339|   0:00:00.0| 1630.1M|
[05/28 12:28:15    471s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:28:15    471s] Info: 30 io nets excluded
[05/28 12:28:15    471s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:28:34    491s] |    62.45%|       26| -15.236|-20508.682|   0:00:19.0| 1701.3M|
[05/28 12:28:44    501s] |    62.45%|        6| -15.236|-20506.984|   0:00:10.0| 1707.3M|
[05/28 12:28:54    511s] |    62.46%|        1| -15.236|-20504.943|   0:00:10.0| 1711.3M|
[05/28 12:29:04    520s] |    62.46%|        1| -15.236|-20502.297|   0:00:10.0| 1711.3M|
[05/28 12:29:14    530s] |    62.47%|        2| -15.236|-20465.783|   0:00:10.0| 1712.3M|
[05/28 12:29:14    530s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/28 12:29:15    531s] |    62.46%|        3| -15.236|-20465.783|   0:00:01.0| 1712.3M|
[05/28 12:29:16    533s] |    62.44%|       15| -15.236|-20465.785|   0:00:01.0| 1712.3M|
[05/28 12:29:17    533s] |    62.44%|        1| -15.236|-20465.785|   0:00:01.0| 1712.3M|
[05/28 12:29:17    533s] |    62.44%|        0| -15.236|-20465.785|   0:00:00.0| 1712.3M|
[05/28 12:29:17    533s] +----------+---------+--------+----------+------------+--------+
[05/28 12:29:17    533s] Reclaim Optimization End WNS Slack -15.236  TNS Slack -20465.785 Density 62.44
[05/28 12:29:17    533s] 
[05/28 12:29:17    533s] ** Summary: Restruct = 36 Buffer Deletion = 0 Declone = 4 Resize = 14 **
[05/28 12:29:17    533s] --------------------------------------------------------------
[05/28 12:29:17    533s] |                                   | Total     | Sequential |
[05/28 12:29:17    533s] --------------------------------------------------------------
[05/28 12:29:17    533s] | Num insts resized                 |      14  |       2    |
[05/28 12:29:17    533s] | Num insts undone                  |       2  |       0    |
[05/28 12:29:17    533s] | Num insts Downsized               |      14  |       2    |
[05/28 12:29:17    533s] | Num insts Samesized               |       0  |       0    |
[05/28 12:29:17    533s] | Num insts Upsized                 |       0  |       0    |
[05/28 12:29:17    533s] | Num multiple commits+uncommits    |       0  |       -    |
[05/28 12:29:17    533s] --------------------------------------------------------------
[05/28 12:29:17    533s] Bottom Preferred Layer:
[05/28 12:29:17    533s]     None
[05/28 12:29:17    533s] Via Pillar Rule:
[05/28 12:29:17    533s]     None
[05/28 12:29:17    533s] End: Core Area Reclaim Optimization (cpu = 0:01:07) (real = 0:01:07) **
[05/28 12:29:17    533s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.2
[05/28 12:29:17    533s] *** AreaOpt [finish] : cpu/real = 0:01:03.5/0:01:03.5 (1.0), totSession cpu/real = 0:08:53.7/0:40:13.7 (0.2), mem = 1712.3M
[05/28 12:29:17    533s] 
[05/28 12:29:17    533s] =============================================================================================
[05/28 12:29:17    533s]  Step TAT Report for AreaOpt #1
[05/28 12:29:17    533s] =============================================================================================
[05/28 12:29:17    533s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:29:17    533s] ---------------------------------------------------------------------------------------------
[05/28 12:29:17    533s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 12:29:17    533s] [ LibAnalyzerInit        ]      1   0:00:03.0  (   4.5 % )     0:00:03.0 /  0:00:03.0    1.0
[05/28 12:29:17    533s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   41.0
[05/28 12:29:17    533s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 12:29:17    533s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:29:17    533s] [ OptSingleIteration     ]      9   0:00:00.5  (   0.8 % )     0:01:01.3 /  0:01:01.3    1.0
[05/28 12:29:17    533s] [ OptGetWeight           ]    378   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.4
[05/28 12:29:17    533s] [ OptEval                ]    378   0:00:57.3  (  86.2 % )     0:00:57.3 /  0:00:57.4    1.0
[05/28 12:29:17    533s] [ OptCommit              ]    378   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 12:29:17    533s] [ IncrTimingUpdate       ]     43   0:00:01.6  (   2.5 % )     0:00:01.6 /  0:00:01.6    1.0
[05/28 12:29:17    533s] [ PostCommitDelayCalc    ]    380   0:00:01.6  (   2.4 % )     0:00:01.6 /  0:00:01.6    1.0
[05/28 12:29:17    533s] [ MISC                   ]          0:00:01.9  (   2.8 % )     0:00:01.9 /  0:00:01.8    1.0
[05/28 12:29:17    533s] ---------------------------------------------------------------------------------------------
[05/28 12:29:17    533s]  AreaOpt #1 TOTAL                   0:01:06.5  ( 100.0 % )     0:01:06.5 /  0:01:06.6    1.0
[05/28 12:29:17    533s] ---------------------------------------------------------------------------------------------
[05/28 12:29:17    533s] 
[05/28 12:29:17    533s] Executing incremental physical updates
[05/28 12:29:17    533s] Executing incremental physical updates
[05/28 12:29:17    533s] TotalInstCnt at PhyDesignMc Destruction: 17,872
[05/28 12:29:17    533s] End: Area Reclaim Optimization (cpu=0:01:07, real=0:01:07, mem=1651.24M, totSessionCpu=0:08:54).
[05/28 12:29:17    534s] Deleting Lib Analyzer.
[05/28 12:29:17    534s] Begin: GigaOpt high fanout net optimization
[05/28 12:29:17    534s] GigaOpt HFN: use maxLocalDensity 1.2
[05/28 12:29:17    534s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/28 12:29:17    534s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:29:17    534s] Info: 30 io nets excluded
[05/28 12:29:17    534s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:29:17    534s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:54.4/0:40:14.3 (0.2), mem = 1651.2M
[05/28 12:29:17    534s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.3
[05/28 12:29:17    534s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:29:17    534s] ### Creating PhyDesignMc. totSessionCpu=0:08:54 mem=1651.2M
[05/28 12:29:17    534s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 12:29:17    534s] OPERPROF: Starting DPlace-Init at level 1, MEM:1651.2M
[05/28 12:29:17    534s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:29:17    534s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1651.2M
[05/28 12:29:17    534s] OPERPROF:     Starting CMU at level 3, MEM:1651.2M
[05/28 12:29:17    534s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1651.2M
[05/28 12:29:17    534s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.030, MEM:1651.2M
[05/28 12:29:17    534s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1651.2MB).
[05/28 12:29:17    534s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1651.2M
[05/28 12:29:18    534s] TotalInstCnt at PhyDesignMc Initialization: 17,872
[05/28 12:29:18    534s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:55 mem=1651.2M
[05/28 12:29:18    534s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:29:18    534s] 
[05/28 12:29:18    534s] Creating Lib Analyzer ...
[05/28 12:29:18    534s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:29:18    534s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 12:29:18    534s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 12:29:18    534s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 12:29:18    534s] 
[05/28 12:29:18    534s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:29:21    537s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:58 mem=1653.2M
[05/28 12:29:21    537s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:58 mem=1653.2M
[05/28 12:29:21    537s] Creating Lib Analyzer, finished. 
[05/28 12:29:21    537s] 
[05/28 12:29:21    537s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[05/28 12:29:24    541s] Info: violation cost 6.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[05/28 12:29:24    541s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1672.3M
[05/28 12:29:24    541s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1672.3M
[05/28 12:29:25    541s] +----------+---------+--------+----------+------------+--------+
[05/28 12:29:25    541s] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[05/28 12:29:25    541s] +----------+---------+--------+----------+------------+--------+
[05/28 12:29:25    541s] |    62.44%|        -| -15.236|-20465.785|   0:00:00.0| 1672.3M|
[05/28 12:29:25    541s] Info: violation cost 6.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[05/28 12:29:28    544s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 12:29:28    544s] |    62.73%|       83| -15.236|-20465.784|   0:00:03.0| 1712.5M|
[05/28 12:29:28    544s] +----------+---------+--------+----------+------------+--------+
[05/28 12:29:28    544s] 
[05/28 12:29:28    544s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=1712.5M) ***
[05/28 12:29:28    544s] Bottom Preferred Layer:
[05/28 12:29:28    544s]     None
[05/28 12:29:28    544s] Via Pillar Rule:
[05/28 12:29:28    544s]     None
[05/28 12:29:28    544s] TotalInstCnt at PhyDesignMc Destruction: 17,955
[05/28 12:29:28    544s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.3
[05/28 12:29:28    544s] *** DrvOpt [finish] : cpu/real = 0:00:10.3/0:00:10.3 (1.0), totSession cpu/real = 0:09:04.7/0:40:24.6 (0.2), mem = 1693.4M
[05/28 12:29:28    544s] 
[05/28 12:29:28    544s] =============================================================================================
[05/28 12:29:28    544s]  Step TAT Report for DrvOpt #1
[05/28 12:29:28    544s] =============================================================================================
[05/28 12:29:28    544s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:29:28    544s] ---------------------------------------------------------------------------------------------
[05/28 12:29:28    544s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:29:28    544s] [ LibAnalyzerInit        ]      1   0:00:03.2  (  30.4 % )     0:00:03.2 /  0:00:03.2    1.0
[05/28 12:29:28    544s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:29:28    544s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:29:28    544s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:03.2 /  0:00:03.2    1.0
[05/28 12:29:28    544s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:29:28    544s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:03.0 /  0:00:03.0    1.0
[05/28 12:29:28    544s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:29:28    544s] [ OptEval                ]      1   0:00:00.4  (   3.9 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 12:29:28    544s] [ OptCommit              ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:29:28    544s] [ IncrTimingUpdate       ]      1   0:00:01.0  (   9.7 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 12:29:28    544s] [ PostCommitDelayCalc    ]      1   0:00:01.4  (  13.3 % )     0:00:01.4 /  0:00:01.4    1.0
[05/28 12:29:28    544s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.7
[05/28 12:29:28    544s] [ MISC                   ]          0:00:03.8  (  36.5 % )     0:00:03.8 /  0:00:03.8    1.0
[05/28 12:29:28    544s] ---------------------------------------------------------------------------------------------
[05/28 12:29:28    544s]  DrvOpt #1 TOTAL                    0:00:10.4  ( 100.0 % )     0:00:10.4 /  0:00:10.4    1.0
[05/28 12:29:28    544s] ---------------------------------------------------------------------------------------------
[05/28 12:29:28    544s] 
[05/28 12:29:28    544s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/28 12:29:28    544s] End: GigaOpt high fanout net optimization
[05/28 12:29:28    544s] Begin: GigaOpt DRV Optimization
[05/28 12:29:28    544s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/28 12:29:28    544s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:29:28    544s] Info: 30 io nets excluded
[05/28 12:29:28    544s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:29:28    544s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:04.8/0:40:24.7 (0.2), mem = 1693.4M
[05/28 12:29:28    544s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.4
[05/28 12:29:28    544s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:29:28    544s] ### Creating PhyDesignMc. totSessionCpu=0:09:05 mem=1693.4M
[05/28 12:29:28    544s] OPERPROF: Starting DPlace-Init at level 1, MEM:1693.4M
[05/28 12:29:28    544s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:29:28    544s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1693.4M
[05/28 12:29:28    544s] OPERPROF:     Starting CMU at level 3, MEM:1693.4M
[05/28 12:29:28    544s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1693.4M
[05/28 12:29:28    544s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.031, MEM:1693.4M
[05/28 12:29:28    544s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1693.4MB).
[05/28 12:29:28    544s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.054, MEM:1693.4M
[05/28 12:29:28    544s] TotalInstCnt at PhyDesignMc Initialization: 17,955
[05/28 12:29:28    544s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:05 mem=1693.4M
[05/28 12:29:28    545s] 
[05/28 12:29:28    545s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[05/28 12:29:32    548s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1712.5M
[05/28 12:29:32    548s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1712.5M
[05/28 12:29:32    548s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 12:29:32    548s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/28 12:29:32    548s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 12:29:32    548s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/28 12:29:32    548s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 12:29:32    549s] Info: violation cost 28433.859375 (cap = 194.608002, tran = 28217.251953, len = 0.000000, fanout load = 0.000000, fanout count = 22.000000, glitch 0.000000)
[05/28 12:29:32    549s] |   744|  8627|   -18.31|   123|   123|    -1.47|   889|   889|     0|     0|   -15.24|-20465.78|       0|       0|       0|  62.73|          |         |
[05/28 12:29:40    556s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 12:29:40    556s] |     0|     0|     0.00|     0|     0|     0.00|   980|   980|     0|     0|    -3.10| -1065.41|      98|      21|      53|  62.94| 0:00:08.0|  1713.5M|
[05/28 12:29:40    556s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 12:29:40    557s] |     0|     0|     0.00|     0|     0|     0.00|   980|   980|     0|     0|    -3.10| -1065.41|       0|       0|       0|  62.94| 0:00:00.0|  1713.5M|
[05/28 12:29:40    557s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 12:29:40    557s] Bottom Preferred Layer:
[05/28 12:29:40    557s]     None
[05/28 12:29:40    557s] Via Pillar Rule:
[05/28 12:29:40    557s]     None
[05/28 12:29:40    557s] 
[05/28 12:29:40    557s] *** Finish DRV Fixing (cpu=0:00:08.4 real=0:00:08.0 mem=1713.5M) ***
[05/28 12:29:40    557s] 
[05/28 12:29:40    557s] TotalInstCnt at PhyDesignMc Destruction: 18,074
[05/28 12:29:40    557s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.4
[05/28 12:29:40    557s] *** DrvOpt [finish] : cpu/real = 0:00:12.3/0:00:12.3 (1.0), totSession cpu/real = 0:09:17.1/0:40:37.0 (0.2), mem = 1694.4M
[05/28 12:29:40    557s] 
[05/28 12:29:40    557s] =============================================================================================
[05/28 12:29:40    557s]  Step TAT Report for DrvOpt #2
[05/28 12:29:40    557s] =============================================================================================
[05/28 12:29:40    557s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:29:40    557s] ---------------------------------------------------------------------------------------------
[05/28 12:29:40    557s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:29:40    557s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:29:40    557s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:29:40    557s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 12:29:40    557s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:29:40    557s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:07.7 /  0:00:07.7    1.0
[05/28 12:29:40    557s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:29:40    557s] [ OptEval                ]      3   0:00:01.7  (  13.5 % )     0:00:01.7 /  0:00:01.7    1.0
[05/28 12:29:40    557s] [ OptCommit              ]      3   0:00:00.3  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 12:29:40    557s] [ IncrTimingUpdate       ]      3   0:00:01.2  (   9.7 % )     0:00:01.2 /  0:00:01.2    1.0
[05/28 12:29:40    557s] [ PostCommitDelayCalc    ]      3   0:00:04.5  (  36.6 % )     0:00:04.5 /  0:00:04.5    1.0
[05/28 12:29:40    557s] [ DrvFindVioNets         ]      3   0:00:00.4  (   2.9 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 12:29:40    557s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 12:29:40    557s] [ MISC                   ]          0:00:03.8  (  30.6 % )     0:00:03.8 /  0:00:03.8    1.0
[05/28 12:29:40    557s] ---------------------------------------------------------------------------------------------
[05/28 12:29:40    557s]  DrvOpt #2 TOTAL                    0:00:12.4  ( 100.0 % )     0:00:12.4 /  0:00:12.4    1.0
[05/28 12:29:40    557s] ---------------------------------------------------------------------------------------------
[05/28 12:29:40    557s] 
[05/28 12:29:40    557s] End: GigaOpt DRV Optimization
[05/28 12:29:40    557s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/28 12:29:40    557s] **optDesign ... cpu = 0:02:03, real = 0:02:03, mem = 1361.3M, totSessionCpu=0:09:17 **
[05/28 12:29:40    557s] 
[05/28 12:29:40    557s] Active setup views:
[05/28 12:29:40    557s]  av_scan_mode_max
[05/28 12:29:40    557s]   Dominating endpoints: 0
[05/28 12:29:40    557s]   Dominating TNS: -0.000
[05/28 12:29:40    557s] 
[05/28 12:29:40    557s] Deleting Lib Analyzer.
[05/28 12:29:40    557s] Begin: GigaOpt Global Optimization
[05/28 12:29:40    557s] *info: use new DP (enabled)
[05/28 12:29:40    557s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/28 12:29:40    557s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:29:40    557s] Info: 30 io nets excluded
[05/28 12:29:40    557s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:29:40    557s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:17.4/0:40:37.3 (0.2), mem = 1653.4M
[05/28 12:29:40    557s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.5
[05/28 12:29:40    557s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:29:40    557s] ### Creating PhyDesignMc. totSessionCpu=0:09:17 mem=1653.4M
[05/28 12:29:40    557s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 12:29:40    557s] OPERPROF: Starting DPlace-Init at level 1, MEM:1653.4M
[05/28 12:29:40    557s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:29:40    557s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1653.4M
[05/28 12:29:41    557s] OPERPROF:     Starting CMU at level 3, MEM:1653.4M
[05/28 12:29:41    557s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1653.4M
[05/28 12:29:41    557s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.028, MEM:1653.4M
[05/28 12:29:41    557s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=1653.4MB).
[05/28 12:29:41    557s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.051, MEM:1653.4M
[05/28 12:29:41    557s] TotalInstCnt at PhyDesignMc Initialization: 18,074
[05/28 12:29:41    557s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:18 mem=1653.4M
[05/28 12:29:41    557s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:29:41    557s] 
[05/28 12:29:41    557s] Creating Lib Analyzer ...
[05/28 12:29:41    557s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:29:41    557s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 12:29:41    557s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 12:29:41    557s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 12:29:41    557s] 
[05/28 12:29:41    557s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:29:44    560s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:21 mem=1653.4M
[05/28 12:29:44    560s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:21 mem=1653.4M
[05/28 12:29:44    560s] Creating Lib Analyzer, finished. 
[05/28 12:29:44    560s] 
[05/28 12:29:44    560s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/28 12:29:52    569s] *info: 30 io nets excluded
[05/28 12:29:52    569s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:29:52    569s] *info: 2 clock nets excluded
[05/28 12:29:52    569s] *info: 2 special nets excluded.
[05/28 12:29:52    569s] *info: 296 no-driver nets excluded.
[05/28 12:29:55    571s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1672.5M
[05/28 12:29:55    571s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1672.5M
[05/28 12:29:55    572s] ** GigaOpt Global Opt WNS Slack -3.103  TNS Slack -1065.411 
[05/28 12:29:55    572s] +--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:29:55    572s] |  WNS   |   TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/28 12:29:55    572s] +--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:29:55    572s] |  -3.103|-1065.411|    62.94%|   0:00:00.0| 1672.5M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[18]/D    |
[05/28 12:30:09    586s] |  -1.931|  -37.189|    63.11%|   0:00:14.0| 1717.1M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:15    591s] |  -1.910|  -30.085|    63.22%|   0:00:06.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:15    592s] |  -1.910|  -30.085|    63.22%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:20    596s] |  -0.921|   -7.296|    63.37%|   0:00:05.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:24    600s] |  -0.870|   -4.837|    63.39%|   0:00:04.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:25    601s] |  -0.870|   -4.590|    63.40%|   0:00:01.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:25    601s] |  -0.870|   -4.590|    63.40%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:26    602s] |  -0.789|   -3.513|    63.41%|   0:00:01.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:27    603s] |  -0.789|   -3.407|    63.41%|   0:00:01.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:27    603s] |  -0.789|   -3.407|    63.41%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:27    604s] |  -0.789|   -3.407|    63.41%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:27    604s] |  -0.700|   -2.752|    63.43%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:28    604s] |  -0.700|   -2.709|    63.43%|   0:00:01.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:28    605s] |  -0.700|   -2.678|    63.43%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:28    605s] |  -0.700|   -2.678|    63.43%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:28    605s] |  -0.700|   -2.538|    63.44%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:29    605s] |  -0.700|   -2.538|    63.44%|   0:00:01.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:29    605s] |  -0.700|   -2.538|    63.44%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:29    605s] |  -0.700|   -2.538|    63.44%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:29    605s] |  -0.676|   -2.321|    63.44%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:29    605s] |  -0.676|   -2.321|    63.44%|   0:00:00.0| 1721.6M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:30:29    605s] +--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:30:29    605s] 
[05/28 12:30:29    605s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:33.7 real=0:00:34.0 mem=1721.6M) ***
[05/28 12:30:29    605s] 
[05/28 12:30:29    605s] *** Finish pre-CTS Setup Fixing (cpu=0:00:33.7 real=0:00:34.0 mem=1721.6M) ***
[05/28 12:30:29    606s] Bottom Preferred Layer:
[05/28 12:30:29    606s]     None
[05/28 12:30:29    606s] Via Pillar Rule:
[05/28 12:30:29    606s]     None
[05/28 12:30:29    606s] ** GigaOpt Global Opt End WNS Slack -0.676  TNS Slack -2.321 
[05/28 12:30:29    606s] TotalInstCnt at PhyDesignMc Destruction: 18,133
[05/28 12:30:29    606s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.5
[05/28 12:30:29    606s] *** SetupOpt [finish] : cpu/real = 0:00:48.7/0:00:48.6 (1.0), totSession cpu/real = 0:10:06.1/0:41:26.0 (0.2), mem = 1702.6M
[05/28 12:30:29    606s] 
[05/28 12:30:29    606s] =============================================================================================
[05/28 12:30:29    606s]  Step TAT Report for GlobalOpt #1
[05/28 12:30:29    606s] =============================================================================================
[05/28 12:30:29    606s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:30:29    606s] ---------------------------------------------------------------------------------------------
[05/28 12:30:29    606s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:30:29    606s] [ LibAnalyzerInit        ]      1   0:00:03.1  (   6.5 % )     0:00:03.1 /  0:00:03.1    1.0
[05/28 12:30:29    606s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:30:29    606s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.1    1.0
[05/28 12:30:29    606s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:03.2 /  0:00:03.2    1.0
[05/28 12:30:29    606s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:30:29    606s] [ TransformInit          ]      1   0:00:10.8  (  22.2 % )     0:00:10.8 /  0:00:10.8    1.0
[05/28 12:30:29    606s] [ OptSingleIteration     ]     21   0:00:00.1  (   0.2 % )     0:00:33.6 /  0:00:33.6    1.0
[05/28 12:30:29    606s] [ OptGetWeight           ]     21   0:00:02.9  (   6.0 % )     0:00:02.9 /  0:00:02.9    1.0
[05/28 12:30:29    606s] [ OptEval                ]     21   0:00:14.6  (  30.1 % )     0:00:14.6 /  0:00:14.6    1.0
[05/28 12:30:29    606s] [ OptCommit              ]     21   0:00:00.6  (   1.3 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 12:30:29    606s] [ IncrTimingUpdate       ]     14   0:00:03.1  (   6.4 % )     0:00:03.1 /  0:00:03.1    1.0
[05/28 12:30:29    606s] [ PostCommitDelayCalc    ]     21   0:00:07.3  (  14.9 % )     0:00:07.3 /  0:00:07.3    1.0
[05/28 12:30:29    606s] [ SetupOptGetWorkingSet  ]     21   0:00:01.9  (   3.8 % )     0:00:01.9 /  0:00:01.9    1.0
[05/28 12:30:29    606s] [ SetupOptGetActiveNode  ]     21   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 12:30:29    606s] [ SetupOptSlackGraph     ]     21   0:00:02.6  (   5.4 % )     0:00:02.6 /  0:00:02.7    1.0
[05/28 12:30:29    606s] [ MISC                   ]          0:00:00.7  (   1.4 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 12:30:29    606s] ---------------------------------------------------------------------------------------------
[05/28 12:30:29    606s]  GlobalOpt #1 TOTAL                 0:00:48.6  ( 100.0 % )     0:00:48.6 /  0:00:48.7    1.0
[05/28 12:30:29    606s] ---------------------------------------------------------------------------------------------
[05/28 12:30:29    606s] 
[05/28 12:30:29    606s] End: GigaOpt Global Optimization
[05/28 12:30:29    606s] *** Timing NOT met, worst failing slack is -0.676
[05/28 12:30:29    606s] *** Check timing (0:00:00.0)
[05/28 12:30:29    606s] Deleting Lib Analyzer.
[05/28 12:30:29    606s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/28 12:30:29    606s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:30:29    606s] Info: 30 io nets excluded
[05/28 12:30:29    606s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:30:29    606s] ### Creating LA Mngr. totSessionCpu=0:10:06 mem=1659.6M
[05/28 12:30:29    606s] ### Creating LA Mngr, finished. totSessionCpu=0:10:06 mem=1659.6M
[05/28 12:30:29    606s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/28 12:30:29    606s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:30:29    606s] ### Creating PhyDesignMc. totSessionCpu=0:10:06 mem=1678.6M
[05/28 12:30:29    606s] OPERPROF: Starting DPlace-Init at level 1, MEM:1678.6M
[05/28 12:30:29    606s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:30:29    606s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1678.6M
[05/28 12:30:29    606s] OPERPROF:     Starting CMU at level 3, MEM:1678.6M
[05/28 12:30:29    606s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1678.6M
[05/28 12:30:29    606s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:1678.6M
[05/28 12:30:29    606s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1678.6MB).
[05/28 12:30:29    606s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.057, MEM:1678.6M
[05/28 12:30:29    606s] TotalInstCnt at PhyDesignMc Initialization: 18,133
[05/28 12:30:29    606s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:06 mem=1678.6M
[05/28 12:30:29    606s] Begin: Area Reclaim Optimization
[05/28 12:30:29    606s] 
[05/28 12:30:29    606s] Creating Lib Analyzer ...
[05/28 12:30:29    606s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:30:30    606s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 12:30:30    606s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 12:30:30    606s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 12:30:30    606s] 
[05/28 12:30:30    606s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:30:33    609s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:10 mem=1680.7M
[05/28 12:30:33    609s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:10 mem=1680.7M
[05/28 12:30:33    609s] Creating Lib Analyzer, finished. 
[05/28 12:30:33    609s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:09.7/0:41:29.5 (0.2), mem = 1680.7M
[05/28 12:30:33    609s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.6
[05/28 12:30:33    609s] 
[05/28 12:30:33    609s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/28 12:30:34    610s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1680.7M
[05/28 12:30:34    610s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1680.7M
[05/28 12:30:34    611s] Reclaim Optimization WNS Slack -0.676  TNS Slack -2.321 Density 63.44
[05/28 12:30:34    611s] +----------+---------+--------+--------+------------+--------+
[05/28 12:30:34    611s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 12:30:34    611s] +----------+---------+--------+--------+------------+--------+
[05/28 12:30:34    611s] |    63.44%|        -|  -0.676|  -2.321|   0:00:00.0| 1680.7M|
[05/28 12:30:34    611s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:30:34    611s] Info: 30 io nets excluded
[05/28 12:30:34    611s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:31:16    652s] |    63.44%|        0|  -0.676|  -2.321|   0:00:42.0| 1720.3M|
[05/28 12:31:16    652s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/28 12:31:16    652s] |    63.44%|        0|  -0.676|  -2.321|   0:00:00.0| 1720.3M|
[05/28 12:31:17    653s] |    63.44%|        3|  -0.676|  -2.321|   0:00:01.0| 1720.3M|
[05/28 12:31:31    668s] |    63.04%|      313|  -0.672|  -2.300|   0:00:14.0| 1721.3M|
[05/28 12:31:35    672s] |    63.03%|       27|  -0.672|  -2.300|   0:00:04.0| 1721.3M|
[05/28 12:31:36    672s] |    63.03%|        2|  -0.672|  -2.300|   0:00:01.0| 1721.3M|
[05/28 12:31:36    672s] |    63.03%|        0|  -0.672|  -2.300|   0:00:00.0| 1721.3M|
[05/28 12:31:36    672s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/28 12:31:36    672s] |    63.03%|        0|  -0.672|  -2.300|   0:00:00.0| 1721.3M|
[05/28 12:31:36    672s] +----------+---------+--------+--------+------------+--------+
[05/28 12:31:36    672s] Reclaim Optimization End WNS Slack -0.672  TNS Slack -2.300 Density 63.03
[05/28 12:31:36    672s] 
[05/28 12:31:36    672s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 2 Resize = 337 **
[05/28 12:31:36    672s] --------------------------------------------------------------
[05/28 12:31:36    672s] |                                   | Total     | Sequential |
[05/28 12:31:36    672s] --------------------------------------------------------------
[05/28 12:31:36    672s] | Num insts resized                 |     311  |       6    |
[05/28 12:31:36    672s] | Num insts undone                  |       5  |       2    |
[05/28 12:31:36    672s] | Num insts Downsized               |     311  |       6    |
[05/28 12:31:36    672s] | Num insts Samesized               |       0  |       0    |
[05/28 12:31:36    672s] | Num insts Upsized                 |       0  |       0    |
[05/28 12:31:36    672s] | Num multiple commits+uncommits    |      26  |       -    |
[05/28 12:31:36    672s] --------------------------------------------------------------
[05/28 12:31:36    672s] Bottom Preferred Layer:
[05/28 12:31:36    672s]     None
[05/28 12:31:36    672s] Via Pillar Rule:
[05/28 12:31:36    672s]     None
[05/28 12:31:36    672s] End: Core Area Reclaim Optimization (cpu = 0:01:06) (real = 0:01:07) **
[05/28 12:31:36    672s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.6
[05/28 12:31:36    672s] *** AreaOpt [finish] : cpu/real = 0:01:03.2/0:01:03.1 (1.0), totSession cpu/real = 0:11:12.9/0:42:32.7 (0.3), mem = 1721.3M
[05/28 12:31:36    672s] 
[05/28 12:31:36    672s] =============================================================================================
[05/28 12:31:36    672s]  Step TAT Report for AreaOpt #2
[05/28 12:31:36    672s] =============================================================================================
[05/28 12:31:36    672s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:31:36    672s] ---------------------------------------------------------------------------------------------
[05/28 12:31:36    672s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:31:36    672s] [ LibAnalyzerInit        ]      1   0:00:03.3  (   4.9 % )     0:00:03.3 /  0:00:03.2    1.0
[05/28 12:31:36    672s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:31:36    672s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 12:31:36    672s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:31:36    672s] [ OptSingleIteration     ]      8   0:00:00.4  (   0.5 % )     0:01:01.1 /  0:01:01.1    1.0
[05/28 12:31:36    672s] [ OptGetWeight           ]    254   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.5
[05/28 12:31:36    672s] [ OptEval                ]    254   0:00:45.0  (  67.7 % )     0:00:45.0 /  0:00:45.1    1.0
[05/28 12:31:36    672s] [ OptCommit              ]    254   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 12:31:36    672s] [ IncrTimingUpdate       ]     42   0:00:05.3  (   8.0 % )     0:00:05.3 /  0:00:05.3    1.0
[05/28 12:31:36    672s] [ PostCommitDelayCalc    ]    257   0:00:10.3  (  15.5 % )     0:00:10.3 /  0:00:10.3    1.0
[05/28 12:31:36    672s] [ MISC                   ]          0:00:01.8  (   2.7 % )     0:00:01.8 /  0:00:01.8    1.0
[05/28 12:31:36    672s] ---------------------------------------------------------------------------------------------
[05/28 12:31:36    672s]  AreaOpt #2 TOTAL                   0:01:06.4  ( 100.0 % )     0:01:06.4 /  0:01:06.5    1.0
[05/28 12:31:36    672s] ---------------------------------------------------------------------------------------------
[05/28 12:31:36    672s] 
[05/28 12:31:36    672s] Executing incremental physical updates
[05/28 12:31:36    672s] Executing incremental physical updates
[05/28 12:31:36    672s] TotalInstCnt at PhyDesignMc Destruction: 18,130
[05/28 12:31:36    672s] End: Area Reclaim Optimization (cpu=0:01:07, real=0:01:07, mem=1662.26M, totSessionCpu=0:11:13).
[05/28 12:31:36    673s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1662.3M
[05/28 12:31:36    673s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.028, MEM:1662.3M
[05/28 12:31:36    673s] **INFO: Flow update: Design is easy to close.
[05/28 12:31:36    673s] 
[05/28 12:31:36    673s] *** Start incrementalPlace ***
[05/28 12:31:36    673s] User Input Parameters:
[05/28 12:31:36    673s] - Congestion Driven    : On
[05/28 12:31:36    673s] - Timing Driven        : On
[05/28 12:31:36    673s] - Area-Violation Based : On
[05/28 12:31:36    673s] - Start Rollback Level : -5
[05/28 12:31:36    673s] - Legalized            : On
[05/28 12:31:36    673s] - Window Based         : Off
[05/28 12:31:36    673s] - eDen incr mode       : Off
[05/28 12:31:36    673s] - Small incr mode      : Off
[05/28 12:31:36    673s] 
[05/28 12:31:36    673s] no activity file in design. spp won't run.
[05/28 12:31:36    673s] Effort level <high> specified for reg2reg path_group
[05/28 12:31:37    674s] Collecting buffer chain nets ...
[05/28 12:31:37    674s] No Views given, use default active views for adaptive view pruning
[05/28 12:31:37    674s] SKP will enable view:
[05/28 12:31:37    674s]   av_scan_mode_max
[05/28 12:31:37    674s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1664.3M
[05/28 12:31:37    674s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.015, MEM:1664.3M
[05/28 12:31:37    674s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1664.3M
[05/28 12:31:37    674s] Starting Early Global Route congestion estimation: mem = 1664.3M
[05/28 12:31:37    674s] (I)       Started Loading and Dumping File ( Curr Mem: 1664.26 MB )
[05/28 12:31:37    674s] (I)       Reading DB...
[05/28 12:31:37    674s] (I)       Read data from FE... (mem=1664.3M)
[05/28 12:31:37    674s] (I)       Read nodes and places... (mem=1664.3M)
[05/28 12:31:37    674s] (I)       Done Read nodes and places (cpu=0.020s, mem=1670.6M)
[05/28 12:31:37    674s] (I)       Read nets... (mem=1670.6M)
[05/28 12:31:37    674s] (I)       Done Read nets (cpu=0.060s, mem=1678.4M)
[05/28 12:31:37    674s] (I)       Done Read data from FE (cpu=0.080s, mem=1678.4M)
[05/28 12:31:37    674s] (I)       before initializing RouteDB syMemory usage = 1678.4 MB
[05/28 12:31:37    674s] (I)       == Non-default Options ==
[05/28 12:31:37    674s] (I)       Maximum routing layer                              : 6
[05/28 12:31:37    674s] (I)       Use non-blocking free Dbs wires                    : false
[05/28 12:31:37    674s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/28 12:31:37    674s] (I)       Use row-based GCell size
[05/28 12:31:37    674s] (I)       GCell unit size  : 5040
[05/28 12:31:37    674s] (I)       GCell multiplier : 1
[05/28 12:31:37    674s] (I)       build grid graph
[05/28 12:31:37    674s] (I)       build grid graph start
[05/28 12:31:37    674s] [NR-eGR] Track table information for default rule: 
[05/28 12:31:37    674s] [NR-eGR] metal1 has no routable track
[05/28 12:31:37    674s] [NR-eGR] metal2 has single uniform track structure
[05/28 12:31:37    674s] [NR-eGR] metal3 has single uniform track structure
[05/28 12:31:37    674s] [NR-eGR] metal4 has single uniform track structure
[05/28 12:31:37    674s] [NR-eGR] metal5 has single uniform track structure
[05/28 12:31:37    674s] [NR-eGR] metal6 has single uniform track structure
[05/28 12:31:37    674s] (I)       build grid graph end
[05/28 12:31:37    674s] (I)       ===========================================================================
[05/28 12:31:37    674s] (I)       == Report All Rule Vias ==
[05/28 12:31:37    674s] (I)       ===========================================================================
[05/28 12:31:37    674s] (I)        Via Rule : (Default)
[05/28 12:31:37    674s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 12:31:37    674s] (I)       ---------------------------------------------------------------------------
[05/28 12:31:37    674s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/28 12:31:37    674s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/28 12:31:37    674s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/28 12:31:37    674s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/28 12:31:37    674s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/28 12:31:37    674s] (I)       ===========================================================================
[05/28 12:31:37    674s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1678.39 MB )
[05/28 12:31:37    674s] (I)       Num PG vias on layer 2 : 0
[05/28 12:31:37    674s] (I)       Num PG vias on layer 3 : 0
[05/28 12:31:37    674s] (I)       Num PG vias on layer 4 : 0
[05/28 12:31:37    674s] (I)       Num PG vias on layer 5 : 0
[05/28 12:31:37    674s] (I)       Num PG vias on layer 6 : 0
[05/28 12:31:37    674s] [NR-eGR] Read 32960 PG shapes
[05/28 12:31:37    674s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1678.39 MB )
[05/28 12:31:37    674s] [NR-eGR] #Routing Blockages  : 0
[05/28 12:31:37    674s] [NR-eGR] #Instance Blockages : 2061
[05/28 12:31:37    674s] [NR-eGR] #PG Blockages       : 32960
[05/28 12:31:37    674s] [NR-eGR] #Halo Blockages     : 0
[05/28 12:31:37    674s] [NR-eGR] #Boundary Blockages : 0
[05/28 12:31:37    674s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/28 12:31:37    674s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 12:31:37    674s] (I)       readDataFromPlaceDB
[05/28 12:31:37    674s] (I)       Read net information..
[05/28 12:31:37    674s] [NR-eGR] Read numTotalNets=19635  numIgnoredNets=0
[05/28 12:31:37    674s] (I)       Read testcase time = 0.010 seconds
[05/28 12:31:37    674s] 
[05/28 12:31:37    674s] (I)       early_global_route_priority property id does not exist.
[05/28 12:31:37    674s] (I)       Start initializing grid graph
[05/28 12:31:37    674s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/28 12:31:37    674s] (I)       End initializing grid graph
[05/28 12:31:37    674s] (I)       Model blockages into capacity
[05/28 12:31:37    674s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/28 12:31:37    674s] (I)       Started Modeling ( Curr Mem: 1682.74 MB )
[05/28 12:31:37    674s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/28 12:31:37    674s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/28 12:31:37    674s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/28 12:31:37    674s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/28 12:31:37    674s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/28 12:31:37    674s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1682.74 MB )
[05/28 12:31:37    674s] (I)       -- layer congestion ratio --
[05/28 12:31:37    674s] (I)       Layer 1 : 0.100000
[05/28 12:31:37    674s] (I)       Layer 2 : 0.700000
[05/28 12:31:37    674s] (I)       Layer 3 : 0.700000
[05/28 12:31:37    674s] (I)       Layer 4 : 0.700000
[05/28 12:31:37    674s] (I)       Layer 5 : 0.700000
[05/28 12:31:37    674s] (I)       Layer 6 : 0.700000
[05/28 12:31:37    674s] (I)       ----------------------------
[05/28 12:31:37    674s] (I)       Number of ignored nets = 0
[05/28 12:31:37    674s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 12:31:37    674s] (I)       Number of clock nets = 2.  Ignored: No
[05/28 12:31:37    674s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 12:31:37    674s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 12:31:37    674s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 12:31:37    674s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 12:31:37    674s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 12:31:37    674s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 12:31:37    674s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 12:31:37    674s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 12:31:37    674s] (I)       Before initializing Early Global Route syMemory usage = 1682.7 MB
[05/28 12:31:37    674s] (I)       Ndr track 0 does not exist
[05/28 12:31:37    674s] (I)       ---------------------Grid Graph Info--------------------
[05/28 12:31:37    674s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/28 12:31:37    674s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/28 12:31:37    674s] (I)       Site width          :   620  (dbu)
[05/28 12:31:37    674s] (I)       Row height          :  5040  (dbu)
[05/28 12:31:37    674s] (I)       GCell width         :  5040  (dbu)
[05/28 12:31:37    674s] (I)       GCell height        :  5040  (dbu)
[05/28 12:31:37    674s] (I)       Grid                :   268   268     6
[05/28 12:31:37    674s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/28 12:31:37    674s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/28 12:31:37    674s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/28 12:31:37    674s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/28 12:31:37    674s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/28 12:31:37    674s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/28 12:31:37    674s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/28 12:31:37    674s] (I)       First track coord   :     0   310   400   310   400  2170
[05/28 12:31:37    674s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/28 12:31:37    674s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/28 12:31:37    674s] (I)       Num of masks        :     1     1     1     1     1     1
[05/28 12:31:37    674s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/28 12:31:37    674s] (I)       --------------------------------------------------------
[05/28 12:31:37    674s] 
[05/28 12:31:37    674s] [NR-eGR] ============ Routing rule table ============
[05/28 12:31:37    674s] [NR-eGR] Rule id: 0  Nets: 19605 
[05/28 12:31:37    674s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 12:31:37    674s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/28 12:31:37    674s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:31:37    674s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:31:37    674s] [NR-eGR] ========================================
[05/28 12:31:37    674s] [NR-eGR] 
[05/28 12:31:37    674s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 12:31:37    674s] (I)       blocked tracks on layer2 : = 262711 / 583436 (45.03%)
[05/28 12:31:37    674s] (I)       blocked tracks on layer3 : = 251069 / 646148 (38.86%)
[05/28 12:31:37    674s] (I)       blocked tracks on layer4 : = 271960 / 583436 (46.61%)
[05/28 12:31:37    674s] (I)       blocked tracks on layer5 : = 294807 / 646148 (45.63%)
[05/28 12:31:37    674s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/28 12:31:37    674s] (I)       After initializing Early Global Route syMemory usage = 1685.6 MB
[05/28 12:31:37    674s] (I)       Finished Loading and Dumping File ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Reset routing kernel
[05/28 12:31:37    674s] (I)       Started Global Routing ( Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       ============= Initialization =============
[05/28 12:31:37    674s] (I)       totalPins=70863  totalGlobalPin=66842 (94.33%)
[05/28 12:31:37    674s] (I)       Started Net group 1 ( Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Started Build MST ( Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Generate topology with single threads
[05/28 12:31:37    674s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       total 2D Cap : 1503628 = (753051 H, 750577 V)
[05/28 12:31:37    674s] [NR-eGR] Layer group 1: route 19605 net(s) in layer range [2, 6]
[05/28 12:31:37    674s] (I)       
[05/28 12:31:37    674s] (I)       ============  Phase 1a Route ============
[05/28 12:31:37    674s] (I)       Started Phase 1a ( Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Started Pattern routing ( Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 22
[05/28 12:31:37    674s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Usage: 178626 = (87370 H, 91256 V) = (11.60% H, 12.16% V) = (4.403e+05um H, 4.599e+05um V)
[05/28 12:31:37    674s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       
[05/28 12:31:37    674s] (I)       ============  Phase 1b Route ============
[05/28 12:31:37    674s] (I)       Started Phase 1b ( Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Started Monotonic routing ( Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Usage: 178626 = (87369 H, 91257 V) = (11.60% H, 12.16% V) = (4.403e+05um H, 4.599e+05um V)
[05/28 12:31:37    674s] (I)       Overflow of layer group 1: 0.05% H + 0.06% V. EstWL: 9.002750e+05um
[05/28 12:31:37    674s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       
[05/28 12:31:37    674s] (I)       ============  Phase 1c Route ============
[05/28 12:31:37    674s] (I)       Started Phase 1c ( Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Started Two level routing ( Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Level2 Grid: 54 x 54
[05/28 12:31:37    674s] (I)       Started Two Level Routing ( Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Finished Two level routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Usage: 178626 = (87369 H, 91257 V) = (11.60% H, 12.16% V) = (4.403e+05um H, 4.599e+05um V)
[05/28 12:31:37    674s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       
[05/28 12:31:37    674s] (I)       ============  Phase 1d Route ============
[05/28 12:31:37    674s] (I)       Started Phase 1d ( Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Started Detoured routing ( Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Finished Detoured routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Usage: 178635 = (87378 H, 91257 V) = (11.60% H, 12.16% V) = (4.404e+05um H, 4.599e+05um V)
[05/28 12:31:37    674s] (I)       Finished Phase 1d ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       
[05/28 12:31:37    674s] (I)       ============  Phase 1e Route ============
[05/28 12:31:37    674s] (I)       Started Phase 1e ( Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Started Route legalization ( Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Usage: 178635 = (87378 H, 91257 V) = (11.60% H, 12.16% V) = (4.404e+05um H, 4.599e+05um V)
[05/28 12:31:37    674s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 9.003204e+05um
[05/28 12:31:37    674s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Started Layer assignment ( Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Current Layer assignment [Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:37    674s] (I)       Running layer assignment with 1 threads
[05/28 12:31:38    674s] (I)       Finished Layer assignment ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:38    674s] (I)       Finished Net group 1 ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:38    674s] (I)       
[05/28 12:31:38    674s] (I)       ============  Phase 1l Route ============
[05/28 12:31:38    674s] (I)       Started Phase 1l ( Curr Mem: 1685.62 MB )
[05/28 12:31:38    674s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:38    674s] (I)       
[05/28 12:31:38    674s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 12:31:38    674s] [NR-eGR]                        OverCon           OverCon            
[05/28 12:31:38    674s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/28 12:31:38    674s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/28 12:31:38    674s] [NR-eGR] ---------------------------------------------------------------
[05/28 12:31:38    674s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 12:31:38    674s] [NR-eGR]  metal2  (2)        21( 0.05%)         1( 0.00%)   ( 0.05%) 
[05/28 12:31:38    674s] [NR-eGR]  metal3  (3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 12:31:38    674s] [NR-eGR]  metal4  (4)         3( 0.01%)         0( 0.00%)   ( 0.01%) 
[05/28 12:31:38    674s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 12:31:38    674s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 12:31:38    674s] [NR-eGR] ---------------------------------------------------------------
[05/28 12:31:38    674s] [NR-eGR] Total               26( 0.01%)         1( 0.00%)   ( 0.01%) 
[05/28 12:31:38    674s] [NR-eGR] 
[05/28 12:31:38    674s] (I)       Finished Global Routing ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 1685.62 MB )
[05/28 12:31:38    674s] (I)       total 2D Cap : 1510060 = (754260 H, 755800 V)
[05/28 12:31:38    674s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/28 12:31:38    674s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 12:31:38    674s] Early Global Route congestion estimation runtime: 0.50 seconds, mem = 1685.6M
[05/28 12:31:38    674s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.500, REAL:0.510, MEM:1685.6M
[05/28 12:31:38    674s] OPERPROF: Starting HotSpotCal at level 1, MEM:1685.6M
[05/28 12:31:38    674s] [hotspot] +------------+---------------+---------------+
[05/28 12:31:38    674s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 12:31:38    674s] [hotspot] +------------+---------------+---------------+
[05/28 12:31:38    674s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 12:31:38    674s] [hotspot] +------------+---------------+---------------+
[05/28 12:31:38    674s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 12:31:38    674s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 12:31:38    674s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.011, MEM:1685.6M
[05/28 12:31:38    674s] 
[05/28 12:31:38    674s] === incrementalPlace Internal Loop 1 ===
[05/28 12:31:38    674s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/28 12:31:38    674s] OPERPROF: Starting IPInitSPData at level 1, MEM:1685.6M
[05/28 12:31:38    674s] #spOpts: minPadR=1.1 
[05/28 12:31:38    674s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1685.6M
[05/28 12:31:38    674s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.056, MEM:1685.6M
[05/28 12:31:38    674s] OPERPROF:   Starting post-place ADS at level 2, MEM:1685.6M
[05/28 12:31:38    674s] ADSU 0.900 -> 0.900. GS 40.320
[05/28 12:31:38    674s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.050, REAL:0.053, MEM:1685.6M
[05/28 12:31:38    674s] OPERPROF:   Starting spMPad at level 2, MEM:1685.6M
[05/28 12:31:38    674s] OPERPROF:     Starting spContextMPad at level 3, MEM:1685.6M
[05/28 12:31:38    674s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1685.6M
[05/28 12:31:38    674s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.008, MEM:1685.6M
[05/28 12:31:38    674s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1685.6M
[05/28 12:31:38    674s] no activity file in design. spp won't run.
[05/28 12:31:38    674s] [spp] 0
[05/28 12:31:38    674s] [adp] 0:1:1:3
[05/28 12:31:38    674s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.006, MEM:1685.6M
[05/28 12:31:38    674s] SP #FI/SF FL/PI 0/0 18130/0
[05/28 12:31:38    674s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.150, REAL:0.161, MEM:1685.6M
[05/28 12:31:38    674s] PP off. flexM 0
[05/28 12:31:38    674s] OPERPROF: Starting CDPad at level 1, MEM:1685.6M
[05/28 12:31:38    674s] 3DP is on.
[05/28 12:31:38    674s] 3DP OF M2 0.003, M4 0.000. Diff 0
[05/28 12:31:38    674s] design sh 0.099.
[05/28 12:31:38    674s] design sh -0.000.
[05/28 12:31:38    674s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[05/28 12:31:38    674s] design sh 0.097.
[05/28 12:31:38    675s] CDPadU 1.017 -> 0.907. R=0.900, N=18130, GS=5.040
[05/28 12:31:38    675s] OPERPROF: Finished CDPad at level 1, CPU:0.270, REAL:0.260, MEM:1685.6M
[05/28 12:31:38    675s] OPERPROF: Starting InitSKP at level 1, MEM:1685.6M
[05/28 12:31:38    675s] no activity file in design. spp won't run.
[05/28 12:31:40    676s] no activity file in design. spp won't run.
[05/28 12:31:43    679s] *** Finished SKP initialization (cpu=0:00:04.6, real=0:00:05.0)***
[05/28 12:31:43    679s] OPERPROF: Finished InitSKP at level 1, CPU:4.550, REAL:4.548, MEM:1715.5M
[05/28 12:31:43    679s] NP #FI/FS/SF FL/PI: 0/303/0 18130/0
[05/28 12:31:43    679s] no activity file in design. spp won't run.
[05/28 12:31:43    679s] 
[05/28 12:31:43    679s] AB Est...
[05/28 12:31:43    679s] OPERPROF: Starting npPlace at level 1, MEM:1716.6M
[05/28 12:31:43    679s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.099, MEM:1782.6M
[05/28 12:31:43    679s] Iteration  4: Skipped, with CDP Off
[05/28 12:31:43    679s] 
[05/28 12:31:43    679s] AB Est...
[05/28 12:31:43    679s] OPERPROF: Starting npPlace at level 1, MEM:1782.6M
[05/28 12:31:43    679s] OPERPROF: Finished npPlace at level 1, CPU:0.090, REAL:0.087, MEM:1782.6M
[05/28 12:31:43    679s] Iteration  5: Skipped, with CDP Off
[05/28 12:31:43    679s] 
[05/28 12:31:43    679s] AB Est...
[05/28 12:31:43    679s] OPERPROF: Starting npPlace at level 1, MEM:1777.6M
[05/28 12:31:43    680s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.096, MEM:1804.2M
[05/28 12:31:43    680s] Iteration  6: Skipped, with CDP Off
[05/28 12:31:43    680s] OPERPROF: Starting npPlace at level 1, MEM:1804.2M
[05/28 12:31:43    680s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[05/28 12:31:43    680s] No instances found in the vector
[05/28 12:31:43    680s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1804.2M, DRC: 0)
[05/28 12:31:43    680s] 0 (out of 0) MH cells were successfully legalized.
[05/28 12:31:53    690s] Iteration  7: Total net bbox = 5.901e+05 (2.87e+05 3.04e+05)
[05/28 12:31:53    690s]               Est.  stn bbox = 8.081e+05 (3.83e+05 4.25e+05)
[05/28 12:31:53    690s]               cpu = 0:00:10.0 real = 0:00:10.0 mem = 1852.6M
[05/28 12:31:53    690s] OPERPROF: Finished npPlace at level 1, CPU:10.060, REAL:10.146, MEM:1852.6M
[05/28 12:31:53    690s] no activity file in design. spp won't run.
[05/28 12:31:53    690s] NP #FI/FS/SF FL/PI: 0/303/0 18130/0
[05/28 12:31:53    690s] no activity file in design. spp won't run.
[05/28 12:31:54    690s] OPERPROF: Starting npPlace at level 1, MEM:1852.6M
[05/28 12:31:54    690s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/28 12:31:54    690s] No instances found in the vector
[05/28 12:31:54    690s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1852.6M, DRC: 0)
[05/28 12:31:54    690s] 0 (out of 0) MH cells were successfully legalized.
[05/28 12:32:09    706s] Iteration  8: Total net bbox = 6.141e+05 (3.01e+05 3.13e+05)
[05/28 12:32:09    706s]               Est.  stn bbox = 8.387e+05 (4.00e+05 4.38e+05)
[05/28 12:32:09    706s]               cpu = 0:00:15.5 real = 0:00:15.0 mem = 1833.6M
[05/28 12:32:09    706s] OPERPROF: Finished npPlace at level 1, CPU:15.550, REAL:15.770, MEM:1833.6M
[05/28 12:32:09    706s] no activity file in design. spp won't run.
[05/28 12:32:09    706s] NP #FI/FS/SF FL/PI: 0/303/0 18130/0
[05/28 12:32:09    706s] no activity file in design. spp won't run.
[05/28 12:32:10    706s] OPERPROF: Starting npPlace at level 1, MEM:1833.6M
[05/28 12:32:10    706s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/28 12:32:10    706s] No instances found in the vector
[05/28 12:32:10    706s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1833.6M, DRC: 0)
[05/28 12:32:10    706s] 0 (out of 0) MH cells were successfully legalized.
[05/28 12:32:38    734s] Iteration  9: Total net bbox = 6.348e+05 (3.10e+05 3.24e+05)
[05/28 12:32:38    734s]               Est.  stn bbox = 8.608e+05 (4.11e+05 4.50e+05)
[05/28 12:32:38    734s]               cpu = 0:00:28.3 real = 0:00:28.0 mem = 1833.6M
[05/28 12:32:38    734s] OPERPROF: Finished npPlace at level 1, CPU:28.330, REAL:28.428, MEM:1833.6M
[05/28 12:32:38    734s] no activity file in design. spp won't run.
[05/28 12:32:38    734s] NP #FI/FS/SF FL/PI: 0/303/0 18130/0
[05/28 12:32:38    734s] no activity file in design. spp won't run.
[05/28 12:32:38    734s] OPERPROF: Starting npPlace at level 1, MEM:1833.6M
[05/28 12:32:38    734s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/28 12:32:38    734s] No instances found in the vector
[05/28 12:32:38    734s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1833.6M, DRC: 0)
[05/28 12:32:38    734s] 0 (out of 0) MH cells were successfully legalized.
[05/28 12:32:38    735s] Starting Early Global Route supply map. mem = 1833.6M
[05/28 12:32:39    735s] Finished Early Global Route supply map. mem = 1849.3M
[05/28 12:33:56    812s] Iteration 10: Total net bbox = 6.937e+05 (3.41e+05 3.53e+05)
[05/28 12:33:56    812s]               Est.  stn bbox = 9.165e+05 (4.40e+05 4.77e+05)
[05/28 12:33:56    812s]               cpu = 0:01:18 real = 0:01:18 mem = 1835.3M
[05/28 12:33:56    812s] OPERPROF: Finished npPlace at level 1, CPU:77.830, REAL:77.909, MEM:1835.3M
[05/28 12:33:56    812s] no activity file in design. spp won't run.
[05/28 12:33:56    812s] NP #FI/FS/SF FL/PI: 0/303/0 18130/0
[05/28 12:33:56    812s] no activity file in design. spp won't run.
[05/28 12:33:57    813s] OPERPROF: Starting npPlace at level 1, MEM:1835.3M
[05/28 12:33:57    813s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/28 12:33:57    813s] No instances found in the vector
[05/28 12:33:57    813s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1835.3M, DRC: 0)
[05/28 12:33:57    813s] 0 (out of 0) MH cells were successfully legalized.
[05/28 12:34:10    826s] Iteration 11: Total net bbox = 7.006e+05 (3.45e+05 3.55e+05)
[05/28 12:34:10    826s]               Est.  stn bbox = 9.208e+05 (4.44e+05 4.77e+05)
[05/28 12:34:10    826s]               cpu = 0:00:13.0 real = 0:00:13.0 mem = 1837.9M
[05/28 12:34:10    826s] OPERPROF: Finished npPlace at level 1, CPU:13.040, REAL:13.147, MEM:1837.9M
[05/28 12:34:10    826s] Move report: Timing Driven Placement moves 18130 insts, mean move: 33.84 um, max move: 283.50 um
[05/28 12:34:10    826s] 	Max move on inst (top_in/pricing0/mc_core0/FE_OFC254_1_net__3): (608.84, 704.04) --> (404.10, 782.80)
[05/28 12:34:10    826s] no activity file in design. spp won't run.
[05/28 12:34:10    826s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1837.9M
[05/28 12:34:10    826s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1837.9M
[05/28 12:34:10    826s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.010, MEM:1837.9M
[05/28 12:34:10    826s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1837.9M
[05/28 12:34:10    826s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1837.9M
[05/28 12:34:10    826s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.040, REAL:0.039, MEM:1837.9M
[05/28 12:34:10    826s] 
[05/28 12:34:10    826s] Finished Incremental Placement (cpu=0:02:32, real=0:02:32, mem=1837.9M)
[05/28 12:34:10    826s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/28 12:34:10    826s] Type 'man IMPSP-9025' for more detail.
[05/28 12:34:10    826s] CongRepair sets shifter mode to gplace
[05/28 12:34:10    826s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1837.9M
[05/28 12:34:10    826s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1837.9M
[05/28 12:34:10    826s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1837.9M
[05/28 12:34:10    826s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:34:10    826s] All LLGs are deleted
[05/28 12:34:10    826s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1837.9M
[05/28 12:34:10    826s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1837.9M
[05/28 12:34:10    826s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1837.9M
[05/28 12:34:10    826s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1837.9M
[05/28 12:34:10    826s] Core basic site is core_5040
[05/28 12:34:10    826s] Fast DP-INIT is on for default
[05/28 12:34:10    826s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 12:34:10    826s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.100, REAL:0.040, MEM:1838.7M
[05/28 12:34:10    826s] OPERPROF:         Starting CMU at level 5, MEM:1838.7M
[05/28 12:34:10    826s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:1838.7M
[05/28 12:34:10    826s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.110, REAL:0.051, MEM:1838.7M
[05/28 12:34:10    826s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1838.7MB).
[05/28 12:34:10    826s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.140, REAL:0.082, MEM:1838.7M
[05/28 12:34:10    826s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.150, REAL:0.082, MEM:1838.7M
[05/28 12:34:10    826s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6864.2
[05/28 12:34:10    826s] OPERPROF:   Starting RefinePlace at level 2, MEM:1838.7M
[05/28 12:34:10    826s] *** Starting refinePlace (0:13:46 mem=1838.7M) ***
[05/28 12:34:10    826s] Total net bbox length = 7.307e+05 (3.719e+05 3.588e+05) (ext = 1.925e+04)
[05/28 12:34:10    826s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:34:10    826s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1838.7M
[05/28 12:34:10    826s] Starting refinePlace ...
[05/28 12:34:10    826s] ** Cut row section cpu time 0:00:00.0.
[05/28 12:34:10    826s]    Spread Effort: high, pre-route mode, useDDP on.
[05/28 12:34:10    826s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1838.7MB) @(0:13:46 - 0:13:47).
[05/28 12:34:10    826s] Move report: preRPlace moves 18130 insts, mean move: 1.44 um, max move: 6.70 um
[05/28 12:34:10    826s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/U1768): (569.14, 479.94) --> (573.50, 482.28)
[05/28 12:34:10    826s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
[05/28 12:34:10    826s] wireLenOptFixPriorityInst 0 inst fixed
[05/28 12:34:10    826s] Placement tweakage begins.
[05/28 12:34:10    826s] wire length = 9.387e+05
[05/28 12:34:12    828s] wire length = 8.914e+05
[05/28 12:34:12    828s] Placement tweakage ends.
[05/28 12:34:12    828s] Move report: tweak moves 3388 insts, mean move: 5.64 um, max move: 45.88 um
[05/28 12:34:12    828s] 	Max move on inst (top_in/pricing0/mc_core0/xtx0/U258): (375.72, 588.12) --> (329.84, 588.12)
[05/28 12:34:12    828s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.9, real=0:00:02.0, mem=1838.7MB) @(0:13:47 - 0:13:49).
[05/28 12:34:12    828s] 
[05/28 12:34:12    828s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 12:34:13    829s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:34:13    829s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:01.0, mem=1838.7MB) @(0:13:49 - 0:13:49).
[05/28 12:34:13    829s] Move report: Detail placement moves 18130 insts, mean move: 2.45 um, max move: 46.19 um
[05/28 12:34:13    829s] 	Max move on inst (top_in/pricing0/mc_core0/xtx0/U258): (375.74, 588.41) --> (329.84, 588.12)
[05/28 12:34:13    829s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1838.7MB
[05/28 12:34:13    829s] Statistics of distance of Instance movement in refine placement:
[05/28 12:34:13    829s]   maximum (X+Y) =        46.19 um
[05/28 12:34:13    829s]   inst (top_in/pricing0/mc_core0/xtx0/U258) with max move: (375.739, 588.408) -> (329.84, 588.12)
[05/28 12:34:13    829s]   mean    (X+Y) =         2.45 um
[05/28 12:34:13    829s] Summary Report:
[05/28 12:34:13    829s] Instances move: 18130 (out of 18130 movable)
[05/28 12:34:13    829s] Instances flipped: 0
[05/28 12:34:13    829s] Mean displacement: 2.45 um
[05/28 12:34:13    829s] Max displacement: 46.19 um (Instance: top_in/pricing0/mc_core0/xtx0/U258) (375.739, 588.408) -> (329.84, 588.12)
[05/28 12:34:13    829s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[05/28 12:34:13    829s] Total instances moved : 18130
[05/28 12:34:13    829s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.710, REAL:2.698, MEM:1838.7M
[05/28 12:34:13    829s] Total net bbox length = 6.923e+05 (3.318e+05 3.605e+05) (ext = 1.920e+04)
[05/28 12:34:13    829s] Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1838.7MB
[05/28 12:34:13    829s] [CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:03.0, mem=1838.7MB) @(0:13:46 - 0:13:49).
[05/28 12:34:13    829s] *** Finished refinePlace (0:13:49 mem=1838.7M) ***
[05/28 12:34:13    829s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6864.2
[05/28 12:34:13    829s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.760, REAL:2.751, MEM:1838.7M
[05/28 12:34:13    829s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.960, REAL:2.884, MEM:1838.7M
[05/28 12:34:13    829s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1838.7M
[05/28 12:34:13    829s] Starting Early Global Route congestion estimation: mem = 1838.7M
[05/28 12:34:13    829s] (I)       Started Loading and Dumping File ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Reading DB...
[05/28 12:34:13    829s] (I)       Read data from FE... (mem=1838.7M)
[05/28 12:34:13    829s] (I)       Read nodes and places... (mem=1838.7M)
[05/28 12:34:13    829s] (I)       Done Read nodes and places (cpu=0.020s, mem=1838.7M)
[05/28 12:34:13    829s] (I)       Read nets... (mem=1838.7M)
[05/28 12:34:13    829s] (I)       Done Read nets (cpu=0.060s, mem=1838.7M)
[05/28 12:34:13    829s] (I)       Done Read data from FE (cpu=0.080s, mem=1838.7M)
[05/28 12:34:13    829s] (I)       before initializing RouteDB syMemory usage = 1838.7 MB
[05/28 12:34:13    829s] (I)       == Non-default Options ==
[05/28 12:34:13    829s] (I)       Maximum routing layer                              : 6
[05/28 12:34:13    829s] (I)       Use non-blocking free Dbs wires                    : false
[05/28 12:34:13    829s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/28 12:34:13    829s] (I)       Use row-based GCell size
[05/28 12:34:13    829s] (I)       GCell unit size  : 5040
[05/28 12:34:13    829s] (I)       GCell multiplier : 1
[05/28 12:34:13    829s] (I)       build grid graph
[05/28 12:34:13    829s] (I)       build grid graph start
[05/28 12:34:13    829s] [NR-eGR] Track table information for default rule: 
[05/28 12:34:13    829s] [NR-eGR] metal1 has no routable track
[05/28 12:34:13    829s] [NR-eGR] metal2 has single uniform track structure
[05/28 12:34:13    829s] [NR-eGR] metal3 has single uniform track structure
[05/28 12:34:13    829s] [NR-eGR] metal4 has single uniform track structure
[05/28 12:34:13    829s] [NR-eGR] metal5 has single uniform track structure
[05/28 12:34:13    829s] [NR-eGR] metal6 has single uniform track structure
[05/28 12:34:13    829s] (I)       build grid graph end
[05/28 12:34:13    829s] (I)       ===========================================================================
[05/28 12:34:13    829s] (I)       == Report All Rule Vias ==
[05/28 12:34:13    829s] (I)       ===========================================================================
[05/28 12:34:13    829s] (I)        Via Rule : (Default)
[05/28 12:34:13    829s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 12:34:13    829s] (I)       ---------------------------------------------------------------------------
[05/28 12:34:13    829s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/28 12:34:13    829s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/28 12:34:13    829s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/28 12:34:13    829s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/28 12:34:13    829s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/28 12:34:13    829s] (I)       ===========================================================================
[05/28 12:34:13    829s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Num PG vias on layer 2 : 0
[05/28 12:34:13    829s] (I)       Num PG vias on layer 3 : 0
[05/28 12:34:13    829s] (I)       Num PG vias on layer 4 : 0
[05/28 12:34:13    829s] (I)       Num PG vias on layer 5 : 0
[05/28 12:34:13    829s] (I)       Num PG vias on layer 6 : 0
[05/28 12:34:13    829s] [NR-eGR] Read 32960 PG shapes
[05/28 12:34:13    829s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] [NR-eGR] #Routing Blockages  : 0
[05/28 12:34:13    829s] [NR-eGR] #Instance Blockages : 2061
[05/28 12:34:13    829s] [NR-eGR] #PG Blockages       : 32960
[05/28 12:34:13    829s] [NR-eGR] #Halo Blockages     : 0
[05/28 12:34:13    829s] [NR-eGR] #Boundary Blockages : 0
[05/28 12:34:13    829s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/28 12:34:13    829s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 12:34:13    829s] (I)       readDataFromPlaceDB
[05/28 12:34:13    829s] (I)       Read net information..
[05/28 12:34:13    829s] [NR-eGR] Read numTotalNets=19635  numIgnoredNets=0
[05/28 12:34:13    829s] (I)       Read testcase time = 0.000 seconds
[05/28 12:34:13    829s] 
[05/28 12:34:13    829s] (I)       early_global_route_priority property id does not exist.
[05/28 12:34:13    829s] (I)       Start initializing grid graph
[05/28 12:34:13    829s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/28 12:34:13    829s] (I)       End initializing grid graph
[05/28 12:34:13    829s] (I)       Model blockages into capacity
[05/28 12:34:13    829s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/28 12:34:13    829s] (I)       Started Modeling ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/28 12:34:13    829s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/28 12:34:13    829s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/28 12:34:13    829s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/28 12:34:13    829s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/28 12:34:13    829s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       -- layer congestion ratio --
[05/28 12:34:13    829s] (I)       Layer 1 : 0.100000
[05/28 12:34:13    829s] (I)       Layer 2 : 0.700000
[05/28 12:34:13    829s] (I)       Layer 3 : 0.700000
[05/28 12:34:13    829s] (I)       Layer 4 : 0.700000
[05/28 12:34:13    829s] (I)       Layer 5 : 0.700000
[05/28 12:34:13    829s] (I)       Layer 6 : 0.700000
[05/28 12:34:13    829s] (I)       ----------------------------
[05/28 12:34:13    829s] (I)       Number of ignored nets = 0
[05/28 12:34:13    829s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 12:34:13    829s] (I)       Number of clock nets = 2.  Ignored: No
[05/28 12:34:13    829s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 12:34:13    829s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 12:34:13    829s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 12:34:13    829s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 12:34:13    829s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 12:34:13    829s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 12:34:13    829s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 12:34:13    829s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 12:34:13    829s] (I)       Before initializing Early Global Route syMemory usage = 1838.7 MB
[05/28 12:34:13    829s] (I)       Ndr track 0 does not exist
[05/28 12:34:13    829s] (I)       ---------------------Grid Graph Info--------------------
[05/28 12:34:13    829s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/28 12:34:13    829s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/28 12:34:13    829s] (I)       Site width          :   620  (dbu)
[05/28 12:34:13    829s] (I)       Row height          :  5040  (dbu)
[05/28 12:34:13    829s] (I)       GCell width         :  5040  (dbu)
[05/28 12:34:13    829s] (I)       GCell height        :  5040  (dbu)
[05/28 12:34:13    829s] (I)       Grid                :   268   268     6
[05/28 12:34:13    829s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/28 12:34:13    829s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/28 12:34:13    829s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/28 12:34:13    829s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/28 12:34:13    829s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/28 12:34:13    829s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/28 12:34:13    829s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/28 12:34:13    829s] (I)       First track coord   :     0   310   400   310   400  2170
[05/28 12:34:13    829s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/28 12:34:13    829s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/28 12:34:13    829s] (I)       Num of masks        :     1     1     1     1     1     1
[05/28 12:34:13    829s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/28 12:34:13    829s] (I)       --------------------------------------------------------
[05/28 12:34:13    829s] 
[05/28 12:34:13    829s] [NR-eGR] ============ Routing rule table ============
[05/28 12:34:13    829s] [NR-eGR] Rule id: 0  Nets: 19605 
[05/28 12:34:13    829s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 12:34:13    829s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/28 12:34:13    829s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:34:13    829s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:34:13    829s] [NR-eGR] ========================================
[05/28 12:34:13    829s] [NR-eGR] 
[05/28 12:34:13    829s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 12:34:13    829s] (I)       blocked tracks on layer2 : = 262711 / 583436 (45.03%)
[05/28 12:34:13    829s] (I)       blocked tracks on layer3 : = 251069 / 646148 (38.86%)
[05/28 12:34:13    829s] (I)       blocked tracks on layer4 : = 271960 / 583436 (46.61%)
[05/28 12:34:13    829s] (I)       blocked tracks on layer5 : = 294807 / 646148 (45.63%)
[05/28 12:34:13    829s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/28 12:34:13    829s] (I)       After initializing Early Global Route syMemory usage = 1838.7 MB
[05/28 12:34:13    829s] (I)       Finished Loading and Dumping File ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Reset routing kernel
[05/28 12:34:13    829s] (I)       Started Global Routing ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       ============= Initialization =============
[05/28 12:34:13    829s] (I)       totalPins=70863  totalGlobalPin=67267 (94.93%)
[05/28 12:34:13    829s] (I)       Started Net group 1 ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Started Build MST ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Generate topology with single threads
[05/28 12:34:13    829s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       total 2D Cap : 1503628 = (753051 H, 750577 V)
[05/28 12:34:13    829s] [NR-eGR] Layer group 1: route 19605 net(s) in layer range [2, 6]
[05/28 12:34:13    829s] (I)       
[05/28 12:34:13    829s] (I)       ============  Phase 1a Route ============
[05/28 12:34:13    829s] (I)       Started Phase 1a ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Started Pattern routing ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 22
[05/28 12:34:13    829s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Usage: 170693 = (82981 H, 87712 V) = (11.02% H, 11.69% V) = (4.182e+05um H, 4.421e+05um V)
[05/28 12:34:13    829s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       
[05/28 12:34:13    829s] (I)       ============  Phase 1b Route ============
[05/28 12:34:13    829s] (I)       Started Phase 1b ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Started Monotonic routing ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Usage: 170676 = (82964 H, 87712 V) = (11.02% H, 11.69% V) = (4.181e+05um H, 4.421e+05um V)
[05/28 12:34:13    829s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 8.602070e+05um
[05/28 12:34:13    829s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       
[05/28 12:34:13    829s] (I)       ============  Phase 1c Route ============
[05/28 12:34:13    829s] (I)       Started Phase 1c ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Started Two level routing ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Level2 Grid: 54 x 54
[05/28 12:34:13    829s] (I)       Started Two Level Routing ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Usage: 170676 = (82964 H, 87712 V) = (11.02% H, 11.69% V) = (4.181e+05um H, 4.421e+05um V)
[05/28 12:34:13    829s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       
[05/28 12:34:13    829s] (I)       ============  Phase 1d Route ============
[05/28 12:34:13    829s] (I)       Started Phase 1d ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Started Detoured routing ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Finished Detoured routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Usage: 170679 = (82967 H, 87712 V) = (11.02% H, 11.69% V) = (4.182e+05um H, 4.421e+05um V)
[05/28 12:34:13    829s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       
[05/28 12:34:13    829s] (I)       ============  Phase 1e Route ============
[05/28 12:34:13    829s] (I)       Started Phase 1e ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Started Route legalization ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Usage: 170679 = (82967 H, 87712 V) = (11.02% H, 11.69% V) = (4.182e+05um H, 4.421e+05um V)
[05/28 12:34:13    829s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 8.602222e+05um
[05/28 12:34:13    829s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Started Layer assignment ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Current Layer assignment [Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Running layer assignment with 1 threads
[05/28 12:34:13    829s] (I)       Finished Layer assignment ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Finished Net group 1 ( CPU: 0.29 sec, Real: 0.28 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       
[05/28 12:34:13    829s] (I)       ============  Phase 1l Route ============
[05/28 12:34:13    829s] (I)       Started Phase 1l ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       
[05/28 12:34:13    829s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 12:34:13    829s] [NR-eGR]                        OverCon            
[05/28 12:34:13    829s] [NR-eGR]                         #Gcell     %Gcell
[05/28 12:34:13    829s] [NR-eGR]       Layer                (2)    OverCon 
[05/28 12:34:13    829s] [NR-eGR] ----------------------------------------------
[05/28 12:34:13    829s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/28 12:34:13    829s] [NR-eGR]  metal2  (2)         6( 0.01%)   ( 0.01%) 
[05/28 12:34:13    829s] [NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[05/28 12:34:13    829s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/28 12:34:13    829s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/28 12:34:13    829s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/28 12:34:13    829s] [NR-eGR] ----------------------------------------------
[05/28 12:34:13    829s] [NR-eGR] Total                7( 0.00%)   ( 0.00%) 
[05/28 12:34:13    829s] [NR-eGR] 
[05/28 12:34:13    829s] (I)       Finished Global Routing ( CPU: 0.32 sec, Real: 0.31 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       total 2D Cap : 1510060 = (754260 H, 755800 V)
[05/28 12:34:13    829s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/28 12:34:13    829s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 12:34:13    829s] Early Global Route congestion estimation runtime: 0.51 seconds, mem = 1838.7M
[05/28 12:34:13    829s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.510, REAL:0.519, MEM:1838.7M
[05/28 12:34:13    829s] OPERPROF: Starting HotSpotCal at level 1, MEM:1838.7M
[05/28 12:34:13    829s] [hotspot] +------------+---------------+---------------+
[05/28 12:34:13    829s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 12:34:13    829s] [hotspot] +------------+---------------+---------------+
[05/28 12:34:13    829s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 12:34:13    829s] [hotspot] +------------+---------------+---------------+
[05/28 12:34:13    829s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 12:34:13    829s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 12:34:13    829s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.011, MEM:1838.7M
[05/28 12:34:13    829s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1838.7M
[05/28 12:34:13    829s] Starting Early Global Route wiring: mem = 1838.7M
[05/28 12:34:13    829s] (I)       ============= track Assignment ============
[05/28 12:34:13    829s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Started Track Assignment ( Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[05/28 12:34:13    829s] (I)       Running track assignment with 1 threads
[05/28 12:34:13    829s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:13    829s] (I)       Run Multi-thread track assignment
[05/28 12:34:14    830s] (I)       Finished Track Assignment ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:14    830s] [NR-eGR] Started Export DB wires ( Curr Mem: 1838.69 MB )
[05/28 12:34:14    830s] [NR-eGR] Started Export all nets ( Curr Mem: 1838.69 MB )
[05/28 12:34:14    830s] [NR-eGR] Finished Export all nets ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:14    830s] [NR-eGR] Started Set wire vias ( Curr Mem: 1838.69 MB )
[05/28 12:34:14    830s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:14    830s] [NR-eGR] Finished Export DB wires ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 1838.69 MB )
[05/28 12:34:14    830s] [NR-eGR] --------------------------------------------------------------------------
[05/28 12:34:14    830s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 70863
[05/28 12:34:14    830s] [NR-eGR] metal2  (2V) length: 3.289874e+05um, number of vias: 100586
[05/28 12:34:14    830s] [NR-eGR] metal3  (3H) length: 3.875956e+05um, number of vias: 6813
[05/28 12:34:14    830s] [NR-eGR] metal4  (4V) length: 1.314275e+05um, number of vias: 895
[05/28 12:34:14    830s] [NR-eGR] metal5  (5H) length: 4.071556e+04um, number of vias: 26
[05/28 12:34:14    830s] [NR-eGR] metal6  (6V) length: 3.078320e+03um, number of vias: 0
[05/28 12:34:14    830s] [NR-eGR] Total length: 8.918045e+05um, number of vias: 179183
[05/28 12:34:14    830s] [NR-eGR] --------------------------------------------------------------------------
[05/28 12:34:14    830s] [NR-eGR] Total eGR-routed clock nets wire length: 3.908609e+04um 
[05/28 12:34:14    830s] [NR-eGR] --------------------------------------------------------------------------
[05/28 12:34:14    830s] Early Global Route wiring runtime: 0.67 seconds, mem = 1809.7M
[05/28 12:34:14    830s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.670, REAL:0.673, MEM:1809.7M
[05/28 12:34:14    830s] 0 delay mode for cte disabled.
[05/28 12:34:14    830s] SKP cleared!
[05/28 12:34:14    830s] 
[05/28 12:34:14    830s] *** Finished incrementalPlace (cpu=0:02:37, real=0:02:38)***
[05/28 12:34:14    830s] All LLGs are deleted
[05/28 12:34:14    830s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1793.7M
[05/28 12:34:14    830s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.007, MEM:1793.7M
[05/28 12:34:14    830s] Start to check current routing status for nets...
[05/28 12:34:14    830s] All nets are already routed correctly.
[05/28 12:34:14    830s] End to check current routing status for nets (mem=1793.7M)
[05/28 12:34:14    830s] Extraction called for design 'CHIP' of instances=18433 and nets=19931 using extraction engine 'preRoute' .
[05/28 12:34:14    830s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/28 12:34:14    830s] Type 'man IMPEXT-3530' for more detail.
[05/28 12:34:14    830s] PreRoute RC Extraction called for design CHIP.
[05/28 12:34:14    830s] RC Extraction called in multi-corner(2) mode.
[05/28 12:34:14    830s] RCMode: PreRoute
[05/28 12:34:14    830s]       RC Corner Indexes            0       1   
[05/28 12:34:14    830s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 12:34:14    830s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 12:34:14    830s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 12:34:14    830s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 12:34:14    830s] Shrink Factor                : 1.00000
[05/28 12:34:14    830s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 12:34:14    830s] Using capacitance table file ...
[05/28 12:34:14    830s] LayerId::1 widthSet size::4
[05/28 12:34:14    830s] LayerId::2 widthSet size::4
[05/28 12:34:14    830s] LayerId::3 widthSet size::4
[05/28 12:34:14    830s] LayerId::4 widthSet size::4
[05/28 12:34:14    830s] LayerId::5 widthSet size::4
[05/28 12:34:14    830s] LayerId::6 widthSet size::2
[05/28 12:34:14    830s] Updating RC grid for preRoute extraction ...
[05/28 12:34:14    830s] Initializing multi-corner capacitance tables ... 
[05/28 12:34:14    830s] Initializing multi-corner resistance tables ...
[05/28 12:34:14    830s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:34:14    830s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.251013 ; uaWl: 1.000000 ; uaWlH: 0.196480 ; aWlH: 0.000000 ; Pmax: 0.832200 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/28 12:34:14    830s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1793.684M)
[05/28 12:34:15    831s] Compute RC Scale Done ...
[05/28 12:34:15    831s] **optDesign ... cpu = 0:06:38, real = 0:06:38, mem = 1339.8M, totSessionCpu=0:13:52 **
[05/28 12:34:15    831s] #################################################################################
[05/28 12:34:15    831s] # Design Stage: PreRoute
[05/28 12:34:15    831s] # Design Name: CHIP
[05/28 12:34:15    831s] # Design Mode: 90nm
[05/28 12:34:15    831s] # Analysis Mode: MMMC Non-OCV 
[05/28 12:34:15    831s] # Parasitics Mode: No SPEF/RCDB
[05/28 12:34:15    831s] # Signoff Settings: SI Off 
[05/28 12:34:15    831s] #################################################################################
[05/28 12:34:17    833s] Calculate delays in BcWc mode...
[05/28 12:34:17    833s] Topological Sorting (REAL = 0:00:00.0, MEM = 1717.5M, InitMEM = 1714.7M)
[05/28 12:34:17    833s] Start delay calculation (fullDC) (1 T). (MEM=1717.5)
[05/28 12:34:17    833s] End AAE Lib Interpolated Model. (MEM=1734.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:34:24    840s] Total number of fetched objects 19707
[05/28 12:34:24    840s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/28 12:34:24    840s] End delay calculation. (MEM=1757.75 CPU=0:00:05.9 REAL=0:00:06.0)
[05/28 12:34:24    840s] End delay calculation (fullDC). (MEM=1757.75 CPU=0:00:07.1 REAL=0:00:07.0)
[05/28 12:34:24    840s] *** CDM Built up (cpu=0:00:08.8  real=0:00:09.0  mem= 1757.8M) ***
[05/28 12:34:26    842s] *** Timing NOT met, worst failing slack is -0.957
[05/28 12:34:26    842s] *** Check timing (0:00:00.0)
[05/28 12:34:26    842s] Deleting Lib Analyzer.
[05/28 12:34:26    842s] Begin: GigaOpt Optimization in WNS mode
[05/28 12:34:26    842s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[05/28 12:34:26    842s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:34:26    842s] Info: 30 io nets excluded
[05/28 12:34:26    843s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:34:26    843s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:03.0/0:45:23.4 (0.3), mem = 1773.8M
[05/28 12:34:26    843s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.7
[05/28 12:34:26    843s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:34:26    843s] ### Creating PhyDesignMc. totSessionCpu=0:14:03 mem=1773.8M
[05/28 12:34:26    843s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 12:34:26    843s] OPERPROF: Starting DPlace-Init at level 1, MEM:1773.8M
[05/28 12:34:26    843s] #spOpts: minPadR=1.1 
[05/28 12:34:27    843s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1773.8M
[05/28 12:34:27    843s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1773.8M
[05/28 12:34:27    843s] Core basic site is core_5040
[05/28 12:34:27    843s] Fast DP-INIT is on for default
[05/28 12:34:27    843s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 12:34:27    843s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.120, REAL:0.041, MEM:1789.8M
[05/28 12:34:27    843s] OPERPROF:     Starting CMU at level 3, MEM:1789.8M
[05/28 12:34:27    843s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1789.8M
[05/28 12:34:27    843s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.053, MEM:1789.8M
[05/28 12:34:27    843s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1789.8MB).
[05/28 12:34:27    843s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.081, MEM:1789.8M
[05/28 12:34:27    843s] TotalInstCnt at PhyDesignMc Initialization: 18,130
[05/28 12:34:27    843s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:03 mem=1789.8M
[05/28 12:34:27    843s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:34:27    843s] 
[05/28 12:34:27    843s] Creating Lib Analyzer ...
[05/28 12:34:27    843s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:34:27    843s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 12:34:27    843s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 12:34:27    843s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 12:34:27    843s] 
[05/28 12:34:27    843s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:34:30    846s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:07 mem=1789.8M
[05/28 12:34:30    846s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:07 mem=1789.8M
[05/28 12:34:30    846s] Creating Lib Analyzer, finished. 
[05/28 12:34:30    846s] 
[05/28 12:34:30    846s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[05/28 12:34:30    846s] ### Creating LA Mngr. totSessionCpu=0:14:07 mem=1789.8M
[05/28 12:34:30    846s] ### Creating LA Mngr, finished. totSessionCpu=0:14:07 mem=1789.8M
[05/28 12:34:39    855s] *info: 30 io nets excluded
[05/28 12:34:39    855s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:34:39    855s] *info: 2 clock nets excluded
[05/28 12:34:39    855s] *info: 2 special nets excluded.
[05/28 12:34:39    855s] *info: 296 no-driver nets excluded.
[05/28 12:34:42    858s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.6864.1
[05/28 12:34:43    859s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[05/28 12:34:44    860s] ** GigaOpt Optimizer WNS Slack -0.957 TNS Slack -34.431 Density 63.03
[05/28 12:34:44    860s] Optimizer WNS Pass 0
[05/28 12:34:44    860s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.061 TNS -0.061; reg2reg* WNS -0.957 TNS -34.369; HEPG WNS -0.957 TNS -34.369; all paths WNS -0.957 TNS -34.431
[05/28 12:34:44    860s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1808.8M
[05/28 12:34:44    860s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1808.8M
[05/28 12:34:45    861s] Active Path Group: reg2reg  
[05/28 12:34:45    861s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:34:45    861s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/28 12:34:45    861s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:34:45    861s] |  -0.957|   -0.957| -34.369|  -34.431|    63.03%|   0:00:00.0| 1808.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:34:45    861s] |  -0.892|   -0.892| -33.916|  -33.977|    63.03%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:34:45    861s] |  -0.834|   -0.834| -33.542|  -33.603|    63.03%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:34:45    862s] |  -0.749|   -0.749| -32.964|  -33.025|    63.03%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:34:46    862s] |  -0.719|   -0.719| -32.513|  -32.575|    63.04%|   0:00:01.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:34:46    862s] |  -0.659|   -0.659| -32.016|  -32.078|    63.04%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:34:47    863s] |  -0.604|   -0.604| -31.372|  -31.434|    63.05%|   0:00:01.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:34:47    863s] |  -0.545|   -0.545| -30.642|  -30.704|    63.05%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:34:47    863s] |  -0.485|   -0.485| -30.174|  -30.236|    63.06%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:34:47    863s] |  -0.428|   -0.428| -29.843|  -29.904|    63.06%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:34:48    864s] |  -0.371|   -0.371| -29.410|  -29.472|    63.06%|   0:00:01.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:34:48    864s] |  -0.313|   -0.313| -29.105|  -29.167|    63.07%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:34:48    864s] |  -0.271|   -0.271| -28.813|  -28.875|    63.07%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:34:49    865s] |  -0.236|   -0.236| -28.082|  -28.144|    63.09%|   0:00:01.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:34:50    866s] |  -0.201|   -0.201|  -2.478|   -2.539|    63.09%|   0:00:01.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[18]/D    |
[05/28 12:34:50    866s] |  -0.144|   -0.144|  -1.703|   -1.764|    63.10%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:34:51    867s] |  -0.084|   -0.084|  -1.220|   -1.281|    63.12%|   0:00:01.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[18]/D    |
[05/28 12:34:51    868s] |  -0.050|   -0.062|  -1.087|   -1.148|    63.13%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:34:52    869s] |  -0.019|   -0.062|  -0.051|   -0.112|    63.14%|   0:00:01.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/28 12:34:53    869s] |   0.006|   -0.062|   0.000|   -0.062|    63.16%|   0:00:01.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[18]/D    |
[05/28 12:34:54    870s] |   0.057|   -0.062|   0.000|   -0.062|    63.16%|   0:00:01.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/28 12:34:54    870s] |   0.057|   -0.061|   0.000|   -0.061|    63.16%|   0:00:00.0| 1816.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/28 12:34:54    870s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:34:54    870s] 
[05/28 12:34:54    870s] *** Finish Core Optimize Step (cpu=0:00:09.1 real=0:00:09.0 mem=1816.8M) ***
[05/28 12:34:54    870s] Active Path Group: default 
[05/28 12:34:54    870s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:34:54    870s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/28 12:34:54    870s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:34:54    870s] |  -0.061|   -0.061|  -0.061|   -0.061|    63.16%|   0:00:00.0| 1816.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/expected_profit_r_reg[11] |
[05/28 12:34:54    870s] |        |         |        |         |          |            |        |                |         | /D                                                 |
[05/28 12:34:54    870s] |   0.068|    0.057|   0.000|    0.000|    63.16%|   0:00:00.0| 1816.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/expected_profit_r_reg[11] |
[05/28 12:34:54    870s] |        |         |        |         |          |            |        |                |         | /D                                                 |
[05/28 12:34:54    870s] |   0.068|    0.057|   0.000|    0.000|    63.16%|   0:00:00.0| 1816.8M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/expected_profit_r_reg[11] |
[05/28 12:34:54    870s] |        |         |        |         |          |            |        |                |         | /D                                                 |
[05/28 12:34:54    870s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:34:54    870s] 
[05/28 12:34:54    870s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1816.8M) ***
[05/28 12:34:54    870s] 
[05/28 12:34:54    870s] *** Finished Optimize Step Cumulative (cpu=0:00:09.4 real=0:00:09.0 mem=1816.8M) ***
[05/28 12:34:54    870s] OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.068 TNS 0.000; reg2reg* WNS 0.057 TNS 0.000; HEPG WNS 0.057 TNS 0.000; all paths WNS 0.057 TNS 0.000
[05/28 12:34:54    870s] ** GigaOpt Optimizer WNS Slack 0.057 TNS Slack 0.000 Density 63.16
[05/28 12:34:54    870s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.6864.1
[05/28 12:34:54    870s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1816.8M
[05/28 12:34:54    870s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1816.8M
[05/28 12:34:54    870s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1816.8M
[05/28 12:34:54    870s] OPERPROF:       Starting CMU at level 4, MEM:1816.8M
[05/28 12:34:54    870s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1816.8M
[05/28 12:34:54    870s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.030, MEM:1816.8M
[05/28 12:34:54    870s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.054, MEM:1816.8M
[05/28 12:34:54    870s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.055, MEM:1816.8M
[05/28 12:34:54    870s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6864.3
[05/28 12:34:54    870s] OPERPROF: Starting RefinePlace at level 1, MEM:1816.8M
[05/28 12:34:54    870s] *** Starting refinePlace (0:14:31 mem=1816.8M) ***
[05/28 12:34:54    870s] Total net bbox length = 6.930e+05 (3.324e+05 3.606e+05) (ext = 1.920e+04)
[05/28 12:34:54    870s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:34:54    870s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1816.8M
[05/28 12:34:54    870s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1816.8M
[05/28 12:34:54    870s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.011, MEM:1816.8M
[05/28 12:34:54    870s] default core: bins with density > 0.750 =  0.00 % ( 0 / 342 )
[05/28 12:34:54    870s] Density distribution unevenness ratio = 3.761%
[05/28 12:34:54    870s] RPlace IncrNP Skipped
[05/28 12:34:54    870s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1816.8MB) @(0:14:31 - 0:14:31).
[05/28 12:34:54    870s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.014, MEM:1816.8M
[05/28 12:34:54    870s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1816.8M
[05/28 12:34:54    870s] Starting refinePlace ...
[05/28 12:34:54    870s] ** Cut row section cpu time 0:00:00.0.
[05/28 12:34:54    870s]    Spread Effort: high, pre-route mode, useDDP on.
[05/28 12:34:55    871s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1816.8MB) @(0:14:31 - 0:14:31).
[05/28 12:34:55    871s] Move report: preRPlace moves 162 insts, mean move: 2.45 um, max move: 8.76 um
[05/28 12:34:55    871s] 	Max move on inst (top_in/pricing0/mc_core0/FE_RC_144_0): (608.84, 658.68) --> (605.12, 663.72)
[05/28 12:34:55    871s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[05/28 12:34:55    871s] wireLenOptFixPriorityInst 0 inst fixed
[05/28 12:34:55    871s] 
[05/28 12:34:55    871s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 12:34:55    871s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:34:55    871s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1816.8MB) @(0:14:31 - 0:14:32).
[05/28 12:34:55    871s] Move report: Detail placement moves 162 insts, mean move: 2.45 um, max move: 8.76 um
[05/28 12:34:55    871s] 	Max move on inst (top_in/pricing0/mc_core0/FE_RC_144_0): (608.84, 658.68) --> (605.12, 663.72)
[05/28 12:34:55    871s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1816.8MB
[05/28 12:34:55    871s] Statistics of distance of Instance movement in refine placement:
[05/28 12:34:55    871s]   maximum (X+Y) =         8.76 um
[05/28 12:34:55    871s]   inst (top_in/pricing0/mc_core0/FE_RC_144_0) with max move: (608.84, 658.68) -> (605.12, 663.72)
[05/28 12:34:55    871s]   mean    (X+Y) =         2.45 um
[05/28 12:34:55    871s] Summary Report:
[05/28 12:34:55    871s] Instances move: 162 (out of 18189 movable)
[05/28 12:34:55    871s] Instances flipped: 0
[05/28 12:34:55    871s] Mean displacement: 2.45 um
[05/28 12:34:55    871s] Max displacement: 8.76 um (Instance: top_in/pricing0/mc_core0/FE_RC_144_0) (608.84, 658.68) -> (605.12, 663.72)
[05/28 12:34:55    871s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[05/28 12:34:55    871s] Total instances moved : 162
[05/28 12:34:55    871s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.810, REAL:0.810, MEM:1816.8M
[05/28 12:34:55    871s] Total net bbox length = 6.935e+05 (3.327e+05 3.607e+05) (ext = 1.920e+04)
[05/28 12:34:55    871s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1816.8MB
[05/28 12:34:55    871s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=1816.8MB) @(0:14:31 - 0:14:32).
[05/28 12:34:55    871s] *** Finished refinePlace (0:14:32 mem=1816.8M) ***
[05/28 12:34:55    871s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6864.3
[05/28 12:34:55    871s] OPERPROF: Finished RefinePlace at level 1, CPU:0.870, REAL:0.872, MEM:1816.8M
[05/28 12:34:55    871s] *** maximum move = 8.76 um ***
[05/28 12:34:55    871s] *** Finished re-routing un-routed nets (1816.8M) ***
[05/28 12:34:55    871s] OPERPROF: Starting DPlace-Init at level 1, MEM:1816.8M
[05/28 12:34:55    871s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1816.8M
[05/28 12:34:55    871s] OPERPROF:     Starting CMU at level 3, MEM:1816.8M
[05/28 12:34:55    871s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1816.8M
[05/28 12:34:55    871s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1816.8M
[05/28 12:34:55    871s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.053, MEM:1816.8M
[05/28 12:34:55    872s] 
[05/28 12:34:55    872s] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1816.8M) ***
[05/28 12:34:55    872s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.6864.1
[05/28 12:34:56    872s] ** GigaOpt Optimizer WNS Slack 0.057 TNS Slack 0.000 Density 63.16
[05/28 12:34:56    872s] Bottom Preferred Layer:
[05/28 12:34:56    872s]     None
[05/28 12:34:56    872s] Via Pillar Rule:
[05/28 12:34:56    872s]     None
[05/28 12:34:56    872s] 
[05/28 12:34:56    872s] *** Finish pre-CTS Setup Fixing (cpu=0:00:13.9 real=0:00:14.0 mem=1816.8M) ***
[05/28 12:34:56    872s] 
[05/28 12:34:56    872s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.6864.1
[05/28 12:34:56    872s] TotalInstCnt at PhyDesignMc Destruction: 18,189
[05/28 12:34:56    872s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.7
[05/28 12:34:56    872s] *** SetupOpt [finish] : cpu/real = 0:00:29.3/0:00:29.2 (1.0), totSession cpu/real = 0:14:32.3/0:45:52.5 (0.3), mem = 1797.8M
[05/28 12:34:56    872s] 
[05/28 12:34:56    872s] =============================================================================================
[05/28 12:34:56    872s]  Step TAT Report for WnsOpt #1
[05/28 12:34:56    872s] =============================================================================================
[05/28 12:34:56    872s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:34:56    872s] ---------------------------------------------------------------------------------------------
[05/28 12:34:56    872s] [ RefinePlace            ]      1   0:00:01.4  (   4.6 % )     0:00:01.4 /  0:00:01.4    1.0
[05/28 12:34:56    872s] [ SlackTraversorInit     ]      2   0:00:01.2  (   4.1 % )     0:00:01.2 /  0:00:01.2    1.0
[05/28 12:34:56    872s] [ LibAnalyzerInit        ]      1   0:00:03.6  (  12.3 % )     0:00:03.6 /  0:00:03.6    1.0
[05/28 12:34:56    872s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:34:56    872s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.3    1.4
[05/28 12:34:56    872s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:03.7 /  0:00:03.7    1.0
[05/28 12:34:56    872s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:34:56    872s] [ TransformInit          ]      1   0:00:11.3  (  38.9 % )     0:00:11.3 /  0:00:11.3    1.0
[05/28 12:34:56    872s] [ OptSingleIteration     ]     21   0:00:00.1  (   0.2 % )     0:00:08.9 /  0:00:08.9    1.0
[05/28 12:34:56    872s] [ OptGetWeight           ]     21   0:00:00.8  (   2.7 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 12:34:56    872s] [ OptEval                ]     21   0:00:03.0  (  10.3 % )     0:00:03.0 /  0:00:03.0    1.0
[05/28 12:34:56    872s] [ OptCommit              ]     21   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.2    1.1
[05/28 12:34:56    872s] [ IncrTimingUpdate       ]     27   0:00:03.0  (  10.3 % )     0:00:03.0 /  0:00:03.0    1.0
[05/28 12:34:56    872s] [ PostCommitDelayCalc    ]     22   0:00:01.2  (   4.2 % )     0:00:01.2 /  0:00:01.2    1.0
[05/28 12:34:56    872s] [ SetupOptGetWorkingSet  ]     56   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    0.9
[05/28 12:34:56    872s] [ SetupOptGetActiveNode  ]     56   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.9
[05/28 12:34:56    872s] [ SetupOptSlackGraph     ]     21   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.4    1.1
[05/28 12:34:56    872s] [ MISC                   ]          0:00:02.5  (   8.4 % )     0:00:02.5 /  0:00:02.5    1.0
[05/28 12:34:56    872s] ---------------------------------------------------------------------------------------------
[05/28 12:34:56    872s]  WnsOpt #1 TOTAL                    0:00:29.2  ( 100.0 % )     0:00:29.2 /  0:00:29.3    1.0
[05/28 12:34:56    872s] ---------------------------------------------------------------------------------------------
[05/28 12:34:56    872s] 
[05/28 12:34:56    872s] End: GigaOpt Optimization in WNS mode
[05/28 12:34:56    872s] *** Timing Is met
[05/28 12:34:56    872s] *** Check timing (0:00:00.0)
[05/28 12:34:56    872s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/28 12:34:56    872s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:34:56    872s] Info: 30 io nets excluded
[05/28 12:34:56    872s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:34:56    872s] ### Creating LA Mngr. totSessionCpu=0:14:33 mem=1754.8M
[05/28 12:34:56    872s] ### Creating LA Mngr, finished. totSessionCpu=0:14:33 mem=1754.8M
[05/28 12:34:56    872s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:34:56    872s] ### Creating PhyDesignMc. totSessionCpu=0:14:33 mem=1773.8M
[05/28 12:34:56    872s] OPERPROF: Starting DPlace-Init at level 1, MEM:1773.8M
[05/28 12:34:56    872s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:34:56    872s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1773.8M
[05/28 12:34:56    872s] OPERPROF:     Starting CMU at level 3, MEM:1773.8M
[05/28 12:34:56    872s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1773.8M
[05/28 12:34:56    872s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.024, MEM:1773.8M
[05/28 12:34:56    872s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1773.8MB).
[05/28 12:34:56    872s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:1773.8M
[05/28 12:34:56    872s] TotalInstCnt at PhyDesignMc Initialization: 18,189
[05/28 12:34:56    872s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:33 mem=1773.8M
[05/28 12:34:56    872s] Begin: Area Reclaim Optimization
[05/28 12:34:56    872s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:32.7/0:45:53.0 (0.3), mem = 1773.8M
[05/28 12:34:56    872s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.8
[05/28 12:34:56    872s] 
[05/28 12:34:56    872s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/28 12:34:56    872s] ### Creating LA Mngr. totSessionCpu=0:14:33 mem=1773.8M
[05/28 12:34:56    872s] ### Creating LA Mngr, finished. totSessionCpu=0:14:33 mem=1773.8M
[05/28 12:34:57    873s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1773.8M
[05/28 12:34:57    873s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1773.8M
[05/28 12:34:58    874s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 63.16
[05/28 12:34:58    874s] +----------+---------+--------+--------+------------+--------+
[05/28 12:34:58    874s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 12:34:58    874s] +----------+---------+--------+--------+------------+--------+
[05/28 12:34:58    874s] |    63.16%|        -|   0.000|   0.000|   0:00:00.0| 1773.8M|
[05/28 12:34:58    874s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/28 12:34:58    874s] |    63.16%|        0|   0.000|   0.000|   0:00:00.0| 1773.8M|
[05/28 12:34:59    875s] |    63.16%|        4|   0.000|   0.000|   0:00:01.0| 1812.0M|
[05/28 12:35:09    885s] |    63.01%|      181|   0.000|   0.000|   0:00:10.0| 1812.0M|
[05/28 12:35:10    886s] |    63.00%|       10|   0.000|   0.000|   0:00:01.0| 1812.0M|
[05/28 12:35:10    886s] |    63.00%|        0|   0.000|   0.000|   0:00:00.0| 1812.0M|
[05/28 12:35:10    886s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/28 12:35:10    886s] |    63.00%|        0|   0.000|   0.000|   0:00:00.0| 1812.0M|
[05/28 12:35:10    886s] +----------+---------+--------+--------+------------+--------+
[05/28 12:35:10    886s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 63.00
[05/28 12:35:10    886s] 
[05/28 12:35:10    886s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 5 Resize = 182 **
[05/28 12:35:10    886s] --------------------------------------------------------------
[05/28 12:35:10    886s] |                                   | Total     | Sequential |
[05/28 12:35:10    886s] --------------------------------------------------------------
[05/28 12:35:10    886s] | Num insts resized                 |     178  |      14    |
[05/28 12:35:10    886s] | Num insts undone                  |       7  |       3    |
[05/28 12:35:10    886s] | Num insts Downsized               |     178  |      14    |
[05/28 12:35:10    886s] | Num insts Samesized               |       0  |       0    |
[05/28 12:35:10    886s] | Num insts Upsized                 |       0  |       0    |
[05/28 12:35:10    886s] | Num multiple commits+uncommits    |       8  |       -    |
[05/28 12:35:10    886s] --------------------------------------------------------------
[05/28 12:35:10    886s] Bottom Preferred Layer:
[05/28 12:35:10    886s]     None
[05/28 12:35:10    886s] Via Pillar Rule:
[05/28 12:35:10    886s]     None
[05/28 12:35:10    886s] End: Core Area Reclaim Optimization (cpu = 0:00:13.7) (real = 0:00:14.0) **
[05/28 12:35:10    886s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1812.0M
[05/28 12:35:10    886s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1812.0M
[05/28 12:35:10    886s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1812.0M
[05/28 12:35:10    886s] OPERPROF:       Starting CMU at level 4, MEM:1812.0M
[05/28 12:35:10    886s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1812.0M
[05/28 12:35:10    886s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:1812.0M
[05/28 12:35:10    886s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1812.0M
[05/28 12:35:10    886s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1812.0M
[05/28 12:35:10    886s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.057, MEM:1812.0M
[05/28 12:35:10    886s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.057, MEM:1812.0M
[05/28 12:35:10    886s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6864.4
[05/28 12:35:10    886s] OPERPROF: Starting RefinePlace at level 1, MEM:1812.0M
[05/28 12:35:10    886s] *** Starting refinePlace (0:14:47 mem=1812.0M) ***
[05/28 12:35:10    886s] Total net bbox length = 6.937e+05 (3.329e+05 3.607e+05) (ext = 1.920e+04)
[05/28 12:35:10    886s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:35:10    886s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1812.0M
[05/28 12:35:10    886s] Starting refinePlace ...
[05/28 12:35:10    886s] 
[05/28 12:35:10    886s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 12:35:10    887s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:35:10    887s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1812.0MB) @(0:14:47 - 0:14:47).
[05/28 12:35:10    887s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:35:10    887s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1812.0MB
[05/28 12:35:10    887s] Statistics of distance of Instance movement in refine placement:
[05/28 12:35:10    887s]   maximum (X+Y) =         0.00 um
[05/28 12:35:10    887s]   mean    (X+Y) =         0.00 um
[05/28 12:35:10    887s] Summary Report:
[05/28 12:35:10    887s] Instances move: 0 (out of 18184 movable)
[05/28 12:35:10    887s] Instances flipped: 0
[05/28 12:35:10    887s] Mean displacement: 0.00 um
[05/28 12:35:10    887s] Max displacement: 0.00 um 
[05/28 12:35:10    887s] Total instances moved : 0
[05/28 12:35:10    887s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.440, REAL:0.440, MEM:1812.0M
[05/28 12:35:10    887s] Total net bbox length = 6.937e+05 (3.329e+05 3.607e+05) (ext = 1.920e+04)
[05/28 12:35:10    887s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1812.0MB
[05/28 12:35:10    887s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1812.0MB) @(0:14:47 - 0:14:47).
[05/28 12:35:10    887s] *** Finished refinePlace (0:14:47 mem=1812.0M) ***
[05/28 12:35:10    887s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6864.4
[05/28 12:35:10    887s] OPERPROF: Finished RefinePlace at level 1, CPU:0.490, REAL:0.488, MEM:1812.0M
[05/28 12:35:11    887s] *** maximum move = 0.00 um ***
[05/28 12:35:11    887s] *** Finished re-routing un-routed nets (1812.0M) ***
[05/28 12:35:11    887s] OPERPROF: Starting DPlace-Init at level 1, MEM:1812.0M
[05/28 12:35:11    887s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1812.0M
[05/28 12:35:11    887s] OPERPROF:     Starting CMU at level 3, MEM:1812.0M
[05/28 12:35:11    887s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1812.0M
[05/28 12:35:11    887s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1812.0M
[05/28 12:35:11    887s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1812.0M
[05/28 12:35:11    887s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1812.0M
[05/28 12:35:11    887s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.053, MEM:1812.0M
[05/28 12:35:11    887s] 
[05/28 12:35:11    887s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1812.0M) ***
[05/28 12:35:11    887s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.8
[05/28 12:35:11    887s] *** AreaOpt [finish] : cpu/real = 0:00:14.7/0:00:14.7 (1.0), totSession cpu/real = 0:14:47.4/0:46:07.6 (0.3), mem = 1812.0M
[05/28 12:35:11    887s] 
[05/28 12:35:11    887s] =============================================================================================
[05/28 12:35:11    887s]  Step TAT Report for AreaOpt #3
[05/28 12:35:11    887s] =============================================================================================
[05/28 12:35:11    887s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:35:11    887s] ---------------------------------------------------------------------------------------------
[05/28 12:35:11    887s] [ RefinePlace            ]      1   0:00:01.0  (   6.6 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 12:35:11    887s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:35:11    887s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:35:11    887s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 12:35:11    887s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:35:11    887s] [ OptSingleIteration     ]      6   0:00:00.2  (   1.5 % )     0:00:11.7 /  0:00:11.7    1.0
[05/28 12:35:11    887s] [ OptGetWeight           ]    168   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.6
[05/28 12:35:11    887s] [ OptEval                ]    168   0:00:03.4  (  23.5 % )     0:00:03.4 /  0:00:03.5    1.0
[05/28 12:35:11    887s] [ OptCommit              ]    168   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 12:35:11    887s] [ IncrTimingUpdate       ]     52   0:00:04.6  (  31.0 % )     0:00:04.6 /  0:00:04.5    1.0
[05/28 12:35:11    887s] [ PostCommitDelayCalc    ]    174   0:00:03.4  (  23.3 % )     0:00:03.4 /  0:00:03.4    1.0
[05/28 12:35:11    887s] [ MISC                   ]          0:00:01.7  (  11.7 % )     0:00:01.7 /  0:00:01.7    1.0
[05/28 12:35:11    887s] ---------------------------------------------------------------------------------------------
[05/28 12:35:11    887s]  AreaOpt #3 TOTAL                   0:00:14.7  ( 100.0 % )     0:00:14.7 /  0:00:14.7    1.0
[05/28 12:35:11    887s] ---------------------------------------------------------------------------------------------
[05/28 12:35:11    887s] 
[05/28 12:35:11    887s] TotalInstCnt at PhyDesignMc Destruction: 18,184
[05/28 12:35:11    887s] End: Area Reclaim Optimization (cpu=0:00:15, real=0:00:15, mem=1754.92M, totSessionCpu=0:14:47).
[05/28 12:35:11    887s] **INFO: Flow update: Design timing is met.
[05/28 12:35:11    887s] Begin: GigaOpt postEco DRV Optimization
[05/28 12:35:11    887s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS
[05/28 12:35:11    887s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:35:11    887s] Info: 30 io nets excluded
[05/28 12:35:11    887s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:35:11    887s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:47.7/0:46:08.0 (0.3), mem = 1754.9M
[05/28 12:35:11    887s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.9
[05/28 12:35:11    887s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:35:11    887s] ### Creating PhyDesignMc. totSessionCpu=0:14:48 mem=1754.9M
[05/28 12:35:11    887s] OPERPROF: Starting DPlace-Init at level 1, MEM:1754.9M
[05/28 12:35:11    887s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:35:11    887s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1754.9M
[05/28 12:35:11    887s] OPERPROF:     Starting CMU at level 3, MEM:1754.9M
[05/28 12:35:11    887s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1754.9M
[05/28 12:35:11    887s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.024, MEM:1754.9M
[05/28 12:35:11    887s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1754.9MB).
[05/28 12:35:11    887s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:1754.9M
[05/28 12:35:11    887s] TotalInstCnt at PhyDesignMc Initialization: 18,184
[05/28 12:35:11    887s] ### Creating PhyDesignMc, finished. totSessionCpu=0:14:48 mem=1754.9M
[05/28 12:35:11    887s] 
[05/28 12:35:11    887s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[05/28 12:35:11    887s] ### Creating LA Mngr. totSessionCpu=0:14:48 mem=1754.9M
[05/28 12:35:11    887s] ### Creating LA Mngr, finished. totSessionCpu=0:14:48 mem=1754.9M
[05/28 12:35:15    891s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1774.0M
[05/28 12:35:15    891s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1774.0M
[05/28 12:35:15    891s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 12:35:15    891s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/28 12:35:15    891s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 12:35:15    891s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/28 12:35:15    891s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 12:35:15    892s] Info: violation cost 0.015638 (cap = 0.015638, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 12:35:15    892s] |     0|     0|     0.00|     1|     1|    -0.01|   964|   964|     0|     0|     0.00|     0.00|       0|       0|       0|  63.00|          |         |
[05/28 12:35:16    892s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 12:35:16    892s] |     0|     0|     0.00|     0|     0|     0.00|   964|   964|     0|     0|     0.00|     0.00|       0|       0|       1|  63.00| 0:00:01.0|  1812.2M|
[05/28 12:35:16    892s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 12:35:16    892s] |     0|     0|     0.00|     0|     0|     0.00|   964|   964|     0|     0|     0.00|     0.00|       0|       0|       0|  63.00| 0:00:00.0|  1812.2M|
[05/28 12:35:16    892s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 12:35:16    892s] Bottom Preferred Layer:
[05/28 12:35:16    892s]     None
[05/28 12:35:16    892s] Via Pillar Rule:
[05/28 12:35:16    892s]     None
[05/28 12:35:16    892s] 
[05/28 12:35:16    892s] *** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=1812.2M) ***
[05/28 12:35:16    892s] 
[05/28 12:35:16    892s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1812.2M
[05/28 12:35:16    892s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1812.2M
[05/28 12:35:16    892s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1812.2M
[05/28 12:35:16    892s] OPERPROF:       Starting CMU at level 4, MEM:1812.2M
[05/28 12:35:16    892s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1812.2M
[05/28 12:35:16    892s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.031, MEM:1812.2M
[05/28 12:35:16    892s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1812.2M
[05/28 12:35:16    892s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1812.2M
[05/28 12:35:16    892s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.055, MEM:1812.2M
[05/28 12:35:16    892s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.055, MEM:1812.2M
[05/28 12:35:16    892s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6864.5
[05/28 12:35:16    892s] OPERPROF: Starting RefinePlace at level 1, MEM:1812.2M
[05/28 12:35:16    892s] *** Starting refinePlace (0:14:53 mem=1812.2M) ***
[05/28 12:35:16    892s] Total net bbox length = 6.937e+05 (3.329e+05 3.607e+05) (ext = 1.920e+04)
[05/28 12:35:16    892s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:35:16    892s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1812.2M
[05/28 12:35:16    892s] Starting refinePlace ...
[05/28 12:35:16    892s] 
[05/28 12:35:16    892s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 12:35:16    893s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:35:16    893s] [CPU] RefinePlace/Legalization (cpu=0:00:00.4, real=0:00:00.0, mem=1812.2MB) @(0:14:53 - 0:14:53).
[05/28 12:35:16    893s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:35:16    893s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1812.2MB
[05/28 12:35:16    893s] Statistics of distance of Instance movement in refine placement:
[05/28 12:35:16    893s]   maximum (X+Y) =         0.00 um
[05/28 12:35:16    893s]   mean    (X+Y) =         0.00 um
[05/28 12:35:16    893s] Summary Report:
[05/28 12:35:16    893s] Instances move: 0 (out of 18184 movable)
[05/28 12:35:16    893s] Instances flipped: 0
[05/28 12:35:16    893s] Mean displacement: 0.00 um
[05/28 12:35:16    893s] Max displacement: 0.00 um 
[05/28 12:35:16    893s] Total instances moved : 0
[05/28 12:35:16    893s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.450, REAL:0.442, MEM:1812.2M
[05/28 12:35:16    893s] Total net bbox length = 6.937e+05 (3.329e+05 3.607e+05) (ext = 1.920e+04)
[05/28 12:35:16    893s] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1812.2MB
[05/28 12:35:16    893s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1812.2MB) @(0:14:53 - 0:14:53).
[05/28 12:35:16    893s] *** Finished refinePlace (0:14:53 mem=1812.2M) ***
[05/28 12:35:16    893s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6864.5
[05/28 12:35:16    893s] OPERPROF: Finished RefinePlace at level 1, CPU:0.500, REAL:0.489, MEM:1812.2M
[05/28 12:35:17    893s] *** maximum move = 0.00 um ***
[05/28 12:35:17    893s] *** Finished re-routing un-routed nets (1812.2M) ***
[05/28 12:35:17    893s] OPERPROF: Starting DPlace-Init at level 1, MEM:1812.2M
[05/28 12:35:17    893s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1812.2M
[05/28 12:35:17    893s] OPERPROF:     Starting CMU at level 3, MEM:1812.2M
[05/28 12:35:17    893s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1812.2M
[05/28 12:35:17    893s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.029, MEM:1812.2M
[05/28 12:35:17    893s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1812.2M
[05/28 12:35:17    893s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1812.2M
[05/28 12:35:17    893s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:1812.2M
[05/28 12:35:17    893s] 
[05/28 12:35:17    893s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1812.2M) ***
[05/28 12:35:17    893s] TotalInstCnt at PhyDesignMc Destruction: 18,184
[05/28 12:35:17    893s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.9
[05/28 12:35:17    893s] *** DrvOpt [finish] : cpu/real = 0:00:05.8/0:00:05.8 (1.0), totSession cpu/real = 0:14:53.5/0:46:13.8 (0.3), mem = 1793.1M
[05/28 12:35:17    893s] 
[05/28 12:35:17    893s] =============================================================================================
[05/28 12:35:17    893s]  Step TAT Report for DrvOpt #3
[05/28 12:35:17    893s] =============================================================================================
[05/28 12:35:17    893s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:35:17    893s] ---------------------------------------------------------------------------------------------
[05/28 12:35:17    893s] [ RefinePlace            ]      1   0:00:01.0  (  16.7 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 12:35:17    893s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:35:17    893s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:35:17    893s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.1    1.0
[05/28 12:35:17    893s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 12:35:17    893s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:35:17    893s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 12:35:17    893s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:35:17    893s] [ OptEval                ]      1   0:00:00.1  (   1.9 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 12:35:17    893s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:35:17    893s] [ IncrTimingUpdate       ]      1   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:35:17    893s] [ PostCommitDelayCalc    ]      2   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 12:35:17    893s] [ DrvFindVioNets         ]      3   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 12:35:17    893s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.2
[05/28 12:35:17    893s] [ MISC                   ]          0:00:03.7  (  64.0 % )     0:00:03.7 /  0:00:03.7    1.0
[05/28 12:35:17    893s] ---------------------------------------------------------------------------------------------
[05/28 12:35:17    893s]  DrvOpt #3 TOTAL                    0:00:05.8  ( 100.0 % )     0:00:05.8 /  0:00:05.9    1.0
[05/28 12:35:17    893s] ---------------------------------------------------------------------------------------------
[05/28 12:35:17    893s] 
[05/28 12:35:17    893s] End: GigaOpt postEco DRV Optimization
[05/28 12:35:17    893s] 
[05/28 12:35:17    893s] Active setup views:
[05/28 12:35:17    893s]  av_scan_mode_max
[05/28 12:35:17    893s]   Dominating endpoints: 0
[05/28 12:35:17    893s]   Dominating TNS: -0.000
[05/28 12:35:17    893s] 
[05/28 12:35:17    893s] *** Enable all active views. ***
[05/28 12:35:17    894s] Extraction called for design 'CHIP' of instances=18487 and nets=19959 using extraction engine 'preRoute' .
[05/28 12:35:17    894s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/28 12:35:17    894s] Type 'man IMPEXT-3530' for more detail.
[05/28 12:35:17    894s] PreRoute RC Extraction called for design CHIP.
[05/28 12:35:17    894s] RC Extraction called in multi-corner(2) mode.
[05/28 12:35:17    894s] RCMode: PreRoute
[05/28 12:35:17    894s]       RC Corner Indexes            0       1   
[05/28 12:35:17    894s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 12:35:17    894s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 12:35:17    894s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 12:35:17    894s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 12:35:17    894s] Shrink Factor                : 1.00000
[05/28 12:35:17    894s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 12:35:17    894s] Using capacitance table file ...
[05/28 12:35:17    894s] RC Grid backup saved.
[05/28 12:35:17    894s] LayerId::1 widthSet size::4
[05/28 12:35:17    894s] LayerId::2 widthSet size::4
[05/28 12:35:17    894s] LayerId::3 widthSet size::4
[05/28 12:35:17    894s] LayerId::4 widthSet size::4
[05/28 12:35:17    894s] LayerId::5 widthSet size::4
[05/28 12:35:17    894s] LayerId::6 widthSet size::2
[05/28 12:35:17    894s] Skipped RC grid update for preRoute extraction.
[05/28 12:35:17    894s] Initializing multi-corner capacitance tables ... 
[05/28 12:35:17    894s] Initializing multi-corner resistance tables ...
[05/28 12:35:18    894s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:35:18    894s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.251013 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.832200 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/28 12:35:18    894s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1722.512M)
[05/28 12:35:18    894s] Skewing Data Summary (End_of_FINAL)
[05/28 12:35:20    896s] --------------------------------------------------
[05/28 12:35:20    896s]  Total skewed count:0
[05/28 12:35:20    896s] --------------------------------------------------
[05/28 12:35:20    896s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1732.55 MB )
[05/28 12:35:20    896s] (I)       Started Loading and Dumping File ( Curr Mem: 1732.55 MB )
[05/28 12:35:20    896s] (I)       Reading DB...
[05/28 12:35:20    896s] (I)       Read data from FE... (mem=1732.6M)
[05/28 12:35:20    896s] (I)       Read nodes and places... (mem=1732.6M)
[05/28 12:35:20    896s] (I)       Done Read nodes and places (cpu=0.020s, mem=1738.9M)
[05/28 12:35:20    896s] (I)       Read nets... (mem=1738.9M)
[05/28 12:35:20    896s] (I)       Done Read nets (cpu=0.070s, mem=1745.4M)
[05/28 12:35:20    896s] (I)       Done Read data from FE (cpu=0.090s, mem=1745.4M)
[05/28 12:35:20    896s] (I)       before initializing RouteDB syMemory usage = 1745.4 MB
[05/28 12:35:20    896s] (I)       == Non-default Options ==
[05/28 12:35:20    896s] (I)       Build term to term wires                           : false
[05/28 12:35:20    896s] (I)       Maximum routing layer                              : 6
[05/28 12:35:20    896s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/28 12:35:20    896s] (I)       Use row-based GCell size
[05/28 12:35:20    896s] (I)       GCell unit size  : 5040
[05/28 12:35:20    896s] (I)       GCell multiplier : 1
[05/28 12:35:20    896s] (I)       build grid graph
[05/28 12:35:20    896s] (I)       build grid graph start
[05/28 12:35:20    896s] [NR-eGR] Track table information for default rule: 
[05/28 12:35:20    896s] [NR-eGR] metal1 has no routable track
[05/28 12:35:20    896s] [NR-eGR] metal2 has single uniform track structure
[05/28 12:35:20    896s] [NR-eGR] metal3 has single uniform track structure
[05/28 12:35:20    896s] [NR-eGR] metal4 has single uniform track structure
[05/28 12:35:20    896s] [NR-eGR] metal5 has single uniform track structure
[05/28 12:35:20    896s] [NR-eGR] metal6 has single uniform track structure
[05/28 12:35:20    896s] (I)       build grid graph end
[05/28 12:35:20    896s] (I)       ===========================================================================
[05/28 12:35:20    896s] (I)       == Report All Rule Vias ==
[05/28 12:35:20    896s] (I)       ===========================================================================
[05/28 12:35:20    896s] (I)        Via Rule : (Default)
[05/28 12:35:20    896s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 12:35:20    896s] (I)       ---------------------------------------------------------------------------
[05/28 12:35:20    896s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/28 12:35:20    896s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/28 12:35:20    896s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/28 12:35:20    896s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/28 12:35:20    896s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/28 12:35:20    896s] (I)       ===========================================================================
[05/28 12:35:20    896s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1745.43 MB )
[05/28 12:35:20    896s] (I)       Num PG vias on layer 2 : 0
[05/28 12:35:20    896s] (I)       Num PG vias on layer 3 : 0
[05/28 12:35:20    896s] (I)       Num PG vias on layer 4 : 0
[05/28 12:35:20    896s] (I)       Num PG vias on layer 5 : 0
[05/28 12:35:20    896s] (I)       Num PG vias on layer 6 : 0
[05/28 12:35:20    896s] [NR-eGR] Read 32960 PG shapes
[05/28 12:35:20    896s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1745.43 MB )
[05/28 12:35:20    896s] [NR-eGR] #Routing Blockages  : 0
[05/28 12:35:20    896s] [NR-eGR] #Instance Blockages : 2061
[05/28 12:35:20    896s] [NR-eGR] #PG Blockages       : 32960
[05/28 12:35:20    896s] [NR-eGR] #Halo Blockages     : 0
[05/28 12:35:20    896s] [NR-eGR] #Boundary Blockages : 0
[05/28 12:35:20    896s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/28 12:35:20    896s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 12:35:20    896s] (I)       readDataFromPlaceDB
[05/28 12:35:20    896s] (I)       Read net information..
[05/28 12:35:20    896s] [NR-eGR] Read numTotalNets=19663  numIgnoredNets=0
[05/28 12:35:20    896s] (I)       Read testcase time = 0.010 seconds
[05/28 12:35:20    896s] 
[05/28 12:35:20    896s] (I)       early_global_route_priority property id does not exist.
[05/28 12:35:20    896s] (I)       Start initializing grid graph
[05/28 12:35:20    896s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/28 12:35:20    896s] (I)       End initializing grid graph
[05/28 12:35:20    896s] (I)       Model blockages into capacity
[05/28 12:35:20    896s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/28 12:35:20    896s] (I)       Started Modeling ( Curr Mem: 1749.78 MB )
[05/28 12:35:20    896s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/28 12:35:20    896s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/28 12:35:20    896s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/28 12:35:20    896s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/28 12:35:20    896s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/28 12:35:20    896s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1749.78 MB )
[05/28 12:35:20    896s] (I)       -- layer congestion ratio --
[05/28 12:35:20    896s] (I)       Layer 1 : 0.100000
[05/28 12:35:20    896s] (I)       Layer 2 : 0.700000
[05/28 12:35:20    896s] (I)       Layer 3 : 0.700000
[05/28 12:35:20    896s] (I)       Layer 4 : 0.700000
[05/28 12:35:20    896s] (I)       Layer 5 : 0.700000
[05/28 12:35:20    896s] (I)       Layer 6 : 0.700000
[05/28 12:35:20    896s] (I)       ----------------------------
[05/28 12:35:20    896s] (I)       Number of ignored nets = 0
[05/28 12:35:20    896s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 12:35:20    896s] (I)       Number of clock nets = 2.  Ignored: No
[05/28 12:35:20    896s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 12:35:20    896s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 12:35:20    896s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 12:35:20    896s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 12:35:20    896s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 12:35:20    896s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 12:35:20    896s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 12:35:20    896s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 12:35:20    896s] (I)       Before initializing Early Global Route syMemory usage = 1749.8 MB
[05/28 12:35:20    896s] (I)       Ndr track 0 does not exist
[05/28 12:35:20    896s] (I)       ---------------------Grid Graph Info--------------------
[05/28 12:35:20    896s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/28 12:35:20    896s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/28 12:35:20    896s] (I)       Site width          :   620  (dbu)
[05/28 12:35:20    896s] (I)       Row height          :  5040  (dbu)
[05/28 12:35:20    896s] (I)       GCell width         :  5040  (dbu)
[05/28 12:35:20    896s] (I)       GCell height        :  5040  (dbu)
[05/28 12:35:20    896s] (I)       Grid                :   268   268     6
[05/28 12:35:20    896s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/28 12:35:20    896s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/28 12:35:20    896s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/28 12:35:20    896s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/28 12:35:20    896s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/28 12:35:20    896s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/28 12:35:20    896s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/28 12:35:20    896s] (I)       First track coord   :     0   310   400   310   400  2170
[05/28 12:35:20    896s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/28 12:35:20    896s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/28 12:35:20    896s] (I)       Num of masks        :     1     1     1     1     1     1
[05/28 12:35:20    896s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/28 12:35:20    896s] (I)       --------------------------------------------------------
[05/28 12:35:20    896s] 
[05/28 12:35:20    896s] [NR-eGR] ============ Routing rule table ============
[05/28 12:35:20    896s] [NR-eGR] Rule id: 0  Nets: 19633 
[05/28 12:35:20    896s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 12:35:20    896s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/28 12:35:20    896s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:35:20    896s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:35:20    896s] [NR-eGR] ========================================
[05/28 12:35:20    896s] [NR-eGR] 
[05/28 12:35:20    896s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 12:35:20    896s] (I)       blocked tracks on layer2 : = 262711 / 583436 (45.03%)
[05/28 12:35:20    896s] (I)       blocked tracks on layer3 : = 251069 / 646148 (38.86%)
[05/28 12:35:20    896s] (I)       blocked tracks on layer4 : = 271960 / 583436 (46.61%)
[05/28 12:35:20    896s] (I)       blocked tracks on layer5 : = 294807 / 646148 (45.63%)
[05/28 12:35:20    896s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/28 12:35:20    896s] (I)       After initializing Early Global Route syMemory usage = 1752.7 MB
[05/28 12:35:20    896s] (I)       Finished Loading and Dumping File ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Reset routing kernel
[05/28 12:35:20    896s] (I)       Started Global Routing ( Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       ============= Initialization =============
[05/28 12:35:20    896s] (I)       totalPins=71025  totalGlobalPin=67424 (94.93%)
[05/28 12:35:20    896s] (I)       Started Net group 1 ( Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Started Build MST ( Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Generate topology with single threads
[05/28 12:35:20    896s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       total 2D Cap : 1503628 = (753051 H, 750577 V)
[05/28 12:35:20    896s] [NR-eGR] Layer group 1: route 19633 net(s) in layer range [2, 6]
[05/28 12:35:20    896s] (I)       
[05/28 12:35:20    896s] (I)       ============  Phase 1a Route ============
[05/28 12:35:20    896s] (I)       Started Phase 1a ( Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Started Pattern routing ( Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Finished Pattern routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 22
[05/28 12:35:20    896s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Usage: 170975 = (83214 H, 87761 V) = (11.05% H, 11.69% V) = (4.194e+05um H, 4.423e+05um V)
[05/28 12:35:20    896s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       
[05/28 12:35:20    896s] (I)       ============  Phase 1b Route ============
[05/28 12:35:20    896s] (I)       Started Phase 1b ( Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Started Monotonic routing ( Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Usage: 170958 = (83197 H, 87761 V) = (11.05% H, 11.69% V) = (4.193e+05um H, 4.423e+05um V)
[05/28 12:35:20    896s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 8.616283e+05um
[05/28 12:35:20    896s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       
[05/28 12:35:20    896s] (I)       ============  Phase 1c Route ============
[05/28 12:35:20    896s] (I)       Started Phase 1c ( Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Started Two level routing ( Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Level2 Grid: 54 x 54
[05/28 12:35:20    896s] (I)       Started Two Level Routing ( Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Usage: 170958 = (83197 H, 87761 V) = (11.05% H, 11.69% V) = (4.193e+05um H, 4.423e+05um V)
[05/28 12:35:20    896s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       
[05/28 12:35:20    896s] (I)       ============  Phase 1d Route ============
[05/28 12:35:20    896s] (I)       Started Phase 1d ( Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Started Detoured routing ( Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Usage: 170961 = (83200 H, 87761 V) = (11.05% H, 11.69% V) = (4.193e+05um H, 4.423e+05um V)
[05/28 12:35:20    896s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       
[05/28 12:35:20    896s] (I)       ============  Phase 1e Route ============
[05/28 12:35:20    896s] (I)       Started Phase 1e ( Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Started Route legalization ( Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Usage: 170961 = (83200 H, 87761 V) = (11.05% H, 11.69% V) = (4.193e+05um H, 4.423e+05um V)
[05/28 12:35:20    896s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 8.616434e+05um
[05/28 12:35:20    896s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Started Layer assignment ( Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Current Layer assignment [Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Running layer assignment with 1 threads
[05/28 12:35:20    896s] (I)       Finished Layer assignment ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Finished Net group 1 ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       
[05/28 12:35:20    896s] (I)       ============  Phase 1l Route ============
[05/28 12:35:20    896s] (I)       Started Phase 1l ( Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       
[05/28 12:35:20    896s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 12:35:20    896s] [NR-eGR]                        OverCon            
[05/28 12:35:20    896s] [NR-eGR]                         #Gcell     %Gcell
[05/28 12:35:20    896s] [NR-eGR]       Layer                (2)    OverCon 
[05/28 12:35:20    896s] [NR-eGR] ----------------------------------------------
[05/28 12:35:20    896s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/28 12:35:20    896s] [NR-eGR]  metal2  (2)         7( 0.02%)   ( 0.02%) 
[05/28 12:35:20    896s] [NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[05/28 12:35:20    896s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/28 12:35:20    896s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/28 12:35:20    896s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/28 12:35:20    896s] [NR-eGR] ----------------------------------------------
[05/28 12:35:20    896s] [NR-eGR] Total                8( 0.00%)   ( 0.00%) 
[05/28 12:35:20    896s] [NR-eGR] 
[05/28 12:35:20    896s] (I)       Finished Global Routing ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] (I)       total 2D Cap : 1510060 = (754260 H, 755800 V)
[05/28 12:35:20    896s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/28 12:35:20    896s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 12:35:20    896s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.51 sec, Real: 0.51 sec, Curr Mem: 1752.66 MB )
[05/28 12:35:20    896s] OPERPROF: Starting HotSpotCal at level 1, MEM:1752.7M
[05/28 12:35:20    896s] [hotspot] +------------+---------------+---------------+
[05/28 12:35:20    896s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 12:35:20    896s] [hotspot] +------------+---------------+---------------+
[05/28 12:35:20    896s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 12:35:20    896s] [hotspot] +------------+---------------+---------------+
[05/28 12:35:20    896s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 12:35:20    896s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 12:35:20    896s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.011, MEM:1752.7M
[05/28 12:35:20    896s] Starting delay calculation for Setup views
[05/28 12:35:20    896s] #################################################################################
[05/28 12:35:20    896s] # Design Stage: PreRoute
[05/28 12:35:20    896s] # Design Name: CHIP
[05/28 12:35:20    896s] # Design Mode: 90nm
[05/28 12:35:20    896s] # Analysis Mode: MMMC Non-OCV 
[05/28 12:35:20    896s] # Parasitics Mode: No SPEF/RCDB
[05/28 12:35:20    896s] # Signoff Settings: SI Off 
[05/28 12:35:20    896s] #################################################################################
[05/28 12:35:21    897s] Calculate delays in BcWc mode...
[05/28 12:35:21    897s] Calculate delays in BcWc mode...
[05/28 12:35:21    897s] Topological Sorting (REAL = 0:00:00.0, MEM = 1742.7M, InitMEM = 1742.7M)
[05/28 12:35:21    897s] Start delay calculation (fullDC) (1 T). (MEM=1742.66)
[05/28 12:35:21    898s] End AAE Lib Interpolated Model. (MEM=1759.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:35:30    906s] Total number of fetched objects 19735
[05/28 12:35:30    906s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/28 12:35:30    906s] End delay calculation. (MEM=1774.91 CPU=0:00:07.2 REAL=0:00:07.0)
[05/28 12:35:30    906s] End delay calculation (fullDC). (MEM=1774.91 CPU=0:00:08.8 REAL=0:00:09.0)
[05/28 12:35:30    906s] *** CDM Built up (cpu=0:00:09.9  real=0:00:10.0  mem= 1774.9M) ***
[05/28 12:35:31    908s] *** Done Building Timing Graph (cpu=0:00:11.3 real=0:00:11.0 totSessionCpu=0:15:08 mem=1774.9M)
[05/28 12:35:31    908s] Reported timing to dir ./timingReports
[05/28 12:35:31    908s] **optDesign ... cpu = 0:07:54, real = 0:07:54, mem = 1388.9M, totSessionCpu=0:15:08 **
[05/28 12:35:31    908s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1716.9M
[05/28 12:35:31    908s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.026, MEM:1716.9M
[05/28 12:35:35    910s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |  0.005  |  0.077  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  7260   |  3630   |  3722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    964 (964)     |    -69     |    965 (965)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.004%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:07:57, real = 0:07:58, mem = 1390.3M, totSessionCpu=0:15:10 **
[05/28 12:35:35    910s] Deleting Cell Server ...
[05/28 12:35:35    910s] Deleting Lib Analyzer.
[05/28 12:35:35    910s] *** Finished optDesign ***
[05/28 12:35:35    910s] 
[05/28 12:35:35    910s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:08:19 real=  0:08:21)
[05/28 12:35:35    910s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.9 real=0:00:05.9)
[05/28 12:35:35    910s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=  0:02:29 real=  0:02:28)
[05/28 12:35:35    910s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:48.7 real=0:00:48.7)
[05/28 12:35:35    910s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:02:38 real=  0:02:39)
[05/28 12:35:35    910s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:29.3 real=0:00:29.2)
[05/28 12:35:35    910s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 12:35:35    910s] Info: pop threads available for lower-level modules during optimization.
[05/28 12:35:35    910s] clean pInstBBox. size 0
[05/28 12:35:36    910s] All LLGs are deleted
[05/28 12:35:36    910s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1732.2M
[05/28 12:35:36    910s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1732.2M
[05/28 12:35:36    910s] #optDebug: fT-D <X 1 0 0 0>
[05/28 12:35:36    910s] VSMManager cleared!
[05/28 12:35:36    910s] **place_opt_design ... cpu = 0:07:57, real = 0:07:59, mem = 1684.2M **
[05/28 12:35:36    910s] *** Finished GigaPlace ***
[05/28 12:35:36    910s] 
[05/28 12:35:36    910s] *** Summary of all messages that are not suppressed in this session:
[05/28 12:35:36    910s] Severity  ID               Count  Summary                                  
[05/28 12:35:36    910s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[05/28 12:35:36    910s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/28 12:35:36    910s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[05/28 12:35:36    910s] *** Message Summary: 5 warning(s), 0 error(s)
[05/28 12:35:36    910s] 
[05/28 12:35:36    910s] 
[05/28 12:35:36    910s] =============================================================================================
[05/28 12:35:36    910s]  Final TAT Report for place_opt_design
[05/28 12:35:36    910s] =============================================================================================
[05/28 12:35:36    910s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:35:36    910s] ---------------------------------------------------------------------------------------------
[05/28 12:35:36    910s] [ WnsOpt                 ]      1   0:00:27.8  (   5.8 % )     0:00:29.2 /  0:00:29.3    1.0
[05/28 12:35:36    910s] [ GlobalOpt              ]      1   0:00:48.6  (  10.2 % )     0:00:48.6 /  0:00:48.7    1.0
[05/28 12:35:36    910s] [ DrvOpt                 ]      3   0:00:27.6  (   5.8 % )     0:00:28.6 /  0:00:28.6    1.0
[05/28 12:35:36    910s] [ SimplifyNetlist        ]      1   0:00:05.9  (   1.2 % )     0:00:05.9 /  0:00:05.9    1.0
[05/28 12:35:36    910s] [ AreaOpt                ]      3   0:02:26.6  (  30.6 % )     0:02:27.6 /  0:02:27.7    1.0
[05/28 12:35:36    910s] [ ViewPruning            ]      9   0:00:02.4  (   0.5 % )     0:00:02.4 /  0:00:02.4    1.0
[05/28 12:35:36    910s] [ IncrReplace            ]      1   0:02:38.8  (  33.2 % )     0:02:38.8 /  0:02:38.3    1.0
[05/28 12:35:36    910s] [ RefinePlace            ]      3   0:00:03.3  (   0.7 % )     0:00:03.3 /  0:00:03.4    1.0
[05/28 12:35:36    910s] [ TimingUpdate           ]      4   0:00:02.5  (   0.5 % )     0:00:22.6 /  0:00:22.6    1.0
[05/28 12:35:36    910s] [ FullDelayCalc          ]      2   0:00:20.1  (   4.2 % )     0:00:20.1 /  0:00:20.2    1.0
[05/28 12:35:36    910s] [ OptSummaryReport       ]      2   0:00:00.2  (   0.0 % )     0:00:16.4 /  0:00:14.9    0.9
[05/28 12:35:36    910s] [ TimingReport           ]      2   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 12:35:36    910s] [ DrvReport              ]      2   0:00:03.9  (   0.8 % )     0:00:03.9 /  0:00:02.4    0.6
[05/28 12:35:36    910s] [ GenerateReports        ]      1   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 12:35:36    910s] [ MISC                   ]          0:00:29.9  (   6.3 % )     0:00:29.9 /  0:00:30.1    1.0
[05/28 12:35:36    910s] ---------------------------------------------------------------------------------------------
[05/28 12:35:36    910s]  place_opt_design TOTAL             0:07:58.8  ( 100.0 % )     0:07:58.8 /  0:07:57.2    1.0
[05/28 12:35:36    910s] ---------------------------------------------------------------------------------------------
[05/28 12:35:36    910s] 
[05/28 12:39:52    938s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[05/28 12:39:52    938s] <CMD> optDesign -preCTS
[05/28 12:39:52    938s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1328.4M, totSessionCpu=0:15:38 **
[05/28 12:39:52    938s] Executing: place_opt_design -opt
[05/28 12:39:52    938s] *** Starting GigaPlace ***
[05/28 12:39:52    938s] **INFO: User settings:
[05/28 12:39:52    938s] setExtractRCMode -engine                            preRoute
[05/28 12:39:52    938s] setUsefulSkewMode -maxAllowedDelay                  1
[05/28 12:39:52    938s] setUsefulSkewMode -maxSkew                          false
[05/28 12:39:52    938s] setUsefulSkewMode -noBoundary                       false
[05/28 12:39:52    938s] setUsefulSkewMode -useCells                         {BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK BUF8 BUF8CK DELA DELB DELC INV1 INV12 INV12CK INV1CK INV1S INV2 INV2CK INV3 INV3CK INV4 INV4CK INV6 INV6CK INV8 INV8CK}
[05/28 12:39:52    938s] setDelayCalMode -enable_high_fanout                 true
[05/28 12:39:52    938s] setDelayCalMode -eng_copyNetPropToNewNet            true
[05/28 12:39:52    938s] setDelayCalMode -engine                             aae
[05/28 12:39:52    938s] setDelayCalMode -ignoreNetLoad                      false
[05/28 12:39:52    938s] setOptMode -activeHoldViews                         { av_func_mode_min av_scan_mode_min }
[05/28 12:39:52    938s] setOptMode -activeSetupViews                        { av_func_mode_max av_scan_mode_max }
[05/28 12:39:52    938s] setOptMode -allEndPoints                            false
[05/28 12:39:52    938s] setOptMode -autoSetupViews                          {av_scan_mode_max av_func_mode_max}
[05/28 12:39:52    938s] setOptMode -autoTDGRSetupViews                      { av_scan_mode_max}
[05/28 12:39:52    938s] setOptMode -drcMargin                               0
[05/28 12:39:52    938s] setOptMode -effort                                  high
[05/28 12:39:52    938s] setOptMode -fixCap                                  true
[05/28 12:39:52    938s] setOptMode -fixDrc                                  true
[05/28 12:39:52    938s] setOptMode -fixFanoutLoad                           true
[05/28 12:39:52    938s] setOptMode -fixTran                                 true
[05/28 12:39:52    938s] setOptMode -holdTargetSlack                         0
[05/28 12:39:52    938s] setOptMode -leakageToDynamicRatio                   1
[05/28 12:39:52    938s] setOptMode -maxDensity                              0.8
[05/28 12:39:52    938s] setOptMode -optimizeFF                              true
[05/28 12:39:52    938s] setOptMode -powerEffort                             none
[05/28 12:39:52    938s] setOptMode -reclaimArea                             true
[05/28 12:39:52    938s] setOptMode -setupTargetSlack                        0
[05/28 12:39:52    938s] setOptMode -simplifyNetlist                         true
[05/28 12:39:52    938s] setOptMode -usefulSkew                              true
[05/28 12:39:52    938s] setPlaceMode -place_design_floorplan_mode           false
[05/28 12:39:52    938s] setPlaceMode -place_detail_check_route              false
[05/28 12:39:52    938s] setPlaceMode -place_detail_preserve_routing         true
[05/28 12:39:52    938s] setPlaceMode -place_detail_remove_affected_routing  false
[05/28 12:39:52    938s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/28 12:39:52    938s] setPlaceMode -place_global_clock_gate_aware         true
[05/28 12:39:52    938s] setPlaceMode -place_global_cong_effort              auto
[05/28 12:39:52    938s] setPlaceMode -place_global_ignore_scan              true
[05/28 12:39:52    938s] setPlaceMode -place_global_ignore_spare             false
[05/28 12:39:52    938s] setPlaceMode -place_global_max_density              0.7
[05/28 12:39:52    938s] setPlaceMode -place_global_module_aware_spare       false
[05/28 12:39:52    938s] setPlaceMode -place_global_place_io_pins            false
[05/28 12:39:52    938s] setPlaceMode -place_global_reorder_scan             true
[05/28 12:39:52    938s] setPlaceMode -powerDriven                           false
[05/28 12:39:52    938s] setPlaceMode -timingDriven                          true
[05/28 12:39:52    938s] setAnalysisMode -analysisType                       bcwc
[05/28 12:39:52    938s] setAnalysisMode -checkType                          setup
[05/28 12:39:52    938s] setAnalysisMode -clkSrcPath                         true
[05/28 12:39:52    938s] setAnalysisMode -clockPropagation                   forcedIdeal
[05/28 12:39:52    938s] setAnalysisMode -usefulSkew                         true
[05/28 12:39:52    938s] setAnalysisMode -virtualIPO                         false
[05/28 12:39:52    938s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[05/28 12:39:52    938s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[05/28 12:39:52    938s] 
[05/28 12:39:52    938s] #optDebug: fT-E <X 2 3 1 0>
[05/28 12:39:52    938s] OPERPROF: Starting DPlace-Init at level 1, MEM:1684.2M
[05/28 12:39:52    938s] #spOpts: mergeVia=F 
[05/28 12:39:52    938s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1683.1M
[05/28 12:39:52    938s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1683.1M
[05/28 12:39:52    938s] Core basic site is core_5040
[05/28 12:39:53    938s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[05/28 12:39:53    938s] SiteArray: use 1,105,920 bytes
[05/28 12:39:53    938s] SiteArray: current memory after site array memory allocation 1700.9M
[05/28 12:39:53    938s] SiteArray: FP blocked sites are writable
[05/28 12:39:53    938s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 12:39:53    938s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1700.9M
[05/28 12:39:53    938s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:1700.9M
[05/28 12:39:53    938s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.130, REAL:0.044, MEM:1700.9M
[05/28 12:39:53    938s] OPERPROF:     Starting CMU at level 3, MEM:1700.9M
[05/28 12:39:53    938s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1700.9M
[05/28 12:39:53    938s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.054, MEM:1700.9M
[05/28 12:39:53    938s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1700.9MB).
[05/28 12:39:53    938s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.098, MEM:1700.9M
[05/28 12:39:53    938s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1700.9M
[05/28 12:39:53    938s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1700.9M
[05/28 12:39:53    938s] All LLGs are deleted
[05/28 12:39:53    938s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1700.9M
[05/28 12:39:53    938s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1700.9M
[05/28 12:39:53    938s] VSMManager cleared!
[05/28 12:39:53    938s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1329.0M, totSessionCpu=0:15:38 **
[05/28 12:39:53    938s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:39:53    938s] GigaOpt running with 1 threads.
[05/28 12:39:53    938s] Info: 1 threads available for lower-level modules during optimization.
[05/28 12:39:53    938s] OPERPROF: Starting DPlace-Init at level 1, MEM:1700.9M
[05/28 12:39:53    938s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:39:53    938s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1700.9M
[05/28 12:39:53    938s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1700.9M
[05/28 12:39:53    938s] Core basic site is core_5040
[05/28 12:39:53    938s] Fast DP-INIT is on for default
[05/28 12:39:53    938s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 12:39:53    938s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.070, REAL:0.031, MEM:1700.9M
[05/28 12:39:53    938s] OPERPROF:     Starting CMU at level 3, MEM:1700.9M
[05/28 12:39:53    938s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1700.9M
[05/28 12:39:53    938s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.041, MEM:1700.9M
[05/28 12:39:53    938s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1700.9MB).
[05/28 12:39:53    938s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.070, MEM:1700.9M
[05/28 12:39:53    938s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 12:39:53    938s] Summary for sequential cells identification: 
[05/28 12:39:53    938s]   Identified SBFF number: 42
[05/28 12:39:53    938s]   Identified MBFF number: 0
[05/28 12:39:53    938s]   Identified SB Latch number: 0
[05/28 12:39:53    938s]   Identified MB Latch number: 0
[05/28 12:39:53    938s]   Not identified SBFF number: 10
[05/28 12:39:53    938s]   Not identified MBFF number: 0
[05/28 12:39:53    938s]   Not identified SB Latch number: 0
[05/28 12:39:53    938s]   Not identified MB Latch number: 0
[05/28 12:39:53    938s]   Number of sequential cells which are not FFs: 27
[05/28 12:39:53    938s]  Visiting view : av_func_mode_max
[05/28 12:39:53    938s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/28 12:39:53    938s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/28 12:39:53    938s]  Visiting view : av_scan_mode_max
[05/28 12:39:53    938s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/28 12:39:53    938s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/28 12:39:53    938s]  Visiting view : av_func_mode_min
[05/28 12:39:53    938s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/28 12:39:53    938s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/28 12:39:53    938s]  Visiting view : av_scan_mode_min
[05/28 12:39:53    938s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/28 12:39:53    938s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/28 12:39:53    938s]  Setting StdDelay to 53.60
[05/28 12:39:53    938s] Creating Cell Server, finished. 
[05/28 12:39:53    938s] 
[05/28 12:39:53    938s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:39:53    938s] 
[05/28 12:39:53    938s] Creating Lib Analyzer ...
[05/28 12:39:53    938s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:39:53    938s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 12:39:53    938s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 12:39:53    938s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 12:39:53    938s] 
[05/28 12:39:53    938s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:39:58    943s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:43 mem=1706.9M
[05/28 12:39:58    943s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:44 mem=1706.9M
[05/28 12:39:58    943s] Creating Lib Analyzer, finished. 
[05/28 12:39:58    943s] #optDebug: fT-S <1 2 3 1 0>
[05/28 12:39:58    943s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[05/28 12:39:58    943s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[05/28 12:39:58    943s] 			Cell ZMA2GSD is dont_touch but not dont_use
[05/28 12:39:58    943s] 			Cell ZMA2GSD is dont_touch but not dont_use
[05/28 12:39:58    943s] 			Cell ZMA2GSC is dont_touch but not dont_use
[05/28 12:39:58    943s] 			Cell ZMA2GSC is dont_touch but not dont_use
[05/28 12:39:58    943s] 			Cell YA2GSD is dont_touch but not dont_use
[05/28 12:39:58    943s] 			Cell YA2GSD is dont_touch but not dont_use
[05/28 12:39:58    943s] 			Cell YA2GSC is dont_touch but not dont_use
[05/28 12:39:58    943s] 			Cell YA2GSC is dont_touch but not dont_use
[05/28 12:39:58    943s] 			Cell XMD is dont_touch but not dont_use
[05/28 12:39:58    943s] 			Cell XMD is dont_touch but not dont_use
[05/28 12:39:58    943s] 			Cell XMC is dont_touch but not dont_use
[05/28 12:39:58    943s] 			Cell XMC is dont_touch but not dont_use
[05/28 12:39:58    943s] 			Cell PUI is dont_touch but not dont_use
[05/28 12:39:58    943s] 			Cell PUI is dont_touch but not dont_use
[05/28 12:39:58    943s] 			Cell PDIX is dont_touch but not dont_use
[05/28 12:39:58    943s] 			Cell PDIX is dont_touch but not dont_use
[05/28 12:39:58    943s] 			Cell PDI is dont_touch but not dont_use
[05/28 12:39:58    943s] 			Cell PDI is dont_touch but not dont_use
[05/28 12:39:58    943s] 			Cell BHD1 is dont_touch but not dont_use
[05/28 12:39:58    943s] 			Cell BHD1 is dont_touch but not dont_use
[05/28 12:39:58    943s] 	...
[05/28 12:39:58    943s] 	Reporting only the 20 first cells found...
[05/28 12:39:58    943s] 
[05/28 12:39:58    943s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1333.1M, totSessionCpu=0:15:44 **
[05/28 12:39:58    943s] *** optDesign -preCTS ***
[05/28 12:39:58    943s] DRC Margin: user margin 0.0; extra margin 0.2
[05/28 12:39:58    943s] Setup Target Slack: user slack 0; extra slack 0.0
[05/28 12:39:58    943s] Hold Target Slack: user slack 0
[05/28 12:39:58    943s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1706.9M
[05/28 12:39:58    943s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.022, MEM:1706.9M
[05/28 12:39:58    943s] Deleting Cell Server ...
[05/28 12:39:58    943s] Deleting Lib Analyzer.
[05/28 12:39:58    943s] Multi-VT timing optimization disabled based on library information.
[05/28 12:39:58    943s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 12:39:58    943s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 12:39:58    943s] Summary for sequential cells identification: 
[05/28 12:39:58    943s]   Identified SBFF number: 42
[05/28 12:39:58    943s]   Identified MBFF number: 0
[05/28 12:39:58    943s]   Identified SB Latch number: 0
[05/28 12:39:58    943s]   Identified MB Latch number: 0
[05/28 12:39:58    943s]   Not identified SBFF number: 10
[05/28 12:39:58    943s]   Not identified MBFF number: 0
[05/28 12:39:58    943s]   Not identified SB Latch number: 0
[05/28 12:39:58    943s]   Not identified MB Latch number: 0
[05/28 12:39:58    943s]   Number of sequential cells which are not FFs: 27
[05/28 12:39:58    943s]  Visiting view : av_func_mode_max
[05/28 12:39:58    943s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/28 12:39:58    943s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/28 12:39:58    943s]  Visiting view : av_scan_mode_max
[05/28 12:39:58    943s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/28 12:39:58    943s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/28 12:39:58    943s]  Visiting view : av_func_mode_min
[05/28 12:39:58    943s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/28 12:39:58    943s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/28 12:39:58    943s]  Visiting view : av_scan_mode_min
[05/28 12:39:58    943s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/28 12:39:58    943s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/28 12:39:58    943s]  Setting StdDelay to 53.60
[05/28 12:39:58    943s] Creating Cell Server, finished. 
[05/28 12:39:58    943s] 
[05/28 12:39:58    943s] Deleting Cell Server ...
[05/28 12:39:58    943s] 
[05/28 12:39:58    943s] Creating Lib Analyzer ...
[05/28 12:39:58    943s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 12:39:58    943s] Summary for sequential cells identification: 
[05/28 12:39:58    943s]   Identified SBFF number: 42
[05/28 12:39:58    943s]   Identified MBFF number: 0
[05/28 12:39:58    943s]   Identified SB Latch number: 0
[05/28 12:39:58    943s]   Identified MB Latch number: 0
[05/28 12:39:58    943s]   Not identified SBFF number: 10
[05/28 12:39:58    943s]   Not identified MBFF number: 0
[05/28 12:39:58    943s]   Not identified SB Latch number: 0
[05/28 12:39:58    943s]   Not identified MB Latch number: 0
[05/28 12:39:58    943s]   Number of sequential cells which are not FFs: 27
[05/28 12:39:58    943s]  Visiting view : av_func_mode_max
[05/28 12:39:58    943s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/28 12:39:58    943s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/28 12:39:58    943s]  Visiting view : av_scan_mode_max
[05/28 12:39:58    943s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/28 12:39:58    943s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/28 12:39:58    943s]  Visiting view : av_func_mode_min
[05/28 12:39:58    943s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/28 12:39:58    943s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/28 12:39:58    943s]  Visiting view : av_scan_mode_min
[05/28 12:39:58    943s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/28 12:39:58    943s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/28 12:39:58    943s]  Setting StdDelay to 53.60
[05/28 12:39:58    943s] Creating Cell Server, finished. 
[05/28 12:39:58    943s] 
[05/28 12:39:58    943s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:39:58    943s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 12:39:58    943s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 12:39:58    943s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 12:39:58    943s] 
[05/28 12:39:58    943s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:40:02    947s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:15:48 mem=1706.9M
[05/28 12:40:02    947s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:15:48 mem=1706.9M
[05/28 12:40:02    947s] Creating Lib Analyzer, finished. 
[05/28 12:40:02    947s] All LLGs are deleted
[05/28 12:40:02    947s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1706.9M
[05/28 12:40:02    947s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1706.9M
[05/28 12:40:02    947s] ### Creating LA Mngr. totSessionCpu=0:15:48 mem=1706.9M
[05/28 12:40:02    947s] ### Creating LA Mngr, finished. totSessionCpu=0:15:48 mem=1706.9M
[05/28 12:40:02    947s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1706.94 MB )
[05/28 12:40:02    947s] (I)       Started Loading and Dumping File ( Curr Mem: 1706.94 MB )
[05/28 12:40:02    947s] (I)       Reading DB...
[05/28 12:40:02    947s] (I)       Read data from FE... (mem=1706.9M)
[05/28 12:40:02    947s] (I)       Read nodes and places... (mem=1706.9M)
[05/28 12:40:02    947s] (I)       Number of ignored instance 0
[05/28 12:40:02    947s] (I)       Number of inbound cells 42
[05/28 12:40:02    947s] (I)       numMoveCells=18184, numMacros=303  numPads=30  numMultiRowHeightInsts=0
[05/28 12:40:02    947s] (I)       cell height: 5040, count: 18184
[05/28 12:40:02    947s] (I)       Done Read nodes and places (cpu=0.040s, mem=1713.3M)
[05/28 12:40:02    947s] (I)       Read nets... (mem=1713.3M)
[05/28 12:40:02    948s] (I)       Number of nets = 19663 ( 0 ignored )
[05/28 12:40:02    948s] (I)       Done Read nets (cpu=0.050s, mem=1719.8M)
[05/28 12:40:02    948s] (I)       Read rows... (mem=1719.8M)
[05/28 12:40:02    948s] (I)       rowRegion is not equal to core box, resetting core box
[05/28 12:40:02    948s] (I)       rowRegion : (220100, 220200) - (1129640, 1127400)
[05/28 12:40:02    948s] (I)       coreBox   : (220100, 220200) - (1129640, 1129960)
[05/28 12:40:02    948s] (I)       Done Read rows (cpu=0.000s, mem=1719.8M)
[05/28 12:40:02    948s] (I)       Identified Clock instances: Flop 3630, Clock buffer/inverter 0, Gate 0, Logic 1
[05/28 12:40:02    948s] (I)       Read module constraints... (mem=1719.8M)
[05/28 12:40:02    948s] (I)       Done Read module constraints (cpu=0.000s, mem=1719.8M)
[05/28 12:40:02    948s] (I)       Done Read data from FE (cpu=0.100s, mem=1719.8M)
[05/28 12:40:02    948s] (I)       before initializing RouteDB syMemory usage = 1719.8 MB
[05/28 12:40:02    948s] (I)       == Non-default Options ==
[05/28 12:40:02    948s] (I)       Maximum routing layer                              : 6
[05/28 12:40:02    948s] (I)       Buffering-aware routing                            : true
[05/28 12:40:02    948s] (I)       Spread congestion away from blockages              : true
[05/28 12:40:02    948s] (I)       Overflow penalty cost                              : 10
[05/28 12:40:02    948s] (I)       Punch through distance                             : 4642.740000
[05/28 12:40:02    948s] (I)       Source-to-sink ratio                               : 0.300000
[05/28 12:40:02    948s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/28 12:40:02    948s] (I)       Use row-based GCell size
[05/28 12:40:02    948s] (I)       GCell unit size  : 5040
[05/28 12:40:02    948s] (I)       GCell multiplier : 1
[05/28 12:40:02    948s] (I)       build grid graph
[05/28 12:40:02    948s] (I)       build grid graph start
[05/28 12:40:02    948s] [NR-eGR] Track table information for default rule: 
[05/28 12:40:02    948s] [NR-eGR] metal1 has no routable track
[05/28 12:40:02    948s] [NR-eGR] metal2 has single uniform track structure
[05/28 12:40:02    948s] [NR-eGR] metal3 has single uniform track structure
[05/28 12:40:02    948s] [NR-eGR] metal4 has single uniform track structure
[05/28 12:40:02    948s] [NR-eGR] metal5 has single uniform track structure
[05/28 12:40:02    948s] [NR-eGR] metal6 has single uniform track structure
[05/28 12:40:02    948s] (I)       build grid graph end
[05/28 12:40:02    948s] (I)       ===========================================================================
[05/28 12:40:02    948s] (I)       == Report All Rule Vias ==
[05/28 12:40:02    948s] (I)       ===========================================================================
[05/28 12:40:02    948s] (I)        Via Rule : (Default)
[05/28 12:40:02    948s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 12:40:02    948s] (I)       ---------------------------------------------------------------------------
[05/28 12:40:02    948s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/28 12:40:02    948s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/28 12:40:02    948s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/28 12:40:02    948s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/28 12:40:02    948s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/28 12:40:02    948s] (I)       ===========================================================================
[05/28 12:40:02    948s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1719.82 MB )
[05/28 12:40:02    948s] (I)       Num PG vias on layer 2 : 0
[05/28 12:40:02    948s] (I)       Num PG vias on layer 3 : 0
[05/28 12:40:02    948s] (I)       Num PG vias on layer 4 : 0
[05/28 12:40:02    948s] (I)       Num PG vias on layer 5 : 0
[05/28 12:40:02    948s] (I)       Num PG vias on layer 6 : 0
[05/28 12:40:02    948s] [NR-eGR] Read 32960 PG shapes
[05/28 12:40:02    948s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1719.82 MB )
[05/28 12:40:02    948s] [NR-eGR] #Routing Blockages  : 0
[05/28 12:40:02    948s] [NR-eGR] #Instance Blockages : 2061
[05/28 12:40:02    948s] [NR-eGR] #PG Blockages       : 32960
[05/28 12:40:02    948s] [NR-eGR] #Halo Blockages     : 0
[05/28 12:40:02    948s] [NR-eGR] #Boundary Blockages : 0
[05/28 12:40:02    948s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/28 12:40:02    948s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 12:40:02    948s] (I)       readDataFromPlaceDB
[05/28 12:40:02    948s] (I)       Read net information..
[05/28 12:40:02    948s] [NR-eGR] Read numTotalNets=19663  numIgnoredNets=0
[05/28 12:40:02    948s] (I)       Read testcase time = 0.020 seconds
[05/28 12:40:02    948s] 
[05/28 12:40:02    948s] (I)       early_global_route_priority property id does not exist.
[05/28 12:40:02    948s] (I)       Start initializing grid graph
[05/28 12:40:02    948s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/28 12:40:02    948s] (I)       End initializing grid graph
[05/28 12:40:02    948s] (I)       Model blockages into capacity
[05/28 12:40:02    948s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/28 12:40:02    948s] (I)       Started Modeling ( Curr Mem: 1724.17 MB )
[05/28 12:40:02    948s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/28 12:40:02    948s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/28 12:40:02    948s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/28 12:40:02    948s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/28 12:40:02    948s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/28 12:40:02    948s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1724.17 MB )
[05/28 12:40:02    948s] (I)       -- layer congestion ratio --
[05/28 12:40:02    948s] (I)       Layer 1 : 0.100000
[05/28 12:40:02    948s] (I)       Layer 2 : 0.700000
[05/28 12:40:02    948s] (I)       Layer 3 : 0.700000
[05/28 12:40:02    948s] (I)       Layer 4 : 0.700000
[05/28 12:40:02    948s] (I)       Layer 5 : 0.700000
[05/28 12:40:02    948s] (I)       Layer 6 : 0.700000
[05/28 12:40:02    948s] (I)       ----------------------------
[05/28 12:40:02    948s] (I)       Number of ignored nets = 0
[05/28 12:40:02    948s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 12:40:02    948s] (I)       Number of clock nets = 2.  Ignored: No
[05/28 12:40:02    948s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 12:40:02    948s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 12:40:02    948s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 12:40:02    948s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 12:40:02    948s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 12:40:02    948s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 12:40:02    948s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 12:40:02    948s] (I)       Constructing bin map
[05/28 12:40:02    948s] (I)       Initialize bin information with width=10080 height=10080
[05/28 12:40:02    948s] (I)       Done constructing bin map
[05/28 12:40:02    948s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 12:40:02    948s] (I)       Before initializing Early Global Route syMemory usage = 1724.2 MB
[05/28 12:40:02    948s] (I)       Ndr track 0 does not exist
[05/28 12:40:02    948s] (I)       ---------------------Grid Graph Info--------------------
[05/28 12:40:02    948s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/28 12:40:02    948s] (I)       Core area           : (220100, 220200) - (1129640, 1127400)
[05/28 12:40:02    948s] (I)       Site width          :   620  (dbu)
[05/28 12:40:02    948s] (I)       Row height          :  5040  (dbu)
[05/28 12:40:02    948s] (I)       GCell width         :  5040  (dbu)
[05/28 12:40:02    948s] (I)       GCell height        :  5040  (dbu)
[05/28 12:40:02    948s] (I)       Grid                :   268   268     6
[05/28 12:40:02    948s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/28 12:40:02    948s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/28 12:40:02    948s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/28 12:40:02    948s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/28 12:40:02    948s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/28 12:40:02    948s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/28 12:40:02    948s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/28 12:40:02    948s] (I)       First track coord   :     0   310   400   310   400  2170
[05/28 12:40:02    948s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/28 12:40:02    948s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/28 12:40:02    948s] (I)       Num of masks        :     1     1     1     1     1     1
[05/28 12:40:02    948s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/28 12:40:02    948s] (I)       --------------------------------------------------------
[05/28 12:40:02    948s] 
[05/28 12:40:02    948s] [NR-eGR] ============ Routing rule table ============
[05/28 12:40:02    948s] [NR-eGR] Rule id: 0  Nets: 19633 
[05/28 12:40:02    948s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 12:40:02    948s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/28 12:40:02    948s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:40:02    948s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:40:02    948s] [NR-eGR] ========================================
[05/28 12:40:02    948s] [NR-eGR] 
[05/28 12:40:02    948s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 12:40:02    948s] (I)       blocked tracks on layer2 : = 262711 / 583436 (45.03%)
[05/28 12:40:02    948s] (I)       blocked tracks on layer3 : = 251069 / 646148 (38.86%)
[05/28 12:40:02    948s] (I)       blocked tracks on layer4 : = 271960 / 583436 (46.61%)
[05/28 12:40:02    948s] (I)       blocked tracks on layer5 : = 294807 / 646148 (45.63%)
[05/28 12:40:02    948s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/28 12:40:02    948s] (I)       After initializing Early Global Route syMemory usage = 1727.1 MB
[05/28 12:40:02    948s] (I)       Finished Loading and Dumping File ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Reset routing kernel
[05/28 12:40:02    948s] (I)       Started Global Routing ( Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       ============= Initialization =============
[05/28 12:40:02    948s] (I)       totalPins=71025  totalGlobalPin=67424 (94.93%)
[05/28 12:40:02    948s] (I)       Started Net group 1 ( Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Started Build MST ( Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Generate topology with single threads
[05/28 12:40:02    948s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       total 2D Cap : 1503628 = (753051 H, 750577 V)
[05/28 12:40:02    948s] (I)       #blocked areas for congestion spreading : 20
[05/28 12:40:02    948s] [NR-eGR] Layer group 1: route 19633 net(s) in layer range [2, 6]
[05/28 12:40:02    948s] (I)       
[05/28 12:40:02    948s] (I)       ============  Phase 1a Route ============
[05/28 12:40:02    948s] (I)       Started Phase 1a ( Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Started Pattern routing ( Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 22
[05/28 12:40:02    948s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Usage: 172883 = (84537 H, 88346 V) = (11.23% H, 11.77% V) = (4.261e+05um H, 4.453e+05um V)
[05/28 12:40:02    948s] (I)       Finished Phase 1a ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       
[05/28 12:40:02    948s] (I)       ============  Phase 1b Route ============
[05/28 12:40:02    948s] (I)       Started Phase 1b ( Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Started Monotonic routing ( Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Usage: 172866 = (84520 H, 88346 V) = (11.22% H, 11.77% V) = (4.260e+05um H, 4.453e+05um V)
[05/28 12:40:02    948s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 8.712446e+05um
[05/28 12:40:02    948s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       
[05/28 12:40:02    948s] (I)       ============  Phase 1c Route ============
[05/28 12:40:02    948s] (I)       Started Phase 1c ( Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Started Two level routing ( Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Level2 Grid: 54 x 54
[05/28 12:40:02    948s] (I)       Started Two Level Routing ( Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Usage: 172866 = (84520 H, 88346 V) = (11.22% H, 11.77% V) = (4.260e+05um H, 4.453e+05um V)
[05/28 12:40:02    948s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       
[05/28 12:40:02    948s] (I)       ============  Phase 1d Route ============
[05/28 12:40:02    948s] (I)       Started Phase 1d ( Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Started Detoured routing ( Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Usage: 172869 = (84523 H, 88346 V) = (11.22% H, 11.77% V) = (4.260e+05um H, 4.453e+05um V)
[05/28 12:40:02    948s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       
[05/28 12:40:02    948s] (I)       ============  Phase 1e Route ============
[05/28 12:40:02    948s] (I)       Started Phase 1e ( Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Started Route legalization ( Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Usage: 172869 = (84523 H, 88346 V) = (11.22% H, 11.77% V) = (4.260e+05um H, 4.453e+05um V)
[05/28 12:40:02    948s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 8.712598e+05um
[05/28 12:40:02    948s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:02    948s] (I)       Started Layer assignment ( Curr Mem: 1727.05 MB )
[05/28 12:40:03    948s] (I)       Current Layer assignment [Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:03    948s] (I)       Running layer assignment with 1 threads
[05/28 12:40:03    948s] (I)       Finished Layer assignment ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:03    948s] (I)       Finished Net group 1 ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:03    948s] (I)       
[05/28 12:40:03    948s] (I)       ============  Phase 1l Route ============
[05/28 12:40:03    948s] (I)       Started Phase 1l ( Curr Mem: 1727.05 MB )
[05/28 12:40:03    948s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:03    948s] (I)       
[05/28 12:40:03    948s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 12:40:03    948s] [NR-eGR]                        OverCon            
[05/28 12:40:03    948s] [NR-eGR]                         #Gcell     %Gcell
[05/28 12:40:03    948s] [NR-eGR]       Layer                (2)    OverCon 
[05/28 12:40:03    948s] [NR-eGR] ----------------------------------------------
[05/28 12:40:03    948s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/28 12:40:03    948s] [NR-eGR]  metal2  (2)         2( 0.00%)   ( 0.00%) 
[05/28 12:40:03    948s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/28 12:40:03    948s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/28 12:40:03    948s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/28 12:40:03    948s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/28 12:40:03    948s] [NR-eGR] ----------------------------------------------
[05/28 12:40:03    948s] [NR-eGR] Total                2( 0.00%)   ( 0.00%) 
[05/28 12:40:03    948s] [NR-eGR] 
[05/28 12:40:03    948s] (I)       Finished Global Routing ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:03    948s] (I)       total 2D Cap : 1510060 = (754260 H, 755800 V)
[05/28 12:40:03    948s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/28 12:40:03    948s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 12:40:03    948s] (I)       ============= track Assignment ============
[05/28 12:40:03    948s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1727.05 MB )
[05/28 12:40:03    948s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:03    948s] (I)       Started Track Assignment ( Curr Mem: 1727.05 MB )
[05/28 12:40:03    948s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[05/28 12:40:03    948s] (I)       Running track assignment with 1 threads
[05/28 12:40:03    948s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:03    948s] (I)       Run Multi-thread track assignment
[05/28 12:40:03    948s] (I)       Finished Track Assignment ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:03    948s] [NR-eGR] Started Export DB wires ( Curr Mem: 1727.05 MB )
[05/28 12:40:03    948s] [NR-eGR] Started Export all nets ( Curr Mem: 1727.05 MB )
[05/28 12:40:03    949s] [NR-eGR] Finished Export all nets ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:03    949s] [NR-eGR] Started Set wire vias ( Curr Mem: 1727.05 MB )
[05/28 12:40:03    949s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:03    949s] [NR-eGR] Finished Export DB wires ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1727.05 MB )
[05/28 12:40:03    949s] [NR-eGR] --------------------------------------------------------------------------
[05/28 12:40:03    949s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 71025
[05/28 12:40:03    949s] [NR-eGR] metal2  (2V) length: 3.315975e+05um, number of vias: 100807
[05/28 12:40:03    949s] [NR-eGR] metal3  (3H) length: 3.923037e+05um, number of vias: 6794
[05/28 12:40:03    949s] [NR-eGR] metal4  (4V) length: 1.325405e+05um, number of vias: 1018
[05/28 12:40:03    949s] [NR-eGR] metal5  (5H) length: 4.373683e+04um, number of vias: 32
[05/28 12:40:03    949s] [NR-eGR] metal6  (6V) length: 3.301760e+03um, number of vias: 0
[05/28 12:40:03    949s] [NR-eGR] Total length: 9.034803e+05um, number of vias: 179676
[05/28 12:40:03    949s] [NR-eGR] --------------------------------------------------------------------------
[05/28 12:40:03    949s] [NR-eGR] Total eGR-routed clock nets wire length: 4.120027e+04um 
[05/28 12:40:03    949s] [NR-eGR] --------------------------------------------------------------------------
[05/28 12:40:04    949s] Saved RC grid cleaned up.
[05/28 12:40:04    949s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.39 sec, Real: 1.39 sec, Curr Mem: 1678.49 MB )
[05/28 12:40:04    949s] ### Creating LA Mngr. totSessionCpu=0:15:49 mem=1674.5M
[05/28 12:40:04    949s] LayerId::1 widthSet size::4
[05/28 12:40:04    949s] LayerId::2 widthSet size::4
[05/28 12:40:04    949s] LayerId::3 widthSet size::4
[05/28 12:40:04    949s] LayerId::4 widthSet size::4
[05/28 12:40:04    949s] LayerId::5 widthSet size::4
[05/28 12:40:04    949s] LayerId::6 widthSet size::2
[05/28 12:40:04    949s] Updating RC grid for preRoute extraction ...
[05/28 12:40:04    949s] Initializing multi-corner capacitance tables ... 
[05/28 12:40:04    949s] Initializing multi-corner resistance tables ...
[05/28 12:40:04    949s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:40:04    949s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.251812 ; uaWl: 1.000000 ; uaWlH: 0.198764 ; aWlH: 0.000000 ; Pmax: 0.832600 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/28 12:40:04    949s] ### Creating LA Mngr, finished. totSessionCpu=0:15:50 mem=1674.5M
[05/28 12:40:04    949s] Extraction called for design 'CHIP' of instances=18487 and nets=19959 using extraction engine 'preRoute' .
[05/28 12:40:04    949s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/28 12:40:04    949s] Type 'man IMPEXT-3530' for more detail.
[05/28 12:40:04    949s] PreRoute RC Extraction called for design CHIP.
[05/28 12:40:04    949s] RC Extraction called in multi-corner(2) mode.
[05/28 12:40:04    949s] RCMode: PreRoute
[05/28 12:40:04    949s]       RC Corner Indexes            0       1   
[05/28 12:40:04    949s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 12:40:04    949s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 12:40:04    949s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 12:40:04    949s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 12:40:04    949s] Shrink Factor                : 1.00000
[05/28 12:40:04    949s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 12:40:04    949s] Using capacitance table file ...
[05/28 12:40:04    949s] LayerId::1 widthSet size::4
[05/28 12:40:04    949s] LayerId::2 widthSet size::4
[05/28 12:40:04    949s] LayerId::3 widthSet size::4
[05/28 12:40:04    949s] LayerId::4 widthSet size::4
[05/28 12:40:04    949s] LayerId::5 widthSet size::4
[05/28 12:40:04    949s] LayerId::6 widthSet size::2
[05/28 12:40:04    949s] Updating RC grid for preRoute extraction ...
[05/28 12:40:04    949s] Initializing multi-corner capacitance tables ... 
[05/28 12:40:04    949s] Initializing multi-corner resistance tables ...
[05/28 12:40:04    949s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:40:04    949s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.251812 ; uaWl: 1.000000 ; uaWlH: 0.198764 ; aWlH: 0.000000 ; Pmax: 0.832600 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/28 12:40:04    950s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1674.488M)
[05/28 12:40:04    950s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1674.5M
[05/28 12:40:04    950s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1674.5M
[05/28 12:40:04    950s] Fast DP-INIT is on for default
[05/28 12:40:04    950s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.032, MEM:1674.5M
[05/28 12:40:04    950s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.040, MEM:1674.5M
[05/28 12:40:04    950s] Starting delay calculation for Setup views
[05/28 12:40:04    950s] #################################################################################
[05/28 12:40:04    950s] # Design Stage: PreRoute
[05/28 12:40:04    950s] # Design Name: CHIP
[05/28 12:40:04    950s] # Design Mode: 90nm
[05/28 12:40:04    950s] # Analysis Mode: MMMC Non-OCV 
[05/28 12:40:04    950s] # Parasitics Mode: No SPEF/RCDB
[05/28 12:40:04    950s] # Signoff Settings: SI Off 
[05/28 12:40:04    950s] #################################################################################
[05/28 12:40:06    951s] Calculate delays in BcWc mode...
[05/28 12:40:06    951s] Calculate delays in BcWc mode...
[05/28 12:40:06    951s] Topological Sorting (REAL = 0:00:00.0, MEM = 1685.3M, InitMEM = 1682.5M)
[05/28 12:40:06    951s] Start delay calculation (fullDC) (1 T). (MEM=1685.32)
[05/28 12:40:06    951s] End AAE Lib Interpolated Model. (MEM=1701.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:40:14    960s] Total number of fetched objects 19735
[05/28 12:40:15    960s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[05/28 12:40:15    960s] End delay calculation. (MEM=1717.57 CPU=0:00:07.2 REAL=0:00:07.0)
[05/28 12:40:15    960s] End delay calculation (fullDC). (MEM=1717.57 CPU=0:00:09.0 REAL=0:00:09.0)
[05/28 12:40:15    960s] *** CDM Built up (cpu=0:00:10.5  real=0:00:11.0  mem= 1717.6M) ***
[05/28 12:40:16    961s] *** Done Building Timing Graph (cpu=0:00:11.7 real=0:00:12.0 totSessionCpu=0:16:02 mem=1717.6M)
[05/28 12:40:17    962s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.087  |
|           TNS (ns):| -0.998  |
|    Violating Paths:|   38    |
|          All Paths:|  7260   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    964 (964)     |    -69     |    965 (965)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.004%
------------------------------------------------------------
**optDesign ... cpu = 0:00:24, real = 0:00:24, mem = 1333.5M, totSessionCpu=0:16:03 **
[05/28 12:40:17    962s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/28 12:40:17    962s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:40:17    962s] ### Creating PhyDesignMc. totSessionCpu=0:16:03 mem=1688.8M
[05/28 12:40:17    962s] OPERPROF: Starting DPlace-Init at level 1, MEM:1688.8M
[05/28 12:40:17    962s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:40:17    962s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1688.8M
[05/28 12:40:17    962s] OPERPROF:     Starting CMU at level 3, MEM:1688.8M
[05/28 12:40:17    962s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1688.8M
[05/28 12:40:17    962s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1688.8M
[05/28 12:40:17    962s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1688.8MB).
[05/28 12:40:17    962s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.072, MEM:1688.8M
[05/28 12:40:17    962s] TotalInstCnt at PhyDesignMc Initialization: 18,184
[05/28 12:40:17    962s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:03 mem=1688.8M
[05/28 12:40:17    963s] TotalInstCnt at PhyDesignMc Destruction: 18,184
[05/28 12:40:17    963s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:40:17    963s] ### Creating PhyDesignMc. totSessionCpu=0:16:03 mem=1688.8M
[05/28 12:40:17    963s] OPERPROF: Starting DPlace-Init at level 1, MEM:1688.8M
[05/28 12:40:17    963s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:40:17    963s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1688.8M
[05/28 12:40:17    963s] OPERPROF:     Starting CMU at level 3, MEM:1688.8M
[05/28 12:40:17    963s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1688.8M
[05/28 12:40:17    963s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.024, MEM:1688.8M
[05/28 12:40:17    963s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1688.8MB).
[05/28 12:40:17    963s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.046, MEM:1688.8M
[05/28 12:40:17    963s] TotalInstCnt at PhyDesignMc Initialization: 18,184
[05/28 12:40:17    963s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:03 mem=1688.8M
[05/28 12:40:17    963s] TotalInstCnt at PhyDesignMc Destruction: 18,184
[05/28 12:40:17    963s] *** Starting optimizing excluded clock nets MEM= 1688.8M) ***
[05/28 12:40:17    963s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1688.8M) ***
[05/28 12:40:17    963s] The useful skew maximum allowed delay set by user is: 1
[05/28 12:40:21    966s] Deleting Lib Analyzer.
[05/28 12:40:21    966s] 
[05/28 12:40:21    966s] Optimization is working on the following views:
[05/28 12:40:21    966s]   Setup views: av_scan_mode_max 
[05/28 12:40:21    966s]   Hold  views: av_func_mode_min av_scan_mode_min 
[05/28 12:40:21    966s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 12:40:21    966s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:40:21    966s] Info: 30 io nets excluded
[05/28 12:40:21    966s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:40:21    966s] ### Creating LA Mngr. totSessionCpu=0:16:07 mem=1688.8M
[05/28 12:40:21    966s] ### Creating LA Mngr, finished. totSessionCpu=0:16:07 mem=1688.8M
[05/28 12:40:21    966s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:06.7/0:51:17.7 (0.3), mem = 1688.8M
[05/28 12:40:21    966s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.10
[05/28 12:40:21    966s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:40:21    966s] ### Creating PhyDesignMc. totSessionCpu=0:16:07 mem=1696.8M
[05/28 12:40:21    966s] OPERPROF: Starting DPlace-Init at level 1, MEM:1696.8M
[05/28 12:40:21    966s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:40:21    966s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1696.8M
[05/28 12:40:21    966s] OPERPROF:     Starting CMU at level 3, MEM:1696.8M
[05/28 12:40:21    966s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1696.8M
[05/28 12:40:21    966s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.024, MEM:1696.8M
[05/28 12:40:21    966s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1696.8MB).
[05/28 12:40:21    966s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:1696.8M
[05/28 12:40:21    966s] TotalInstCnt at PhyDesignMc Initialization: 18,184
[05/28 12:40:21    966s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:07 mem=1696.8M
[05/28 12:40:21    966s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:40:21    966s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:40:21    967s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:40:21    967s] 
[05/28 12:40:21    967s] Creating Lib Analyzer ...
[05/28 12:40:21    967s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:40:21    967s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 12:40:21    967s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 12:40:21    967s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 12:40:21    967s] 
[05/28 12:40:21    967s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:40:25    970s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:11 mem=1805.0M
[05/28 12:40:25    970s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:11 mem=1805.0M
[05/28 12:40:25    970s] Creating Lib Analyzer, finished. 
[05/28 12:40:25    970s] 
[05/28 12:40:25    970s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/28 12:40:27    972s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1824.1M
[05/28 12:40:27    972s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1824.1M
[05/28 12:40:27    972s] 
[05/28 12:40:27    972s] Netlist preparation processing... 
[05/28 12:40:27    972s] Removed 0 instance
[05/28 12:40:27    972s] *info: Marking 0 isolation instances dont touch
[05/28 12:40:27    972s] *info: Marking 0 level shifter instances dont touch
[05/28 12:40:27    972s] TotalInstCnt at PhyDesignMc Destruction: 18,184
[05/28 12:40:27    972s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.10
[05/28 12:40:27    972s] *** AreaOpt [finish] : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:16:12.9/0:51:23.9 (0.3), mem = 1805.0M
[05/28 12:40:27    972s] 
[05/28 12:40:27    972s] =============================================================================================
[05/28 12:40:27    972s]  Step TAT Report for SimplifyNetlist #2
[05/28 12:40:27    972s] =============================================================================================
[05/28 12:40:27    972s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:40:27    972s] ---------------------------------------------------------------------------------------------
[05/28 12:40:27    972s] [ LibAnalyzerInit        ]      1   0:00:03.6  (  57.4 % )     0:00:03.6 /  0:00:03.6    1.0
[05/28 12:40:27    972s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:40:27    972s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.1    1.0
[05/28 12:40:27    972s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.2 % )     0:00:03.7 /  0:00:03.7    1.0
[05/28 12:40:27    972s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   3.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:40:27    972s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:40:27    972s] [ MISC                   ]          0:00:02.2  (  35.1 % )     0:00:02.2 /  0:00:02.2    1.0
[05/28 12:40:27    972s] ---------------------------------------------------------------------------------------------
[05/28 12:40:27    972s]  SimplifyNetlist #2 TOTAL           0:00:06.3  ( 100.0 % )     0:00:06.3 /  0:00:06.3    1.0
[05/28 12:40:27    972s] ---------------------------------------------------------------------------------------------
[05/28 12:40:27    972s] 
[05/28 12:40:27    972s] Deleting Lib Analyzer.
[05/28 12:40:27    972s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[05/28 12:40:27    972s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:40:27    972s] Info: 30 io nets excluded
[05/28 12:40:27    972s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:40:27    972s] ### Creating LA Mngr. totSessionCpu=0:16:13 mem=1751.0M
[05/28 12:40:27    972s] ### Creating LA Mngr, finished. totSessionCpu=0:16:13 mem=1751.0M
[05/28 12:40:27    972s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/28 12:40:27    972s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:40:27    972s] ### Creating PhyDesignMc. totSessionCpu=0:16:13 mem=1770.1M
[05/28 12:40:27    972s] OPERPROF: Starting DPlace-Init at level 1, MEM:1770.1M
[05/28 12:40:27    972s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:40:27    972s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1770.1M
[05/28 12:40:27    973s] OPERPROF:     Starting CMU at level 3, MEM:1770.1M
[05/28 12:40:27    973s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1770.1M
[05/28 12:40:27    973s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.028, MEM:1770.1M
[05/28 12:40:27    973s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1770.1MB).
[05/28 12:40:27    973s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.052, MEM:1770.1M
[05/28 12:40:27    973s] TotalInstCnt at PhyDesignMc Initialization: 18,184
[05/28 12:40:27    973s] ### Creating PhyDesignMc, finished. totSessionCpu=0:16:13 mem=1770.1M
[05/28 12:40:27    973s] Begin: Area Reclaim Optimization
[05/28 12:40:27    973s] 
[05/28 12:40:27    973s] Creating Lib Analyzer ...
[05/28 12:40:27    973s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:40:27    973s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 12:40:27    973s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 12:40:27    973s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 12:40:27    973s] 
[05/28 12:40:27    973s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:40:31    976s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:16:17 mem=1770.1M
[05/28 12:40:31    976s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:16:17 mem=1770.1M
[05/28 12:40:31    976s] Creating Lib Analyzer, finished. 
[05/28 12:40:31    976s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:16.7/0:51:27.7 (0.3), mem = 1770.1M
[05/28 12:40:31    976s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.11
[05/28 12:40:31    976s] 
[05/28 12:40:31    976s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/28 12:40:32    978s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1770.1M
[05/28 12:40:32    978s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1770.1M
[05/28 12:40:32    978s] Reclaim Optimization WNS Slack -0.087  TNS Slack -0.998 Density 63.00
[05/28 12:40:32    978s] +----------+---------+--------+--------+------------+--------+
[05/28 12:40:32    978s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 12:40:32    978s] +----------+---------+--------+--------+------------+--------+
[05/28 12:40:32    978s] |    63.00%|        -|  -0.087|  -0.998|   0:00:00.0| 1770.1M|
[05/28 12:40:32    978s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:40:32    978s] Info: 30 io nets excluded
[05/28 12:40:32    978s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:41:14   1019s] |    63.00%|        0|  -0.087|  -0.998|   0:00:42.0| 1808.3M|
[05/28 12:41:14   1019s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/28 12:41:15   1020s] |    63.00%|        0|  -0.087|  -0.998|   0:00:01.0| 1808.3M|
[05/28 12:41:17   1022s] |    63.00%|        4|  -0.087|  -0.998|   0:00:02.0| 1808.3M|
[05/28 12:41:17   1022s] |    63.00%|        0|  -0.087|  -0.998|   0:00:00.0| 1808.3M|
[05/28 12:41:17   1022s] +----------+---------+--------+--------+------------+--------+
[05/28 12:41:17   1022s] Reclaim Optimization End WNS Slack -0.087  TNS Slack -0.998 Density 63.00
[05/28 12:41:17   1022s] 
[05/28 12:41:17   1022s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
[05/28 12:41:17   1022s] --------------------------------------------------------------
[05/28 12:41:17   1022s] |                                   | Total     | Sequential |
[05/28 12:41:17   1022s] --------------------------------------------------------------
[05/28 12:41:17   1022s] | Num insts resized                 |       2  |       1    |
[05/28 12:41:17   1022s] | Num insts undone                  |       2  |       0    |
[05/28 12:41:17   1022s] | Num insts Downsized               |       2  |       1    |
[05/28 12:41:17   1022s] | Num insts Samesized               |       0  |       0    |
[05/28 12:41:17   1022s] | Num insts Upsized                 |       0  |       0    |
[05/28 12:41:17   1022s] | Num multiple commits+uncommits    |       0  |       -    |
[05/28 12:41:17   1022s] --------------------------------------------------------------
[05/28 12:41:17   1022s] Bottom Preferred Layer:
[05/28 12:41:17   1022s]     None
[05/28 12:41:17   1022s] Via Pillar Rule:
[05/28 12:41:17   1022s]     None
[05/28 12:41:17   1022s] End: Core Area Reclaim Optimization (cpu = 0:00:49.6) (real = 0:00:50.0) **
[05/28 12:41:17   1022s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.11
[05/28 12:41:17   1022s] *** AreaOpt [finish] : cpu/real = 0:00:46.0/0:00:46.0 (1.0), totSession cpu/real = 0:17:02.8/0:52:13.7 (0.3), mem = 1808.3M
[05/28 12:41:17   1022s] 
[05/28 12:41:17   1022s] =============================================================================================
[05/28 12:41:17   1022s]  Step TAT Report for AreaOpt #4
[05/28 12:41:17   1022s] =============================================================================================
[05/28 12:41:17   1022s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:41:17   1022s] ---------------------------------------------------------------------------------------------
[05/28 12:41:17   1022s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 12:41:17   1022s] [ LibAnalyzerInit        ]      1   0:00:03.6  (   7.3 % )     0:00:03.6 /  0:00:03.6    1.0
[05/28 12:41:17   1022s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:41:17   1022s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 12:41:17   1022s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:41:17   1022s] [ OptSingleIteration     ]      4   0:00:00.2  (   0.4 % )     0:00:44.0 /  0:00:44.0    1.0
[05/28 12:41:17   1022s] [ OptGetWeight           ]    168   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.1
[05/28 12:41:17   1022s] [ OptEval                ]    168   0:00:43.0  (  86.7 % )     0:00:43.0 /  0:00:43.0    1.0
[05/28 12:41:17   1022s] [ OptCommit              ]    168   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 12:41:17   1022s] [ IncrTimingUpdate       ]      6   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.4    1.0
[05/28 12:41:17   1022s] [ PostCommitDelayCalc    ]    170   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.1
[05/28 12:41:17   1022s] [ MISC                   ]          0:00:01.7  (   3.4 % )     0:00:01.7 /  0:00:01.7    1.0
[05/28 12:41:17   1022s] ---------------------------------------------------------------------------------------------
[05/28 12:41:17   1022s]  AreaOpt #4 TOTAL                   0:00:49.6  ( 100.0 % )     0:00:49.6 /  0:00:49.6    1.0
[05/28 12:41:17   1022s] ---------------------------------------------------------------------------------------------
[05/28 12:41:17   1022s] 
[05/28 12:41:17   1022s] Executing incremental physical updates
[05/28 12:41:17   1022s] Executing incremental physical updates
[05/28 12:41:17   1022s] TotalInstCnt at PhyDesignMc Destruction: 18,184
[05/28 12:41:17   1022s] End: Area Reclaim Optimization (cpu=0:00:50, real=0:00:50, mem=1748.18M, totSessionCpu=0:17:03).
[05/28 12:41:17   1023s] Deleting Lib Analyzer.
[05/28 12:41:17   1023s] Begin: GigaOpt high fanout net optimization
[05/28 12:41:17   1023s] GigaOpt HFN: use maxLocalDensity 1.2
[05/28 12:41:17   1023s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/28 12:41:17   1023s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:41:17   1023s] Info: 30 io nets excluded
[05/28 12:41:17   1023s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:41:17   1023s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:03.3/0:52:14.2 (0.3), mem = 1748.2M
[05/28 12:41:17   1023s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.12
[05/28 12:41:17   1023s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:41:17   1023s] ### Creating PhyDesignMc. totSessionCpu=0:17:03 mem=1748.2M
[05/28 12:41:17   1023s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 12:41:17   1023s] OPERPROF: Starting DPlace-Init at level 1, MEM:1748.2M
[05/28 12:41:17   1023s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:41:17   1023s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1748.2M
[05/28 12:41:17   1023s] OPERPROF:     Starting CMU at level 3, MEM:1748.2M
[05/28 12:41:17   1023s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1748.2M
[05/28 12:41:17   1023s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.031, MEM:1748.2M
[05/28 12:41:17   1023s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1748.2MB).
[05/28 12:41:17   1023s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.056, MEM:1748.2M
[05/28 12:41:17   1023s] TotalInstCnt at PhyDesignMc Initialization: 18,184
[05/28 12:41:17   1023s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:03 mem=1748.2M
[05/28 12:41:17   1023s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:41:18   1023s] 
[05/28 12:41:18   1023s] Creating Lib Analyzer ...
[05/28 12:41:18   1023s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:41:18   1023s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 12:41:18   1023s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 12:41:18   1023s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 12:41:18   1023s] 
[05/28 12:41:18   1023s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:41:21   1026s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:07 mem=1750.2M
[05/28 12:41:21   1026s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:07 mem=1750.2M
[05/28 12:41:21   1026s] Creating Lib Analyzer, finished. 
[05/28 12:41:21   1026s] 
[05/28 12:41:21   1026s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[05/28 12:41:24   1030s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 12:41:24   1030s] TotalInstCnt at PhyDesignMc Destruction: 18,184
[05/28 12:41:24   1030s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.12
[05/28 12:41:24   1030s] *** DrvOpt [finish] : cpu/real = 0:00:06.9/0:00:06.9 (1.0), totSession cpu/real = 0:17:10.2/0:52:21.1 (0.3), mem = 1750.2M
[05/28 12:41:24   1030s] 
[05/28 12:41:24   1030s] =============================================================================================
[05/28 12:41:24   1030s]  Step TAT Report for DrvOpt #4
[05/28 12:41:24   1030s] =============================================================================================
[05/28 12:41:24   1030s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:41:24   1030s] ---------------------------------------------------------------------------------------------
[05/28 12:41:24   1030s] [ LibAnalyzerInit        ]      1   0:00:03.1  (  44.1 % )     0:00:03.1 /  0:00:03.1    1.0
[05/28 12:41:24   1030s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:41:24   1030s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:41:24   1030s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.1 % )     0:00:03.2 /  0:00:03.2    1.0
[05/28 12:41:24   1030s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:41:24   1030s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:41:24   1030s] [ MISC                   ]          0:00:03.7  (  52.4 % )     0:00:03.7 /  0:00:03.7    1.0
[05/28 12:41:24   1030s] ---------------------------------------------------------------------------------------------
[05/28 12:41:24   1030s]  DrvOpt #4 TOTAL                    0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:07.0    1.0
[05/28 12:41:24   1030s] ---------------------------------------------------------------------------------------------
[05/28 12:41:24   1030s] 
[05/28 12:41:24   1030s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/28 12:41:24   1030s] End: GigaOpt high fanout net optimization
[05/28 12:41:24   1030s] Begin: GigaOpt DRV Optimization
[05/28 12:41:24   1030s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/28 12:41:24   1030s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:41:24   1030s] Info: 30 io nets excluded
[05/28 12:41:24   1030s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:41:24   1030s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:10.3/0:52:21.2 (0.3), mem = 1750.2M
[05/28 12:41:24   1030s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.13
[05/28 12:41:24   1030s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:41:24   1030s] ### Creating PhyDesignMc. totSessionCpu=0:17:10 mem=1750.2M
[05/28 12:41:24   1030s] OPERPROF: Starting DPlace-Init at level 1, MEM:1750.2M
[05/28 12:41:24   1030s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:41:24   1030s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1750.2M
[05/28 12:41:24   1030s] OPERPROF:     Starting CMU at level 3, MEM:1750.2M
[05/28 12:41:24   1030s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1750.2M
[05/28 12:41:24   1030s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.024, MEM:1750.2M
[05/28 12:41:24   1030s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1750.2MB).
[05/28 12:41:24   1030s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:1750.2M
[05/28 12:41:24   1030s] TotalInstCnt at PhyDesignMc Initialization: 18,184
[05/28 12:41:24   1030s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:10 mem=1750.2M
[05/28 12:41:25   1030s] 
[05/28 12:41:25   1030s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[05/28 12:41:28   1034s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1769.3M
[05/28 12:41:28   1034s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1769.3M
[05/28 12:41:28   1034s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 12:41:28   1034s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/28 12:41:28   1034s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 12:41:28   1034s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/28 12:41:28   1034s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 12:41:29   1034s] Info: violation cost 2581.492920 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 2581.492920, fanout count = 0.000000, glitch 0.000000)
[05/28 12:41:29   1034s] |     0|     0|     0.00|     0|     0|     0.00|   964|   964|     0|     0|    -0.09|    -1.00|       0|       0|       0|  63.00|          |         |
[05/28 12:41:58   1063s] Info: violation cost 0.187393 (cap = 0.042791, tran = 0.144602, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 12:41:58   1063s] |     1|     7|    -0.05|     1|     1|    -0.01|     0|     0|     0|     0|    -6.03| -6093.32|    2752|    1481|      45|  68.26| 0:00:29.0|  1815.5M|
[05/28 12:41:58   1063s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 12:41:58   1063s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -6.03| -6093.32|       0|       0|       1|  68.26| 0:00:00.0|  1815.5M|
[05/28 12:41:58   1063s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 12:41:58   1063s] Bottom Preferred Layer:
[05/28 12:41:58   1063s]     None
[05/28 12:41:58   1063s] Via Pillar Rule:
[05/28 12:41:58   1063s]     None
[05/28 12:41:58   1063s] 
[05/28 12:41:58   1063s] *** Finish DRV Fixing (cpu=0:00:29.5 real=0:00:30.0 mem=1815.5M) ***
[05/28 12:41:58   1063s] 
[05/28 12:41:58   1063s] TotalInstCnt at PhyDesignMc Destruction: 22,417
[05/28 12:41:58   1063s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.13
[05/28 12:41:58   1063s] *** DrvOpt [finish] : cpu/real = 0:00:33.4/0:00:33.4 (1.0), totSession cpu/real = 0:17:43.7/0:52:54.5 (0.3), mem = 1796.4M
[05/28 12:41:58   1063s] 
[05/28 12:41:58   1063s] =============================================================================================
[05/28 12:41:58   1063s]  Step TAT Report for DrvOpt #5
[05/28 12:41:58   1063s] =============================================================================================
[05/28 12:41:58   1063s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:41:58   1063s] ---------------------------------------------------------------------------------------------
[05/28 12:41:58   1063s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:41:58   1063s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:41:58   1063s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:41:58   1063s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 12:41:58   1063s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:41:58   1063s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:28.7 /  0:00:28.7    1.0
[05/28 12:41:58   1063s] [ OptGetWeight           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:41:58   1063s] [ OptEval                ]      6   0:00:06.4  (  19.1 % )     0:00:06.4 /  0:00:06.4    1.0
[05/28 12:41:58   1063s] [ OptCommit              ]      6   0:00:01.7  (   5.1 % )     0:00:01.7 /  0:00:01.7    1.0
[05/28 12:41:58   1063s] [ IncrTimingUpdate       ]      6   0:00:04.5  (  13.4 % )     0:00:04.5 /  0:00:04.5    1.0
[05/28 12:41:58   1063s] [ PostCommitDelayCalc    ]      6   0:00:16.1  (  48.2 % )     0:00:16.1 /  0:00:16.1    1.0
[05/28 12:41:58   1063s] [ DrvFindVioNets         ]      3   0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 12:41:58   1063s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[05/28 12:41:58   1063s] [ MISC                   ]          0:00:03.8  (  11.3 % )     0:00:03.8 /  0:00:03.8    1.0
[05/28 12:41:58   1063s] ---------------------------------------------------------------------------------------------
[05/28 12:41:58   1063s]  DrvOpt #5 TOTAL                    0:00:33.4  ( 100.0 % )     0:00:33.4 /  0:00:33.5    1.0
[05/28 12:41:58   1063s] ---------------------------------------------------------------------------------------------
[05/28 12:41:58   1063s] 
[05/28 12:41:58   1063s] End: GigaOpt DRV Optimization
[05/28 12:41:58   1063s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/28 12:41:58   1063s] **optDesign ... cpu = 0:02:05, real = 0:02:05, mem = 1406.5M, totSessionCpu=0:17:44 **
[05/28 12:41:58   1064s] 
[05/28 12:41:58   1064s] Active setup views:
[05/28 12:41:58   1064s]  av_scan_mode_max
[05/28 12:41:58   1064s]   Dominating endpoints: 0
[05/28 12:41:58   1064s]   Dominating TNS: -0.000
[05/28 12:41:58   1064s] 
[05/28 12:41:58   1064s] Deleting Lib Analyzer.
[05/28 12:41:58   1064s] Begin: GigaOpt Global Optimization
[05/28 12:41:58   1064s] *info: use new DP (enabled)
[05/28 12:41:58   1064s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/28 12:41:58   1064s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:41:58   1064s] Info: 30 io nets excluded
[05/28 12:41:58   1064s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:41:58   1064s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:44.1/0:52:55.0 (0.3), mem = 1758.4M
[05/28 12:41:58   1064s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.14
[05/28 12:41:58   1064s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:41:58   1064s] ### Creating PhyDesignMc. totSessionCpu=0:17:44 mem=1758.4M
[05/28 12:41:58   1064s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 12:41:58   1064s] OPERPROF: Starting DPlace-Init at level 1, MEM:1758.4M
[05/28 12:41:58   1064s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:41:58   1064s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1758.4M
[05/28 12:41:58   1064s] OPERPROF:     Starting CMU at level 3, MEM:1758.4M
[05/28 12:41:58   1064s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1758.4M
[05/28 12:41:58   1064s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:1758.4M
[05/28 12:41:58   1064s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1758.4MB).
[05/28 12:41:58   1064s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.066, MEM:1758.4M
[05/28 12:41:58   1064s] TotalInstCnt at PhyDesignMc Initialization: 22,417
[05/28 12:41:58   1064s] ### Creating PhyDesignMc, finished. totSessionCpu=0:17:44 mem=1758.4M
[05/28 12:41:58   1064s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:41:58   1064s] 
[05/28 12:41:58   1064s] Creating Lib Analyzer ...
[05/28 12:41:58   1064s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:41:59   1064s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 12:41:59   1064s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 12:41:59   1064s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 12:41:59   1064s] 
[05/28 12:41:59   1064s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:42:01   1067s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:17:47 mem=1758.4M
[05/28 12:42:01   1067s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:17:47 mem=1758.4M
[05/28 12:42:01   1067s] Creating Lib Analyzer, finished. 
[05/28 12:42:01   1067s] 
[05/28 12:42:01   1067s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/28 12:42:10   1075s] *info: 30 io nets excluded
[05/28 12:42:10   1075s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:42:10   1075s] *info: 2 clock nets excluded
[05/28 12:42:10   1075s] *info: 2 special nets excluded.
[05/28 12:42:10   1075s] *info: 296 no-driver nets excluded.
[05/28 12:42:12   1078s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1777.5M
[05/28 12:42:12   1078s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1777.5M
[05/28 12:42:13   1078s] ** GigaOpt Global Opt WNS Slack -6.028  TNS Slack -6093.315 
[05/28 12:42:13   1078s] +--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:42:13   1078s] |  WNS   |   TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/28 12:42:13   1078s] +--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:42:13   1078s] |  -6.028|-6093.315|    68.26%|   0:00:00.0| 1777.5M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/cf_mat_r_reg[1][8]/D      |
[05/28 12:42:30   1095s] |  -1.172|  -26.217|    67.03%|   0:00:17.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/28 12:42:33   1098s] |  -1.172|  -25.099|    67.08%|   0:00:03.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/28 12:42:33   1099s] |  -1.172|  -25.099|    67.08%|   0:00:00.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/28 12:42:36   1102s] |  -0.407|   -4.779|    67.16%|   0:00:03.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:42:39   1104s] |  -0.235|   -0.859|    67.14%|   0:00:03.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:42:39   1105s] |  -0.235|   -0.859|    67.14%|   0:00:00.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:42:39   1105s] |  -0.235|   -0.859|    67.14%|   0:00:00.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:42:40   1105s] |  -0.126|   -0.538|    67.15%|   0:00:01.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:42:40   1106s] |  -0.111|   -0.506|    67.15%|   0:00:00.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:42:41   1106s] |  -0.111|   -0.506|    67.15%|   0:00:01.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:42:41   1106s] |  -0.111|   -0.506|    67.15%|   0:00:00.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:42:41   1106s] |  -0.111|   -0.214|    67.16%|   0:00:00.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:42:41   1106s] |  -0.111|   -0.214|    67.16%|   0:00:00.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:42:41   1106s] |  -0.111|   -0.214|    67.16%|   0:00:00.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:42:41   1106s] |  -0.111|   -0.214|    67.16%|   0:00:00.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 12:42:41   1106s] |  -0.000|   -0.000|    67.16%|   0:00:00.0| 1819.0M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/28 12:42:41   1107s] |   0.000|    0.000|    67.16%|   0:00:00.0| 1819.0M|              NA|       NA| NA                                                 |
[05/28 12:42:41   1107s] +--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:42:41   1107s] 
[05/28 12:42:41   1107s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:28.4 real=0:00:28.0 mem=1819.0M) ***
[05/28 12:42:41   1107s] 
[05/28 12:42:41   1107s] *** Finish pre-CTS Setup Fixing (cpu=0:00:28.4 real=0:00:28.0 mem=1819.0M) ***
[05/28 12:42:41   1107s] Bottom Preferred Layer:
[05/28 12:42:41   1107s]     None
[05/28 12:42:41   1107s] Via Pillar Rule:
[05/28 12:42:41   1107s]     None
[05/28 12:42:41   1107s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/28 12:42:41   1107s] TotalInstCnt at PhyDesignMc Destruction: 21,316
[05/28 12:42:41   1107s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.14
[05/28 12:42:41   1107s] *** SetupOpt [finish] : cpu/real = 0:00:43.2/0:00:43.2 (1.0), totSession cpu/real = 0:18:27.3/0:53:38.1 (0.3), mem = 1799.9M
[05/28 12:42:41   1107s] 
[05/28 12:42:41   1107s] =============================================================================================
[05/28 12:42:41   1107s]  Step TAT Report for GlobalOpt #2
[05/28 12:42:41   1107s] =============================================================================================
[05/28 12:42:41   1107s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:42:41   1107s] ---------------------------------------------------------------------------------------------
[05/28 12:42:41   1107s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.3    1.0
[05/28 12:42:41   1107s] [ LibAnalyzerInit        ]      1   0:00:03.0  (   7.1 % )     0:00:03.0 /  0:00:03.0    1.0
[05/28 12:42:41   1107s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:42:41   1107s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.1
[05/28 12:42:41   1107s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:03.1 /  0:00:03.1    1.0
[05/28 12:42:41   1107s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:42:41   1107s] [ TransformInit          ]      1   0:00:10.6  (  24.6 % )     0:00:10.6 /  0:00:10.6    1.0
[05/28 12:42:41   1107s] [ OptSingleIteration     ]     17   0:00:00.1  (   0.2 % )     0:00:28.2 /  0:00:28.2    1.0
[05/28 12:42:41   1107s] [ OptGetWeight           ]     17   0:00:03.0  (   7.0 % )     0:00:03.0 /  0:00:03.0    1.0
[05/28 12:42:41   1107s] [ OptEval                ]     17   0:00:10.6  (  24.6 % )     0:00:10.6 /  0:00:10.6    1.0
[05/28 12:42:41   1107s] [ OptCommit              ]     17   0:00:01.0  (   2.2 % )     0:00:01.0 /  0:00:00.9    1.0
[05/28 12:42:41   1107s] [ IncrTimingUpdate       ]      9   0:00:02.3  (   5.4 % )     0:00:02.3 /  0:00:02.3    1.0
[05/28 12:42:41   1107s] [ PostCommitDelayCalc    ]     17   0:00:06.0  (  13.9 % )     0:00:06.0 /  0:00:06.0    1.0
[05/28 12:42:41   1107s] [ SetupOptGetWorkingSet  ]     17   0:00:01.8  (   4.1 % )     0:00:01.8 /  0:00:01.8    1.0
[05/28 12:42:41   1107s] [ SetupOptGetActiveNode  ]     17   0:00:01.1  (   2.5 % )     0:00:01.1 /  0:00:01.1    1.0
[05/28 12:42:41   1107s] [ SetupOptSlackGraph     ]     17   0:00:02.4  (   5.6 % )     0:00:02.4 /  0:00:02.4    1.0
[05/28 12:42:41   1107s] [ MISC                   ]          0:00:00.8  (   1.8 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 12:42:41   1107s] ---------------------------------------------------------------------------------------------
[05/28 12:42:41   1107s]  GlobalOpt #2 TOTAL                 0:00:43.2  ( 100.0 % )     0:00:43.2 /  0:00:43.2    1.0
[05/28 12:42:41   1107s] ---------------------------------------------------------------------------------------------
[05/28 12:42:41   1107s] 
[05/28 12:42:41   1107s] End: GigaOpt Global Optimization
[05/28 12:42:41   1107s] *** Timing Is met
[05/28 12:42:41   1107s] *** Check timing (0:00:00.0)
[05/28 12:42:41   1107s] Deleting Lib Analyzer.
[05/28 12:42:41   1107s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/28 12:42:41   1107s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:42:41   1107s] Info: 30 io nets excluded
[05/28 12:42:41   1107s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:42:41   1107s] ### Creating LA Mngr. totSessionCpu=0:18:27 mem=1756.9M
[05/28 12:42:41   1107s] ### Creating LA Mngr, finished. totSessionCpu=0:18:27 mem=1756.9M
[05/28 12:42:41   1107s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/28 12:42:41   1107s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:42:41   1107s] ### Creating PhyDesignMc. totSessionCpu=0:18:27 mem=1776.0M
[05/28 12:42:41   1107s] OPERPROF: Starting DPlace-Init at level 1, MEM:1776.0M
[05/28 12:42:41   1107s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:42:41   1107s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1776.0M
[05/28 12:42:41   1107s] OPERPROF:     Starting CMU at level 3, MEM:1776.0M
[05/28 12:42:41   1107s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1776.0M
[05/28 12:42:41   1107s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1776.0M
[05/28 12:42:41   1107s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1776.0MB).
[05/28 12:42:41   1107s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.063, MEM:1776.0M
[05/28 12:42:42   1107s] TotalInstCnt at PhyDesignMc Initialization: 21,316
[05/28 12:42:42   1107s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:28 mem=1776.0M
[05/28 12:42:42   1107s] Begin: Area Reclaim Optimization
[05/28 12:42:42   1107s] 
[05/28 12:42:42   1107s] Creating Lib Analyzer ...
[05/28 12:42:42   1107s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:42:42   1107s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 12:42:42   1107s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 12:42:42   1107s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 12:42:42   1107s] 
[05/28 12:42:42   1107s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:42:45   1110s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:18:31 mem=1778.0M
[05/28 12:42:45   1110s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:18:31 mem=1778.0M
[05/28 12:42:45   1110s] Creating Lib Analyzer, finished. 
[05/28 12:42:45   1110s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:30.6/0:53:41.5 (0.3), mem = 1778.0M
[05/28 12:42:45   1110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.15
[05/28 12:42:45   1110s] 
[05/28 12:42:45   1110s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/28 12:42:46   1111s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1778.0M
[05/28 12:42:46   1111s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1778.0M
[05/28 12:42:46   1112s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 67.16
[05/28 12:42:46   1112s] +----------+---------+--------+--------+------------+--------+
[05/28 12:42:46   1112s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 12:42:46   1112s] +----------+---------+--------+--------+------------+--------+
[05/28 12:42:46   1112s] |    67.16%|        -|   0.000|   0.000|   0:00:00.0| 1778.0M|
[05/28 12:42:46   1112s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:42:46   1112s] Info: 30 io nets excluded
[05/28 12:42:46   1112s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:43:10   1135s] |    67.16%|        4|   0.000|   0.000|   0:00:24.0| 1816.2M|
[05/28 12:43:10   1136s] |    67.16%|        4|   0.000|   0.000|   0:00:00.0| 1816.2M|
[05/28 12:43:11   1136s] |    67.16%|        1|   0.000|   0.000|   0:00:01.0| 1816.2M|
[05/28 12:43:11   1136s] |    67.16%|        1|   0.000|   0.000|   0:00:00.0| 1816.2M|
[05/28 12:43:11   1137s] |    67.16%|        1|   0.000|   0.000|   0:00:00.0| 1816.2M|
[05/28 12:43:11   1137s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/28 12:43:11   1137s] |    67.16%|        0|   0.000|   0.000|   0:00:00.0| 1816.2M|
[05/28 12:43:22   1148s] |    66.98%|      118|  -0.006|  -0.010|   0:00:11.0| 1816.2M|
[05/28 12:43:35   1161s] |    66.64%|      469|   0.000|   0.000|   0:00:13.0| 1816.2M|
[05/28 12:43:37   1162s] |    66.63%|       30|   0.000|   0.000|   0:00:02.0| 1816.2M|
[05/28 12:43:37   1163s] |    66.63%|        2|   0.000|   0.000|   0:00:00.0| 1816.2M|
[05/28 12:43:37   1163s] |    66.63%|        0|   0.000|   0.000|   0:00:00.0| 1816.2M|
[05/28 12:43:37   1163s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/28 12:43:37   1163s] |    66.63%|        0|   0.000|   0.000|   0:00:00.0| 1816.2M|
[05/28 12:43:37   1163s] +----------+---------+--------+--------+------------+--------+
[05/28 12:43:37   1163s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 66.63
[05/28 12:43:37   1163s] 
[05/28 12:43:37   1163s] ** Summary: Restruct = 11 Buffer Deletion = 51 Declone = 104 Resize = 493 **
[05/28 12:43:37   1163s] --------------------------------------------------------------
[05/28 12:43:37   1163s] |                                   | Total     | Sequential |
[05/28 12:43:37   1163s] --------------------------------------------------------------
[05/28 12:43:37   1163s] | Num insts resized                 |     465  |       8    |
[05/28 12:43:37   1163s] | Num insts undone                  |       7  |       1    |
[05/28 12:43:37   1163s] | Num insts Downsized               |     465  |       8    |
[05/28 12:43:37   1163s] | Num insts Samesized               |       0  |       0    |
[05/28 12:43:37   1163s] | Num insts Upsized                 |       0  |       0    |
[05/28 12:43:37   1163s] | Num multiple commits+uncommits    |      30  |       -    |
[05/28 12:43:37   1163s] --------------------------------------------------------------
[05/28 12:43:37   1163s] Bottom Preferred Layer:
[05/28 12:43:37   1163s]     None
[05/28 12:43:37   1163s] Via Pillar Rule:
[05/28 12:43:37   1163s]     None
[05/28 12:43:37   1163s] End: Core Area Reclaim Optimization (cpu = 0:00:55.8) (real = 0:00:55.0) **
[05/28 12:43:37   1163s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.15
[05/28 12:43:37   1163s] *** AreaOpt [finish] : cpu/real = 0:00:52.8/0:00:52.8 (1.0), totSession cpu/real = 0:19:23.4/0:54:34.3 (0.4), mem = 1816.2M
[05/28 12:43:37   1163s] 
[05/28 12:43:37   1163s] =============================================================================================
[05/28 12:43:37   1163s]  Step TAT Report for AreaOpt #5
[05/28 12:43:37   1163s] =============================================================================================
[05/28 12:43:37   1163s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:43:37   1163s] ---------------------------------------------------------------------------------------------
[05/28 12:43:37   1163s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:43:37   1163s] [ LibAnalyzerInit        ]      1   0:00:03.0  (   5.4 % )     0:00:03.0 /  0:00:03.0    1.0
[05/28 12:43:37   1163s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:43:37   1163s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 12:43:37   1163s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:43:37   1163s] [ OptSingleIteration     ]     12   0:00:00.6  (   1.0 % )     0:00:50.3 /  0:00:50.3    1.0
[05/28 12:43:37   1163s] [ OptGetWeight           ]    476   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 12:43:37   1163s] [ OptEval                ]    476   0:00:35.5  (  63.5 % )     0:00:35.5 /  0:00:35.5    1.0
[05/28 12:43:37   1163s] [ OptCommit              ]    476   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 12:43:37   1163s] [ IncrTimingUpdate       ]     95   0:00:06.0  (  10.7 % )     0:00:06.0 /  0:00:06.0    1.0
[05/28 12:43:37   1163s] [ PostCommitDelayCalc    ]    483   0:00:07.9  (  14.1 % )     0:00:07.9 /  0:00:07.8    1.0
[05/28 12:43:37   1163s] [ MISC                   ]          0:00:02.2  (   4.0 % )     0:00:02.2 /  0:00:02.3    1.0
[05/28 12:43:37   1163s] ---------------------------------------------------------------------------------------------
[05/28 12:43:37   1163s]  AreaOpt #5 TOTAL                   0:00:55.9  ( 100.0 % )     0:00:55.9 /  0:00:55.8    1.0
[05/28 12:43:37   1163s] ---------------------------------------------------------------------------------------------
[05/28 12:43:37   1163s] 
[05/28 12:43:37   1163s] Executing incremental physical updates
[05/28 12:43:37   1163s] Executing incremental physical updates
[05/28 12:43:38   1163s] TotalInstCnt at PhyDesignMc Destruction: 21,153
[05/28 12:43:38   1163s] End: Area Reclaim Optimization (cpu=0:00:56, real=0:00:56, mem=1757.08M, totSessionCpu=0:19:24).
[05/28 12:43:38   1163s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1757.1M
[05/28 12:43:38   1163s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:1757.1M
[05/28 12:43:38   1163s] **INFO: Flow update: Design is easy to close.
[05/28 12:43:38   1163s] 
[05/28 12:43:38   1163s] *** Start incrementalPlace ***
[05/28 12:43:38   1163s] User Input Parameters:
[05/28 12:43:38   1163s] - Congestion Driven    : On
[05/28 12:43:38   1163s] - Timing Driven        : On
[05/28 12:43:38   1163s] - Area-Violation Based : On
[05/28 12:43:38   1163s] - Start Rollback Level : -5
[05/28 12:43:38   1163s] - Legalized            : On
[05/28 12:43:38   1163s] - Window Based         : Off
[05/28 12:43:38   1163s] - eDen incr mode       : Off
[05/28 12:43:38   1163s] - Small incr mode      : Off
[05/28 12:43:38   1163s] 
[05/28 12:43:38   1164s] no activity file in design. spp won't run.
[05/28 12:43:38   1164s] Effort level <high> specified for reg2reg path_group
[05/28 12:43:39   1164s] Collecting buffer chain nets ...
[05/28 12:43:39   1164s] No Views given, use default active views for adaptive view pruning
[05/28 12:43:39   1164s] SKP will enable view:
[05/28 12:43:39   1164s]   av_scan_mode_max
[05/28 12:43:39   1164s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1759.1M
[05/28 12:43:39   1164s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.017, MEM:1759.1M
[05/28 12:43:39   1164s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1759.1M
[05/28 12:43:39   1164s] Starting Early Global Route congestion estimation: mem = 1759.1M
[05/28 12:43:39   1164s] (I)       Started Loading and Dumping File ( Curr Mem: 1759.08 MB )
[05/28 12:43:39   1164s] (I)       Reading DB...
[05/28 12:43:39   1164s] (I)       Read data from FE... (mem=1759.1M)
[05/28 12:43:39   1164s] (I)       Read nodes and places... (mem=1759.1M)
[05/28 12:43:39   1164s] (I)       Done Read nodes and places (cpu=0.040s, mem=1765.5M)
[05/28 12:43:39   1164s] (I)       Read nets... (mem=1765.5M)
[05/28 12:43:39   1164s] (I)       Done Read nets (cpu=0.080s, mem=1772.0M)
[05/28 12:43:39   1164s] (I)       Done Read data from FE (cpu=0.120s, mem=1772.0M)
[05/28 12:43:39   1164s] (I)       before initializing RouteDB syMemory usage = 1772.0 MB
[05/28 12:43:39   1164s] (I)       == Non-default Options ==
[05/28 12:43:39   1164s] (I)       Maximum routing layer                              : 6
[05/28 12:43:39   1164s] (I)       Use non-blocking free Dbs wires                    : false
[05/28 12:43:39   1164s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/28 12:43:39   1164s] (I)       Use row-based GCell size
[05/28 12:43:39   1164s] (I)       GCell unit size  : 5040
[05/28 12:43:39   1164s] (I)       GCell multiplier : 1
[05/28 12:43:39   1164s] (I)       build grid graph
[05/28 12:43:39   1164s] (I)       build grid graph start
[05/28 12:43:39   1164s] [NR-eGR] Track table information for default rule: 
[05/28 12:43:39   1164s] [NR-eGR] metal1 has no routable track
[05/28 12:43:39   1164s] [NR-eGR] metal2 has single uniform track structure
[05/28 12:43:39   1164s] [NR-eGR] metal3 has single uniform track structure
[05/28 12:43:39   1164s] [NR-eGR] metal4 has single uniform track structure
[05/28 12:43:39   1164s] [NR-eGR] metal5 has single uniform track structure
[05/28 12:43:39   1164s] [NR-eGR] metal6 has single uniform track structure
[05/28 12:43:39   1164s] (I)       build grid graph end
[05/28 12:43:39   1164s] (I)       ===========================================================================
[05/28 12:43:39   1164s] (I)       == Report All Rule Vias ==
[05/28 12:43:39   1164s] (I)       ===========================================================================
[05/28 12:43:39   1164s] (I)        Via Rule : (Default)
[05/28 12:43:39   1164s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 12:43:39   1164s] (I)       ---------------------------------------------------------------------------
[05/28 12:43:39   1164s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/28 12:43:39   1164s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/28 12:43:39   1164s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/28 12:43:39   1164s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/28 12:43:39   1164s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/28 12:43:39   1164s] (I)       ===========================================================================
[05/28 12:43:39   1164s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1771.96 MB )
[05/28 12:43:39   1164s] (I)       Num PG vias on layer 2 : 0
[05/28 12:43:39   1164s] (I)       Num PG vias on layer 3 : 0
[05/28 12:43:39   1164s] (I)       Num PG vias on layer 4 : 0
[05/28 12:43:39   1164s] (I)       Num PG vias on layer 5 : 0
[05/28 12:43:39   1164s] (I)       Num PG vias on layer 6 : 0
[05/28 12:43:39   1164s] [NR-eGR] Read 32960 PG shapes
[05/28 12:43:39   1164s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1771.96 MB )
[05/28 12:43:39   1164s] [NR-eGR] #Routing Blockages  : 0
[05/28 12:43:39   1164s] [NR-eGR] #Instance Blockages : 2061
[05/28 12:43:39   1164s] [NR-eGR] #PG Blockages       : 32960
[05/28 12:43:39   1164s] [NR-eGR] #Halo Blockages     : 0
[05/28 12:43:39   1164s] [NR-eGR] #Boundary Blockages : 0
[05/28 12:43:39   1164s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/28 12:43:39   1164s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 12:43:39   1164s] (I)       readDataFromPlaceDB
[05/28 12:43:39   1164s] (I)       Read net information..
[05/28 12:43:39   1164s] [NR-eGR] Read numTotalNets=22632  numIgnoredNets=0
[05/28 12:43:39   1164s] (I)       Read testcase time = 0.010 seconds
[05/28 12:43:39   1164s] 
[05/28 12:43:39   1164s] (I)       early_global_route_priority property id does not exist.
[05/28 12:43:39   1164s] (I)       Start initializing grid graph
[05/28 12:43:39   1164s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/28 12:43:39   1164s] (I)       End initializing grid graph
[05/28 12:43:39   1164s] (I)       Model blockages into capacity
[05/28 12:43:39   1164s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/28 12:43:39   1164s] (I)       Started Modeling ( Curr Mem: 1776.96 MB )
[05/28 12:43:39   1164s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/28 12:43:39   1164s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/28 12:43:39   1164s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/28 12:43:39   1164s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/28 12:43:39   1164s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/28 12:43:39   1164s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1776.96 MB )
[05/28 12:43:39   1164s] (I)       -- layer congestion ratio --
[05/28 12:43:39   1164s] (I)       Layer 1 : 0.100000
[05/28 12:43:39   1164s] (I)       Layer 2 : 0.700000
[05/28 12:43:39   1164s] (I)       Layer 3 : 0.700000
[05/28 12:43:39   1164s] (I)       Layer 4 : 0.700000
[05/28 12:43:39   1164s] (I)       Layer 5 : 0.700000
[05/28 12:43:39   1164s] (I)       Layer 6 : 0.700000
[05/28 12:43:39   1164s] (I)       ----------------------------
[05/28 12:43:39   1164s] (I)       Number of ignored nets = 0
[05/28 12:43:39   1164s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 12:43:39   1164s] (I)       Number of clock nets = 2.  Ignored: No
[05/28 12:43:39   1164s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 12:43:39   1164s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 12:43:39   1164s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 12:43:39   1164s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 12:43:39   1164s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 12:43:39   1164s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 12:43:39   1164s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 12:43:39   1164s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 12:43:39   1164s] (I)       Before initializing Early Global Route syMemory usage = 1777.0 MB
[05/28 12:43:39   1164s] (I)       Ndr track 0 does not exist
[05/28 12:43:39   1164s] (I)       ---------------------Grid Graph Info--------------------
[05/28 12:43:39   1164s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/28 12:43:39   1164s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/28 12:43:39   1164s] (I)       Site width          :   620  (dbu)
[05/28 12:43:39   1164s] (I)       Row height          :  5040  (dbu)
[05/28 12:43:39   1164s] (I)       GCell width         :  5040  (dbu)
[05/28 12:43:39   1164s] (I)       GCell height        :  5040  (dbu)
[05/28 12:43:39   1164s] (I)       Grid                :   268   268     6
[05/28 12:43:39   1164s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/28 12:43:39   1164s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/28 12:43:39   1164s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/28 12:43:39   1164s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/28 12:43:39   1164s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/28 12:43:39   1164s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/28 12:43:39   1164s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/28 12:43:39   1164s] (I)       First track coord   :     0   310   400   310   400  2170
[05/28 12:43:39   1164s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/28 12:43:39   1164s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/28 12:43:39   1164s] (I)       Num of masks        :     1     1     1     1     1     1
[05/28 12:43:39   1164s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/28 12:43:39   1164s] (I)       --------------------------------------------------------
[05/28 12:43:39   1164s] 
[05/28 12:43:39   1164s] [NR-eGR] ============ Routing rule table ============
[05/28 12:43:39   1164s] [NR-eGR] Rule id: 0  Nets: 22602 
[05/28 12:43:39   1164s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 12:43:39   1164s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/28 12:43:39   1164s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:43:39   1164s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:43:39   1164s] [NR-eGR] ========================================
[05/28 12:43:39   1164s] [NR-eGR] 
[05/28 12:43:39   1164s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 12:43:39   1164s] (I)       blocked tracks on layer2 : = 262711 / 583436 (45.03%)
[05/28 12:43:39   1164s] (I)       blocked tracks on layer3 : = 251069 / 646148 (38.86%)
[05/28 12:43:39   1164s] (I)       blocked tracks on layer4 : = 271960 / 583436 (46.61%)
[05/28 12:43:39   1164s] (I)       blocked tracks on layer5 : = 294807 / 646148 (45.63%)
[05/28 12:43:39   1164s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/28 12:43:39   1164s] (I)       After initializing Early Global Route syMemory usage = 1779.8 MB
[05/28 12:43:39   1164s] (I)       Finished Loading and Dumping File ( CPU: 0.21 sec, Real: 0.20 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1164s] (I)       Reset routing kernel
[05/28 12:43:39   1164s] (I)       Started Global Routing ( Curr Mem: 1779.85 MB )
[05/28 12:43:39   1164s] (I)       ============= Initialization =============
[05/28 12:43:39   1164s] (I)       totalPins=76952  totalGlobalPin=71351 (92.72%)
[05/28 12:43:39   1164s] (I)       Started Net group 1 ( Curr Mem: 1779.85 MB )
[05/28 12:43:39   1164s] (I)       Started Build MST ( Curr Mem: 1779.85 MB )
[05/28 12:43:39   1164s] (I)       Generate topology with single threads
[05/28 12:43:39   1165s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       total 2D Cap : 1503628 = (753051 H, 750577 V)
[05/28 12:43:39   1165s] [NR-eGR] Layer group 1: route 22602 net(s) in layer range [2, 6]
[05/28 12:43:39   1165s] (I)       
[05/28 12:43:39   1165s] (I)       ============  Phase 1a Route ============
[05/28 12:43:39   1165s] (I)       Started Phase 1a ( Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Started Pattern routing ( Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 23
[05/28 12:43:39   1165s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Usage: 173745 = (84748 H, 88997 V) = (11.25% H, 11.86% V) = (4.271e+05um H, 4.485e+05um V)
[05/28 12:43:39   1165s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       
[05/28 12:43:39   1165s] (I)       ============  Phase 1b Route ============
[05/28 12:43:39   1165s] (I)       Started Phase 1b ( Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Started Monotonic routing ( Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Usage: 173727 = (84730 H, 88997 V) = (11.25% H, 11.86% V) = (4.270e+05um H, 4.485e+05um V)
[05/28 12:43:39   1165s] (I)       Overflow of layer group 1: 0.05% H + 0.06% V. EstWL: 8.755841e+05um
[05/28 12:43:39   1165s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       
[05/28 12:43:39   1165s] (I)       ============  Phase 1c Route ============
[05/28 12:43:39   1165s] (I)       Started Phase 1c ( Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Started Two level routing ( Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Level2 Grid: 54 x 54
[05/28 12:43:39   1165s] (I)       Started Two Level Routing ( Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Usage: 173727 = (84730 H, 88997 V) = (11.25% H, 11.86% V) = (4.270e+05um H, 4.485e+05um V)
[05/28 12:43:39   1165s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       
[05/28 12:43:39   1165s] (I)       ============  Phase 1d Route ============
[05/28 12:43:39   1165s] (I)       Started Phase 1d ( Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Started Detoured routing ( Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Usage: 173731 = (84734 H, 88997 V) = (11.25% H, 11.86% V) = (4.271e+05um H, 4.485e+05um V)
[05/28 12:43:39   1165s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       
[05/28 12:43:39   1165s] (I)       ============  Phase 1e Route ============
[05/28 12:43:39   1165s] (I)       Started Phase 1e ( Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Started Route legalization ( Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Usage: 173731 = (84734 H, 88997 V) = (11.25% H, 11.86% V) = (4.271e+05um H, 4.485e+05um V)
[05/28 12:43:39   1165s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.06% V. EstWL: 8.756042e+05um
[05/28 12:43:39   1165s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Started Layer assignment ( Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Current Layer assignment [Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Running layer assignment with 1 threads
[05/28 12:43:39   1165s] (I)       Finished Layer assignment ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Finished Net group 1 ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       
[05/28 12:43:39   1165s] (I)       ============  Phase 1l Route ============
[05/28 12:43:39   1165s] (I)       Started Phase 1l ( Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       
[05/28 12:43:39   1165s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 12:43:39   1165s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/28 12:43:39   1165s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/28 12:43:39   1165s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[05/28 12:43:39   1165s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 12:43:39   1165s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 12:43:39   1165s] [NR-eGR]  metal2  (2)        39( 0.09%)         6( 0.01%)         1( 0.00%)   ( 0.10%) 
[05/28 12:43:39   1165s] [NR-eGR]  metal3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 12:43:39   1165s] [NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 12:43:39   1165s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 12:43:39   1165s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 12:43:39   1165s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 12:43:39   1165s] [NR-eGR] Total               40( 0.02%)         6( 0.00%)         1( 0.00%)   ( 0.02%) 
[05/28 12:43:39   1165s] [NR-eGR] 
[05/28 12:43:39   1165s] (I)       Finished Global Routing ( CPU: 0.32 sec, Real: 0.33 sec, Curr Mem: 1779.85 MB )
[05/28 12:43:39   1165s] (I)       total 2D Cap : 1510060 = (754260 H, 755800 V)
[05/28 12:43:39   1165s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/28 12:43:39   1165s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 12:43:39   1165s] Early Global Route congestion estimation runtime: 0.56 seconds, mem = 1779.8M
[05/28 12:43:39   1165s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.560, REAL:0.555, MEM:1779.8M
[05/28 12:43:39   1165s] OPERPROF: Starting HotSpotCal at level 1, MEM:1779.8M
[05/28 12:43:39   1165s] [hotspot] +------------+---------------+---------------+
[05/28 12:43:39   1165s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 12:43:39   1165s] [hotspot] +------------+---------------+---------------+
[05/28 12:43:39   1165s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 12:43:39   1165s] [hotspot] +------------+---------------+---------------+
[05/28 12:43:39   1165s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 12:43:39   1165s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 12:43:39   1165s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.012, MEM:1779.8M
[05/28 12:43:39   1165s] 
[05/28 12:43:39   1165s] === incrementalPlace Internal Loop 1 ===
[05/28 12:43:39   1165s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/28 12:43:39   1165s] OPERPROF: Starting IPInitSPData at level 1, MEM:1779.8M
[05/28 12:43:39   1165s] #spOpts: minPadR=1.1 
[05/28 12:43:39   1165s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1779.8M
[05/28 12:43:39   1165s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.057, MEM:1779.8M
[05/28 12:43:39   1165s] OPERPROF:   Starting post-place ADS at level 2, MEM:1779.8M
[05/28 12:43:40   1165s] ADSU 0.952 -> 0.952. GS 40.320
[05/28 12:43:40   1165s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.050, REAL:0.055, MEM:1779.8M
[05/28 12:43:40   1165s] OPERPROF:   Starting spMPad at level 2, MEM:1779.8M
[05/28 12:43:40   1165s] OPERPROF:     Starting spContextMPad at level 3, MEM:1779.8M
[05/28 12:43:40   1165s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1779.8M
[05/28 12:43:40   1165s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.008, MEM:1779.8M
[05/28 12:43:40   1165s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1779.8M
[05/28 12:43:40   1165s] no activity file in design. spp won't run.
[05/28 12:43:40   1165s] [spp] 0
[05/28 12:43:40   1165s] [adp] 0:1:1:3
[05/28 12:43:40   1165s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.008, MEM:1779.8M
[05/28 12:43:40   1165s] SP #FI/SF FL/PI 0/0 21153/0
[05/28 12:43:40   1165s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.170, REAL:0.176, MEM:1779.8M
[05/28 12:43:40   1165s] PP off. flexM 0
[05/28 12:43:40   1165s] OPERPROF: Starting CDPad at level 1, MEM:1779.8M
[05/28 12:43:40   1165s] 3DP is on.
[05/28 12:43:40   1165s] 3DP OF M2 0.004, M4 0.000. Diff 0
[05/28 12:43:40   1165s] design sh 0.048.
[05/28 12:43:40   1165s] design sh 0.048.
[05/28 12:43:40   1165s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[05/28 12:43:40   1165s] design sh 0.047.
[05/28 12:43:40   1165s] CDPadU 1.037 -> 0.958. R=0.952, N=21153, GS=5.040
[05/28 12:43:40   1165s] OPERPROF: Finished CDPad at level 1, CPU:0.280, REAL:0.272, MEM:1779.8M
[05/28 12:43:40   1165s] OPERPROF: Starting InitSKP at level 1, MEM:1779.8M
[05/28 12:43:40   1165s] no activity file in design. spp won't run.
[05/28 12:43:42   1167s] no activity file in design. spp won't run.
[05/28 12:43:45   1170s] *** Finished SKP initialization (cpu=0:00:04.9, real=0:00:05.0)***
[05/28 12:43:45   1170s] OPERPROF: Finished InitSKP at level 1, CPU:4.880, REAL:4.894, MEM:1801.6M
[05/28 12:43:45   1170s] NP #FI/FS/SF FL/PI: 0/303/0 21153/0
[05/28 12:43:45   1170s] no activity file in design. spp won't run.
[05/28 12:43:45   1170s] 
[05/28 12:43:45   1170s] AB Est...
[05/28 12:43:45   1170s] OPERPROF: Starting npPlace at level 1, MEM:1803.5M
[05/28 12:43:45   1170s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.104, MEM:1838.5M
[05/28 12:43:45   1170s] Iteration  4: Skipped, with CDP Off
[05/28 12:43:45   1170s] 
[05/28 12:43:45   1170s] AB Est...
[05/28 12:43:45   1170s] OPERPROF: Starting npPlace at level 1, MEM:1838.5M
[05/28 12:43:45   1171s] OPERPROF: Finished npPlace at level 1, CPU:0.090, REAL:0.092, MEM:1838.5M
[05/28 12:43:45   1171s] Iteration  5: Skipped, with CDP Off
[05/28 12:43:45   1171s] 
[05/28 12:43:45   1171s] AB Est...
[05/28 12:43:45   1171s] OPERPROF: Starting npPlace at level 1, MEM:1838.5M
[05/28 12:43:45   1171s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.097, MEM:1838.5M
[05/28 12:43:45   1171s] Iteration  6: Skipped, with CDP Off
[05/28 12:43:45   1171s] OPERPROF: Starting npPlace at level 1, MEM:1838.5M
[05/28 12:43:45   1171s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[05/28 12:43:45   1171s] No instances found in the vector
[05/28 12:43:45   1171s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1838.5M, DRC: 0)
[05/28 12:43:45   1171s] 0 (out of 0) MH cells were successfully legalized.
[05/28 12:43:50   1176s] Iteration  7: Total net bbox = 6.829e+05 (3.34e+05 3.49e+05)
[05/28 12:43:50   1176s]               Est.  stn bbox = 7.967e+05 (3.85e+05 4.12e+05)
[05/28 12:43:50   1176s]               cpu = 0:00:05.0 real = 0:00:05.0 mem = 1902.5M
[05/28 12:43:50   1176s] OPERPROF: Finished npPlace at level 1, CPU:5.100, REAL:5.071, MEM:1902.5M
[05/28 12:43:51   1176s] no activity file in design. spp won't run.
[05/28 12:43:51   1176s] NP #FI/FS/SF FL/PI: 0/303/0 21153/0
[05/28 12:43:51   1176s] no activity file in design. spp won't run.
[05/28 12:43:51   1176s] OPERPROF: Starting npPlace at level 1, MEM:1902.5M
[05/28 12:43:51   1176s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/28 12:43:51   1176s] No instances found in the vector
[05/28 12:43:51   1176s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1902.5M, DRC: 0)
[05/28 12:43:51   1176s] 0 (out of 0) MH cells were successfully legalized.
[05/28 12:44:05   1190s] Iteration  8: Total net bbox = 7.056e+05 (3.48e+05 3.58e+05)
[05/28 12:44:05   1190s]               Est.  stn bbox = 8.216e+05 (4.00e+05 4.22e+05)
[05/28 12:44:05   1190s]               cpu = 0:00:13.8 real = 0:00:14.0 mem = 1893.5M
[05/28 12:44:05   1190s] OPERPROF: Finished npPlace at level 1, CPU:13.920, REAL:13.889, MEM:1893.5M
[05/28 12:44:05   1190s] no activity file in design. spp won't run.
[05/28 12:44:05   1190s] NP #FI/FS/SF FL/PI: 0/303/0 21153/0
[05/28 12:44:05   1190s] no activity file in design. spp won't run.
[05/28 12:44:05   1190s] OPERPROF: Starting npPlace at level 1, MEM:1893.5M
[05/28 12:44:05   1191s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/28 12:44:05   1191s] No instances found in the vector
[05/28 12:44:05   1191s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1893.5M, DRC: 0)
[05/28 12:44:05   1191s] 0 (out of 0) MH cells were successfully legalized.
[05/28 12:44:33   1218s] Iteration  9: Total net bbox = 7.277e+05 (3.59e+05 3.69e+05)
[05/28 12:44:33   1218s]               Est.  stn bbox = 8.450e+05 (4.11e+05 4.34e+05)
[05/28 12:44:33   1218s]               cpu = 0:00:27.6 real = 0:00:28.0 mem = 1895.3M
[05/28 12:44:33   1218s] OPERPROF: Finished npPlace at level 1, CPU:27.690, REAL:27.625, MEM:1895.3M
[05/28 12:44:33   1218s] no activity file in design. spp won't run.
[05/28 12:44:33   1218s] NP #FI/FS/SF FL/PI: 0/303/0 21153/0
[05/28 12:44:33   1218s] no activity file in design. spp won't run.
[05/28 12:44:33   1218s] OPERPROF: Starting npPlace at level 1, MEM:1895.3M
[05/28 12:44:33   1219s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/28 12:44:33   1219s] No instances found in the vector
[05/28 12:44:33   1219s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1895.3M, DRC: 0)
[05/28 12:44:33   1219s] 0 (out of 0) MH cells were successfully legalized.
[05/28 12:44:33   1219s] Starting Early Global Route supply map. mem = 1895.3M
[05/28 12:44:33   1219s] Finished Early Global Route supply map. mem = 1911.1M
[05/28 12:45:56   1301s] Iteration 10: Total net bbox = 7.929e+05 (3.93e+05 4.00e+05)
[05/28 12:45:56   1301s]               Est.  stn bbox = 9.100e+05 (4.46e+05 4.64e+05)
[05/28 12:45:56   1301s]               cpu = 0:01:23 real = 0:01:23 mem = 1895.1M
[05/28 12:45:56   1301s] OPERPROF: Finished npPlace at level 1, CPU:83.020, REAL:82.913, MEM:1895.1M
[05/28 12:45:56   1302s] no activity file in design. spp won't run.
[05/28 12:45:56   1302s] NP #FI/FS/SF FL/PI: 0/303/0 21153/0
[05/28 12:45:56   1302s] no activity file in design. spp won't run.
[05/28 12:45:56   1302s] OPERPROF: Starting npPlace at level 1, MEM:1895.1M
[05/28 12:45:56   1302s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/28 12:45:56   1302s] No instances found in the vector
[05/28 12:45:56   1302s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1895.1M, DRC: 0)
[05/28 12:45:56   1302s] 0 (out of 0) MH cells were successfully legalized.
[05/28 12:46:09   1315s] Iteration 11: Total net bbox = 7.965e+05 (3.95e+05 4.01e+05)
[05/28 12:46:09   1315s]               Est.  stn bbox = 9.124e+05 (4.48e+05 4.65e+05)
[05/28 12:46:09   1315s]               cpu = 0:00:13.0 real = 0:00:13.0 mem = 1896.8M
[05/28 12:46:09   1315s] OPERPROF: Finished npPlace at level 1, CPU:13.070, REAL:13.052, MEM:1896.8M
[05/28 12:46:09   1315s] Move report: Timing Driven Placement moves 21153 insts, mean move: 15.96 um, max move: 348.66 um
[05/28 12:46:09   1315s] 	Max move on inst (FE_OFC619_FE_OFN94_n_logic0): (1127.16, 588.12) --> (1124.85, 934.46)
[05/28 12:46:09   1315s] no activity file in design. spp won't run.
[05/28 12:46:09   1315s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1896.8M
[05/28 12:46:09   1315s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1896.8M
[05/28 12:46:09   1315s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.006, MEM:1896.8M
[05/28 12:46:09   1315s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1896.8M
[05/28 12:46:09   1315s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1896.8M
[05/28 12:46:09   1315s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.030, REAL:0.026, MEM:1896.8M
[05/28 12:46:09   1315s] 
[05/28 12:46:09   1315s] Finished Incremental Placement (cpu=0:02:30, real=0:02:30, mem=1896.8M)
[05/28 12:46:09   1315s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/28 12:46:09   1315s] Type 'man IMPSP-9025' for more detail.
[05/28 12:46:09   1315s] CongRepair sets shifter mode to gplace
[05/28 12:46:09   1315s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1896.8M
[05/28 12:46:09   1315s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1896.8M
[05/28 12:46:09   1315s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1896.8M
[05/28 12:46:09   1315s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:46:09   1315s] All LLGs are deleted
[05/28 12:46:09   1315s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1896.8M
[05/28 12:46:09   1315s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1896.8M
[05/28 12:46:09   1315s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1896.8M
[05/28 12:46:09   1315s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1896.8M
[05/28 12:46:09   1315s] Core basic site is core_5040
[05/28 12:46:09   1315s] Fast DP-INIT is on for default
[05/28 12:46:09   1315s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 12:46:09   1315s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.070, REAL:0.034, MEM:1897.6M
[05/28 12:46:09   1315s] OPERPROF:         Starting CMU at level 5, MEM:1897.6M
[05/28 12:46:09   1315s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:1897.6M
[05/28 12:46:09   1315s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.090, REAL:0.046, MEM:1897.6M
[05/28 12:46:09   1315s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1897.6MB).
[05/28 12:46:09   1315s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.120, REAL:0.076, MEM:1897.6M
[05/28 12:46:09   1315s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.120, REAL:0.076, MEM:1897.6M
[05/28 12:46:09   1315s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6864.6
[05/28 12:46:09   1315s] OPERPROF:   Starting RefinePlace at level 2, MEM:1897.6M
[05/28 12:46:09   1315s] *** Starting refinePlace (0:21:56 mem=1897.6M) ***
[05/28 12:46:09   1315s] Total net bbox length = 8.278e+05 (4.222e+05 4.056e+05) (ext = 2.037e+04)
[05/28 12:46:09   1315s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:46:09   1315s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1897.6M
[05/28 12:46:09   1315s] Starting refinePlace ...
[05/28 12:46:09   1315s] ** Cut row section cpu time 0:00:00.0.
[05/28 12:46:09   1315s]    Spread Effort: high, pre-route mode, useDDP on.
[05/28 12:46:10   1316s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1897.6MB) @(0:21:56 - 0:21:56).
[05/28 12:46:10   1316s] Move report: preRPlace moves 21153 insts, mean move: 1.45 um, max move: 7.36 um
[05/28 12:46:10   1316s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/FE_OFC695_FE_DBTN354_n971): (400.67, 740.87) --> (396.80, 744.36)
[05/28 12:46:10   1316s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[05/28 12:46:10   1316s] wireLenOptFixPriorityInst 0 inst fixed
[05/28 12:46:10   1316s] Placement tweakage begins.
[05/28 12:46:10   1316s] wire length = 9.647e+05
[05/28 12:46:12   1317s] wire length = 9.113e+05
[05/28 12:46:12   1317s] Placement tweakage ends.
[05/28 12:46:12   1317s] Move report: tweak moves 4322 insts, mean move: 4.93 um, max move: 48.36 um
[05/28 12:46:12   1317s] 	Max move on inst (top_in/U199): (409.82, 487.32) --> (361.46, 487.32)
[05/28 12:46:12   1317s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.9, real=0:00:02.0, mem=1907.0MB) @(0:21:56 - 0:21:58).
[05/28 12:46:12   1318s] 
[05/28 12:46:12   1318s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 12:46:12   1318s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:46:12   1318s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1907.0MB) @(0:21:58 - 0:21:58).
[05/28 12:46:12   1318s] Move report: Detail placement moves 21153 insts, mean move: 2.41 um, max move: 48.71 um
[05/28 12:46:12   1318s] 	Max move on inst (top_in/U199): (409.65, 486.80) --> (361.46, 487.32)
[05/28 12:46:12   1318s] 	Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 1907.0MB
[05/28 12:46:12   1318s] Statistics of distance of Instance movement in refine placement:
[05/28 12:46:12   1318s]   maximum (X+Y) =        48.71 um
[05/28 12:46:12   1318s]   inst (top_in/U199) with max move: (409.647, 486.797) -> (361.46, 487.32)
[05/28 12:46:12   1318s]   mean    (X+Y) =         2.41 um
[05/28 12:46:12   1318s] Summary Report:
[05/28 12:46:12   1318s] Instances move: 21153 (out of 21153 movable)
[05/28 12:46:12   1318s] Instances flipped: 0
[05/28 12:46:12   1318s] Mean displacement: 2.41 um
[05/28 12:46:12   1318s] Max displacement: 48.71 um (Instance: top_in/U199) (409.647, 486.797) -> (361.46, 487.32)
[05/28 12:46:12   1318s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[05/28 12:46:12   1318s] Total instances moved : 21153
[05/28 12:46:12   1318s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.820, REAL:2.821, MEM:1907.0M
[05/28 12:46:12   1318s] Total net bbox length = 7.870e+05 (3.794e+05 4.077e+05) (ext = 2.034e+04)
[05/28 12:46:12   1318s] Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 1907.0MB
[05/28 12:46:12   1318s] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:03.0, mem=1907.0MB) @(0:21:56 - 0:21:58).
[05/28 12:46:12   1318s] *** Finished refinePlace (0:21:58 mem=1907.0M) ***
[05/28 12:46:12   1318s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6864.6
[05/28 12:46:12   1318s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.870, REAL:2.880, MEM:1907.0M
[05/28 12:46:12   1318s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.040, REAL:3.007, MEM:1907.0M
[05/28 12:46:12   1318s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1907.0M
[05/28 12:46:12   1318s] Starting Early Global Route congestion estimation: mem = 1907.0M
[05/28 12:46:12   1318s] (I)       Started Loading and Dumping File ( Curr Mem: 1906.96 MB )
[05/28 12:46:12   1318s] (I)       Reading DB...
[05/28 12:46:12   1318s] (I)       Read data from FE... (mem=1907.0M)
[05/28 12:46:12   1318s] (I)       Read nodes and places... (mem=1907.0M)
[05/28 12:46:12   1318s] (I)       Done Read nodes and places (cpu=0.020s, mem=1907.0M)
[05/28 12:46:12   1318s] (I)       Read nets... (mem=1907.0M)
[05/28 12:46:12   1318s] (I)       Done Read nets (cpu=0.070s, mem=1907.0M)
[05/28 12:46:12   1318s] (I)       Done Read data from FE (cpu=0.090s, mem=1907.0M)
[05/28 12:46:12   1318s] (I)       before initializing RouteDB syMemory usage = 1907.0 MB
[05/28 12:46:12   1318s] (I)       == Non-default Options ==
[05/28 12:46:12   1318s] (I)       Maximum routing layer                              : 6
[05/28 12:46:12   1318s] (I)       Use non-blocking free Dbs wires                    : false
[05/28 12:46:12   1318s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/28 12:46:12   1318s] (I)       Use row-based GCell size
[05/28 12:46:12   1318s] (I)       GCell unit size  : 5040
[05/28 12:46:12   1318s] (I)       GCell multiplier : 1
[05/28 12:46:12   1318s] (I)       build grid graph
[05/28 12:46:12   1318s] (I)       build grid graph start
[05/28 12:46:12   1318s] [NR-eGR] Track table information for default rule: 
[05/28 12:46:12   1318s] [NR-eGR] metal1 has no routable track
[05/28 12:46:12   1318s] [NR-eGR] metal2 has single uniform track structure
[05/28 12:46:12   1318s] [NR-eGR] metal3 has single uniform track structure
[05/28 12:46:12   1318s] [NR-eGR] metal4 has single uniform track structure
[05/28 12:46:12   1318s] [NR-eGR] metal5 has single uniform track structure
[05/28 12:46:12   1318s] [NR-eGR] metal6 has single uniform track structure
[05/28 12:46:12   1318s] (I)       build grid graph end
[05/28 12:46:12   1318s] (I)       ===========================================================================
[05/28 12:46:12   1318s] (I)       == Report All Rule Vias ==
[05/28 12:46:12   1318s] (I)       ===========================================================================
[05/28 12:46:12   1318s] (I)        Via Rule : (Default)
[05/28 12:46:12   1318s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 12:46:12   1318s] (I)       ---------------------------------------------------------------------------
[05/28 12:46:12   1318s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/28 12:46:12   1318s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/28 12:46:12   1318s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/28 12:46:12   1318s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/28 12:46:12   1318s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/28 12:46:12   1318s] (I)       ===========================================================================
[05/28 12:46:12   1318s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1906.96 MB )
[05/28 12:46:12   1318s] (I)       Num PG vias on layer 2 : 0
[05/28 12:46:12   1318s] (I)       Num PG vias on layer 3 : 0
[05/28 12:46:12   1318s] (I)       Num PG vias on layer 4 : 0
[05/28 12:46:12   1318s] (I)       Num PG vias on layer 5 : 0
[05/28 12:46:12   1318s] (I)       Num PG vias on layer 6 : 0
[05/28 12:46:12   1318s] [NR-eGR] Read 32960 PG shapes
[05/28 12:46:12   1318s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:12   1318s] [NR-eGR] #Routing Blockages  : 0
[05/28 12:46:12   1318s] [NR-eGR] #Instance Blockages : 2061
[05/28 12:46:12   1318s] [NR-eGR] #PG Blockages       : 32960
[05/28 12:46:12   1318s] [NR-eGR] #Halo Blockages     : 0
[05/28 12:46:12   1318s] [NR-eGR] #Boundary Blockages : 0
[05/28 12:46:12   1318s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/28 12:46:12   1318s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 12:46:12   1318s] (I)       readDataFromPlaceDB
[05/28 12:46:12   1318s] (I)       Read net information..
[05/28 12:46:12   1318s] [NR-eGR] Read numTotalNets=22632  numIgnoredNets=0
[05/28 12:46:12   1318s] (I)       Read testcase time = 0.010 seconds
[05/28 12:46:12   1318s] 
[05/28 12:46:12   1318s] (I)       early_global_route_priority property id does not exist.
[05/28 12:46:12   1318s] (I)       Start initializing grid graph
[05/28 12:46:12   1318s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/28 12:46:12   1318s] (I)       End initializing grid graph
[05/28 12:46:12   1318s] (I)       Model blockages into capacity
[05/28 12:46:12   1318s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/28 12:46:12   1318s] (I)       Started Modeling ( Curr Mem: 1906.96 MB )
[05/28 12:46:12   1318s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/28 12:46:12   1318s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/28 12:46:12   1318s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/28 12:46:12   1318s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/28 12:46:12   1318s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/28 12:46:12   1318s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:12   1318s] (I)       -- layer congestion ratio --
[05/28 12:46:12   1318s] (I)       Layer 1 : 0.100000
[05/28 12:46:12   1318s] (I)       Layer 2 : 0.700000
[05/28 12:46:12   1318s] (I)       Layer 3 : 0.700000
[05/28 12:46:12   1318s] (I)       Layer 4 : 0.700000
[05/28 12:46:12   1318s] (I)       Layer 5 : 0.700000
[05/28 12:46:12   1318s] (I)       Layer 6 : 0.700000
[05/28 12:46:12   1318s] (I)       ----------------------------
[05/28 12:46:12   1318s] (I)       Number of ignored nets = 0
[05/28 12:46:12   1318s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 12:46:12   1318s] (I)       Number of clock nets = 2.  Ignored: No
[05/28 12:46:12   1318s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 12:46:12   1318s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 12:46:12   1318s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 12:46:12   1318s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 12:46:12   1318s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 12:46:12   1318s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 12:46:12   1318s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 12:46:12   1318s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 12:46:12   1318s] (I)       Before initializing Early Global Route syMemory usage = 1907.0 MB
[05/28 12:46:12   1318s] (I)       Ndr track 0 does not exist
[05/28 12:46:12   1318s] (I)       ---------------------Grid Graph Info--------------------
[05/28 12:46:12   1318s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/28 12:46:12   1318s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/28 12:46:12   1318s] (I)       Site width          :   620  (dbu)
[05/28 12:46:12   1318s] (I)       Row height          :  5040  (dbu)
[05/28 12:46:12   1318s] (I)       GCell width         :  5040  (dbu)
[05/28 12:46:12   1318s] (I)       GCell height        :  5040  (dbu)
[05/28 12:46:12   1318s] (I)       Grid                :   268   268     6
[05/28 12:46:12   1318s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/28 12:46:12   1318s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/28 12:46:12   1318s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/28 12:46:12   1318s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/28 12:46:12   1318s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/28 12:46:12   1318s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/28 12:46:12   1318s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/28 12:46:12   1318s] (I)       First track coord   :     0   310   400   310   400  2170
[05/28 12:46:12   1318s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/28 12:46:12   1318s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/28 12:46:12   1318s] (I)       Num of masks        :     1     1     1     1     1     1
[05/28 12:46:12   1318s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/28 12:46:12   1318s] (I)       --------------------------------------------------------
[05/28 12:46:12   1318s] 
[05/28 12:46:12   1318s] [NR-eGR] ============ Routing rule table ============
[05/28 12:46:12   1318s] [NR-eGR] Rule id: 0  Nets: 22602 
[05/28 12:46:12   1318s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 12:46:12   1318s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/28 12:46:12   1318s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:46:12   1318s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:46:12   1318s] [NR-eGR] ========================================
[05/28 12:46:12   1318s] [NR-eGR] 
[05/28 12:46:12   1318s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 12:46:12   1318s] (I)       blocked tracks on layer2 : = 262711 / 583436 (45.03%)
[05/28 12:46:12   1318s] (I)       blocked tracks on layer3 : = 251069 / 646148 (38.86%)
[05/28 12:46:12   1318s] (I)       blocked tracks on layer4 : = 271960 / 583436 (46.61%)
[05/28 12:46:12   1318s] (I)       blocked tracks on layer5 : = 294807 / 646148 (45.63%)
[05/28 12:46:12   1318s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/28 12:46:12   1318s] (I)       After initializing Early Global Route syMemory usage = 1907.0 MB
[05/28 12:46:12   1318s] (I)       Finished Loading and Dumping File ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:12   1318s] (I)       Reset routing kernel
[05/28 12:46:12   1318s] (I)       Started Global Routing ( Curr Mem: 1906.96 MB )
[05/28 12:46:12   1318s] (I)       ============= Initialization =============
[05/28 12:46:12   1318s] (I)       totalPins=76952  totalGlobalPin=72658 (94.42%)
[05/28 12:46:12   1318s] (I)       Started Net group 1 ( Curr Mem: 1906.96 MB )
[05/28 12:46:12   1318s] (I)       Started Build MST ( Curr Mem: 1906.96 MB )
[05/28 12:46:12   1318s] (I)       Generate topology with single threads
[05/28 12:46:13   1318s] (I)       Finished Build MST ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       total 2D Cap : 1503628 = (753051 H, 750577 V)
[05/28 12:46:13   1318s] [NR-eGR] Layer group 1: route 22602 net(s) in layer range [2, 6]
[05/28 12:46:13   1318s] (I)       
[05/28 12:46:13   1318s] (I)       ============  Phase 1a Route ============
[05/28 12:46:13   1318s] (I)       Started Phase 1a ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Started Pattern routing ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 26
[05/28 12:46:13   1318s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Usage: 174215 = (84438 H, 89777 V) = (11.21% H, 11.96% V) = (4.256e+05um H, 4.525e+05um V)
[05/28 12:46:13   1318s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       
[05/28 12:46:13   1318s] (I)       ============  Phase 1b Route ============
[05/28 12:46:13   1318s] (I)       Started Phase 1b ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Started Monotonic routing ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Usage: 174197 = (84420 H, 89777 V) = (11.21% H, 11.96% V) = (4.255e+05um H, 4.525e+05um V)
[05/28 12:46:13   1318s] (I)       Overflow of layer group 1: 0.05% H + 0.06% V. EstWL: 8.779529e+05um
[05/28 12:46:13   1318s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       
[05/28 12:46:13   1318s] (I)       ============  Phase 1c Route ============
[05/28 12:46:13   1318s] (I)       Started Phase 1c ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Started Two level routing ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Level2 Grid: 54 x 54
[05/28 12:46:13   1318s] (I)       Started Two Level Routing ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Usage: 174197 = (84420 H, 89777 V) = (11.21% H, 11.96% V) = (4.255e+05um H, 4.525e+05um V)
[05/28 12:46:13   1318s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       
[05/28 12:46:13   1318s] (I)       ============  Phase 1d Route ============
[05/28 12:46:13   1318s] (I)       Started Phase 1d ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Started Detoured routing ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Usage: 174201 = (84424 H, 89777 V) = (11.21% H, 11.96% V) = (4.255e+05um H, 4.525e+05um V)
[05/28 12:46:13   1318s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       
[05/28 12:46:13   1318s] (I)       ============  Phase 1e Route ============
[05/28 12:46:13   1318s] (I)       Started Phase 1e ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Started Route legalization ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Usage: 174201 = (84424 H, 89777 V) = (11.21% H, 11.96% V) = (4.255e+05um H, 4.525e+05um V)
[05/28 12:46:13   1318s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.06% V. EstWL: 8.779730e+05um
[05/28 12:46:13   1318s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Started Layer assignment ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Current Layer assignment [Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1318s] (I)       Running layer assignment with 1 threads
[05/28 12:46:13   1319s] (I)       Finished Layer assignment ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1319s] (I)       Finished Net group 1 ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1319s] (I)       
[05/28 12:46:13   1319s] (I)       ============  Phase 1l Route ============
[05/28 12:46:13   1319s] (I)       Started Phase 1l ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1319s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1319s] (I)       
[05/28 12:46:13   1319s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 12:46:13   1319s] [NR-eGR]                        OverCon            
[05/28 12:46:13   1319s] [NR-eGR]                         #Gcell     %Gcell
[05/28 12:46:13   1319s] [NR-eGR]       Layer                (2)    OverCon 
[05/28 12:46:13   1319s] [NR-eGR] ----------------------------------------------
[05/28 12:46:13   1319s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/28 12:46:13   1319s] [NR-eGR]  metal2  (2)        10( 0.02%)   ( 0.02%) 
[05/28 12:46:13   1319s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/28 12:46:13   1319s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/28 12:46:13   1319s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/28 12:46:13   1319s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/28 12:46:13   1319s] [NR-eGR] ----------------------------------------------
[05/28 12:46:13   1319s] [NR-eGR] Total               10( 0.00%)   ( 0.00%) 
[05/28 12:46:13   1319s] [NR-eGR] 
[05/28 12:46:13   1319s] (I)       Finished Global Routing ( CPU: 0.33 sec, Real: 0.32 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1319s] (I)       total 2D Cap : 1510060 = (754260 H, 755800 V)
[05/28 12:46:13   1319s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/28 12:46:13   1319s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 12:46:13   1319s] Early Global Route congestion estimation runtime: 0.53 seconds, mem = 1907.0M
[05/28 12:46:13   1319s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.530, REAL:0.541, MEM:1907.0M
[05/28 12:46:13   1319s] OPERPROF: Starting HotSpotCal at level 1, MEM:1907.0M
[05/28 12:46:13   1319s] [hotspot] +------------+---------------+---------------+
[05/28 12:46:13   1319s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 12:46:13   1319s] [hotspot] +------------+---------------+---------------+
[05/28 12:46:13   1319s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 12:46:13   1319s] [hotspot] +------------+---------------+---------------+
[05/28 12:46:13   1319s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 12:46:13   1319s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 12:46:13   1319s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.012, MEM:1907.0M
[05/28 12:46:13   1319s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1907.0M
[05/28 12:46:13   1319s] Starting Early Global Route wiring: mem = 1907.0M
[05/28 12:46:13   1319s] (I)       ============= track Assignment ============
[05/28 12:46:13   1319s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1319s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1319s] (I)       Started Track Assignment ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1319s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[05/28 12:46:13   1319s] (I)       Running track assignment with 1 threads
[05/28 12:46:13   1319s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1319s] (I)       Run Multi-thread track assignment
[05/28 12:46:13   1319s] (I)       Finished Track Assignment ( CPU: 0.38 sec, Real: 0.38 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1319s] [NR-eGR] Started Export DB wires ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1319s] [NR-eGR] Started Export all nets ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1319s] [NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1319s] [NR-eGR] Started Set wire vias ( Curr Mem: 1906.96 MB )
[05/28 12:46:13   1319s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1319s] [NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1906.96 MB )
[05/28 12:46:13   1319s] [NR-eGR] --------------------------------------------------------------------------
[05/28 12:46:13   1319s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 76952
[05/28 12:46:13   1319s] [NR-eGR] metal2  (2V) length: 3.357339e+05um, number of vias: 107352
[05/28 12:46:13   1319s] [NR-eGR] metal3  (3H) length: 3.972101e+05um, number of vias: 7175
[05/28 12:46:13   1319s] [NR-eGR] metal4  (4V) length: 1.378264e+05um, number of vias: 778
[05/28 12:46:13   1319s] [NR-eGR] metal5  (5H) length: 3.888553e+04um, number of vias: 26
[05/28 12:46:13   1319s] [NR-eGR] metal6  (6V) length: 2.182320e+03um, number of vias: 0
[05/28 12:46:13   1319s] [NR-eGR] Total length: 9.118382e+05um, number of vias: 192283
[05/28 12:46:13   1319s] [NR-eGR] --------------------------------------------------------------------------
[05/28 12:46:13   1319s] [NR-eGR] Total eGR-routed clock nets wire length: 3.921019e+04um 
[05/28 12:46:13   1319s] [NR-eGR] --------------------------------------------------------------------------
[05/28 12:46:14   1319s] Early Global Route wiring runtime: 0.69 seconds, mem = 1869.0M
[05/28 12:46:14   1319s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.690, REAL:0.688, MEM:1869.0M
[05/28 12:46:14   1319s] 0 delay mode for cte disabled.
[05/28 12:46:14   1319s] SKP cleared!
[05/28 12:46:14   1319s] 
[05/28 12:46:14   1319s] *** Finished incrementalPlace (cpu=0:02:36, real=0:02:36)***
[05/28 12:46:14   1319s] All LLGs are deleted
[05/28 12:46:14   1319s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1869.0M
[05/28 12:46:14   1319s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.006, MEM:1869.0M
[05/28 12:46:14   1319s] Start to check current routing status for nets...
[05/28 12:46:14   1319s] All nets are already routed correctly.
[05/28 12:46:14   1319s] End to check current routing status for nets (mem=1869.0M)
[05/28 12:46:14   1319s] Extraction called for design 'CHIP' of instances=21456 and nets=22948 using extraction engine 'preRoute' .
[05/28 12:46:14   1319s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/28 12:46:14   1319s] Type 'man IMPEXT-3530' for more detail.
[05/28 12:46:14   1319s] PreRoute RC Extraction called for design CHIP.
[05/28 12:46:14   1319s] RC Extraction called in multi-corner(2) mode.
[05/28 12:46:14   1319s] RCMode: PreRoute
[05/28 12:46:14   1319s]       RC Corner Indexes            0       1   
[05/28 12:46:14   1319s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 12:46:14   1319s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 12:46:14   1319s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 12:46:14   1319s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 12:46:14   1319s] Shrink Factor                : 1.00000
[05/28 12:46:14   1319s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 12:46:14   1319s] Using capacitance table file ...
[05/28 12:46:14   1319s] LayerId::1 widthSet size::4
[05/28 12:46:14   1319s] LayerId::2 widthSet size::4
[05/28 12:46:14   1319s] LayerId::3 widthSet size::4
[05/28 12:46:14   1319s] LayerId::4 widthSet size::4
[05/28 12:46:14   1319s] LayerId::5 widthSet size::4
[05/28 12:46:14   1319s] LayerId::6 widthSet size::2
[05/28 12:46:14   1319s] Updating RC grid for preRoute extraction ...
[05/28 12:46:14   1319s] Initializing multi-corner capacitance tables ... 
[05/28 12:46:14   1320s] Initializing multi-corner resistance tables ...
[05/28 12:46:14   1320s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:46:14   1320s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.251666 ; uaWl: 1.000000 ; uaWlH: 0.196191 ; aWlH: 0.000000 ; Pmax: 0.832200 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/28 12:46:14   1320s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1868.957M)
[05/28 12:46:15   1320s] Compute RC Scale Done ...
[05/28 12:46:15   1320s] **optDesign ... cpu = 0:06:23, real = 0:06:22, mem = 1369.9M, totSessionCpu=0:22:01 **
[05/28 12:46:15   1321s] #################################################################################
[05/28 12:46:15   1321s] # Design Stage: PreRoute
[05/28 12:46:15   1321s] # Design Name: CHIP
[05/28 12:46:15   1321s] # Design Mode: 90nm
[05/28 12:46:15   1321s] # Analysis Mode: MMMC Non-OCV 
[05/28 12:46:15   1321s] # Parasitics Mode: No SPEF/RCDB
[05/28 12:46:15   1321s] # Signoff Settings: SI Off 
[05/28 12:46:15   1321s] #################################################################################
[05/28 12:46:16   1322s] Calculate delays in BcWc mode...
[05/28 12:46:16   1322s] Topological Sorting (REAL = 0:00:00.0, MEM = 1798.2M, InitMEM = 1795.0M)
[05/28 12:46:16   1322s] Start delay calculation (fullDC) (1 T). (MEM=1798.24)
[05/28 12:46:17   1323s] End AAE Lib Interpolated Model. (MEM=1814.87 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:46:24   1330s] Total number of fetched objects 22704
[05/28 12:46:24   1330s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/28 12:46:24   1330s] End delay calculation. (MEM=1830.55 CPU=0:00:06.4 REAL=0:00:06.0)
[05/28 12:46:24   1330s] End delay calculation (fullDC). (MEM=1830.55 CPU=0:00:07.8 REAL=0:00:08.0)
[05/28 12:46:24   1330s] *** CDM Built up (cpu=0:00:09.5  real=0:00:09.0  mem= 1830.6M) ***
[05/28 12:46:26   1332s] Deleting Lib Analyzer.
[05/28 12:46:26   1332s] Begin: GigaOpt DRV Optimization
[05/28 12:46:26   1332s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -preCTS
[05/28 12:46:27   1332s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:46:27   1332s] Info: 30 io nets excluded
[05/28 12:46:27   1332s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:46:27   1332s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:12.8/0:57:23.4 (0.4), mem = 1830.6M
[05/28 12:46:27   1332s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.16
[05/28 12:46:27   1332s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:46:27   1332s] ### Creating PhyDesignMc. totSessionCpu=0:22:13 mem=1830.6M
[05/28 12:46:27   1332s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 12:46:27   1332s] OPERPROF: Starting DPlace-Init at level 1, MEM:1830.6M
[05/28 12:46:27   1332s] #spOpts: minPadR=1.1 
[05/28 12:46:27   1332s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1830.6M
[05/28 12:46:27   1332s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1830.6M
[05/28 12:46:27   1332s] Core basic site is core_5040
[05/28 12:46:27   1333s] Fast DP-INIT is on for default
[05/28 12:46:27   1333s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 12:46:27   1333s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.140, REAL:0.042, MEM:1862.6M
[05/28 12:46:27   1333s] OPERPROF:     Starting CMU at level 3, MEM:1862.6M
[05/28 12:46:27   1333s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1862.6M
[05/28 12:46:27   1333s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.053, MEM:1862.6M
[05/28 12:46:27   1333s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1862.6MB).
[05/28 12:46:27   1333s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.180, REAL:0.085, MEM:1862.6M
[05/28 12:46:27   1333s] TotalInstCnt at PhyDesignMc Initialization: 21,153
[05/28 12:46:27   1333s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:13 mem=1862.6M
[05/28 12:46:27   1333s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:46:27   1333s] 
[05/28 12:46:27   1333s] Creating Lib Analyzer ...
[05/28 12:46:27   1333s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:46:27   1333s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 12:46:27   1333s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 12:46:27   1333s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 12:46:27   1333s] 
[05/28 12:46:27   1333s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:46:30   1336s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:17 mem=1862.6M
[05/28 12:46:30   1336s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:17 mem=1862.6M
[05/28 12:46:30   1336s] Creating Lib Analyzer, finished. 
[05/28 12:46:30   1336s] 
[05/28 12:46:30   1336s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[05/28 12:46:30   1336s] ### Creating LA Mngr. totSessionCpu=0:22:17 mem=1862.6M
[05/28 12:46:30   1336s] ### Creating LA Mngr, finished. totSessionCpu=0:22:17 mem=1862.6M
[05/28 12:46:35   1341s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1881.6M
[05/28 12:46:35   1341s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1881.6M
[05/28 12:46:35   1341s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 12:46:35   1341s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/28 12:46:35   1341s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 12:46:35   1341s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/28 12:46:35   1341s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 12:46:35   1341s] Info: violation cost 750.166870 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 750.166870, fanout count = 0.000000, glitch 0.000000)
[05/28 12:46:35   1341s] |     0|     0|     0.00|     0|     0|     0.00|   615|   615|     0|     0|    -0.26|    -2.75|       0|       0|       0|  66.63|          |         |
[05/28 12:47:06   1372s] Info: violation cost 23.666666 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 23.666666, fanout count = 0.000000, glitch 0.000000)
[05/28 12:47:06   1372s] |     0|     0|     0.00|     0|     0|     0.00|    45|    45|     0|     0|    -0.33|    -5.96|    1199|     489|     124|  70.15| 0:00:31.0|  1908.7M|
[05/28 12:47:08   1374s] Info: violation cost 0.500000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.500000, fanout count = 0.000000, glitch 0.000000)
[05/28 12:47:08   1374s] |     0|     0|     0.00|     0|     0|     0.00|     3|     3|     0|     0|    -0.41|   -11.31|      60|      13|      14|  70.32| 0:00:02.0|  1908.7M|
[05/28 12:47:09   1375s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 12:47:09   1375s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.41|   -11.17|       3|       0|       1|  70.32| 0:00:01.0|  1908.7M|
[05/28 12:47:09   1375s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 12:47:09   1375s] Bottom Preferred Layer:
[05/28 12:47:09   1375s]     None
[05/28 12:47:09   1375s] Via Pillar Rule:
[05/28 12:47:09   1375s]     None
[05/28 12:47:09   1375s] 
[05/28 12:47:09   1375s] *** Finish DRV Fixing (cpu=0:00:33.9 real=0:00:34.0 mem=1908.7M) ***
[05/28 12:47:09   1375s] 
[05/28 12:47:09   1375s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1908.7M
[05/28 12:47:09   1375s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1908.7M
[05/28 12:47:09   1375s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1908.7M
[05/28 12:47:09   1375s] OPERPROF:       Starting CMU at level 4, MEM:1908.7M
[05/28 12:47:09   1375s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1908.7M
[05/28 12:47:09   1375s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:1908.7M
[05/28 12:47:09   1375s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1908.7M
[05/28 12:47:09   1375s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1908.7M
[05/28 12:47:09   1375s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.070, MEM:1908.7M
[05/28 12:47:09   1375s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.070, MEM:1908.7M
[05/28 12:47:09   1375s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6864.7
[05/28 12:47:09   1375s] OPERPROF: Starting RefinePlace at level 1, MEM:1908.7M
[05/28 12:47:09   1375s] *** Starting refinePlace (0:22:55 mem=1908.7M) ***
[05/28 12:47:09   1375s] Total net bbox length = 8.222e+05 (3.967e+05 4.255e+05) (ext = 2.034e+04)
[05/28 12:47:09   1375s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:47:09   1375s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1908.7M
[05/28 12:47:09   1375s] Starting refinePlace ...
[05/28 12:47:09   1375s] ** Cut row section cpu time 0:00:00.0.
[05/28 12:47:09   1375s]    Spread Effort: high, pre-route mode, useDDP on.
[05/28 12:47:09   1375s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1908.7MB) @(0:22:55 - 0:22:56).
[05/28 12:47:09   1375s] Move report: preRPlace moves 5877 insts, mean move: 1.74 um, max move: 10.62 um
[05/28 12:47:09   1375s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/FE_OFC5923_FE_OFN7155_FE_DBTN324_n2452): (676.42, 376.44) --> (682.00, 371.40)
[05/28 12:47:09   1375s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: INV4CK
[05/28 12:47:09   1375s] wireLenOptFixPriorityInst 0 inst fixed
[05/28 12:47:10   1375s] 
[05/28 12:47:10   1375s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 12:47:10   1376s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:47:10   1376s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1908.7MB) @(0:22:56 - 0:22:56).
[05/28 12:47:10   1376s] Move report: Detail placement moves 5877 insts, mean move: 1.74 um, max move: 10.62 um
[05/28 12:47:10   1376s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/FE_OFC5923_FE_OFN7155_FE_DBTN324_n2452): (676.42, 376.44) --> (682.00, 371.40)
[05/28 12:47:10   1376s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1908.7MB
[05/28 12:47:10   1376s] Statistics of distance of Instance movement in refine placement:
[05/28 12:47:10   1376s]   maximum (X+Y) =        10.62 um
[05/28 12:47:10   1376s]   inst (top_in/pricing0/mc_core0/inv0/FE_OFC5923_FE_OFN7155_FE_DBTN324_n2452) with max move: (676.42, 376.44) -> (682, 371.4)
[05/28 12:47:10   1376s]   mean    (X+Y) =         1.74 um
[05/28 12:47:10   1376s] Summary Report:
[05/28 12:47:10   1376s] Instances move: 5877 (out of 22917 movable)
[05/28 12:47:10   1376s] Instances flipped: 0
[05/28 12:47:10   1376s] Mean displacement: 1.74 um
[05/28 12:47:10   1376s] Max displacement: 10.62 um (Instance: top_in/pricing0/mc_core0/inv0/FE_OFC5923_FE_OFN7155_FE_DBTN324_n2452) (676.42, 376.44) -> (682, 371.4)
[05/28 12:47:10   1376s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: INV4CK
[05/28 12:47:10   1376s] Total instances moved : 5877
[05/28 12:47:10   1376s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.030, REAL:1.040, MEM:1908.7M
[05/28 12:47:10   1376s] Total net bbox length = 8.272e+05 (4.003e+05 4.269e+05) (ext = 2.034e+04)
[05/28 12:47:10   1376s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1908.7MB
[05/28 12:47:10   1376s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1908.7MB) @(0:22:55 - 0:22:56).
[05/28 12:47:10   1376s] *** Finished refinePlace (0:22:56 mem=1908.7M) ***
[05/28 12:47:10   1376s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6864.7
[05/28 12:47:10   1376s] OPERPROF: Finished RefinePlace at level 1, CPU:1.100, REAL:1.101, MEM:1908.7M
[05/28 12:47:10   1376s] *** maximum move = 10.62 um ***
[05/28 12:47:10   1376s] *** Finished re-routing un-routed nets (1908.7M) ***
[05/28 12:47:10   1376s] OPERPROF: Starting DPlace-Init at level 1, MEM:1908.7M
[05/28 12:47:10   1376s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1908.7M
[05/28 12:47:10   1376s] OPERPROF:     Starting CMU at level 3, MEM:1908.7M
[05/28 12:47:10   1376s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1908.7M
[05/28 12:47:10   1376s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:1908.7M
[05/28 12:47:10   1376s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1908.7M
[05/28 12:47:10   1376s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.010, REAL:0.000, MEM:1908.7M
[05/28 12:47:10   1376s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.064, MEM:1908.7M
[05/28 12:47:10   1376s] 
[05/28 12:47:10   1376s] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=1908.7M) ***
[05/28 12:47:11   1376s] TotalInstCnt at PhyDesignMc Destruction: 22,917
[05/28 12:47:11   1376s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.16
[05/28 12:47:11   1376s] *** DrvOpt [finish] : cpu/real = 0:00:44.1/0:00:44.0 (1.0), totSession cpu/real = 0:22:57.0/0:58:07.4 (0.4), mem = 1889.6M
[05/28 12:47:11   1376s] 
[05/28 12:47:11   1376s] =============================================================================================
[05/28 12:47:11   1376s]  Step TAT Report for DrvOpt #6
[05/28 12:47:11   1376s] =============================================================================================
[05/28 12:47:11   1376s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:47:11   1376s] ---------------------------------------------------------------------------------------------
[05/28 12:47:11   1376s] [ RefinePlace            ]      1   0:00:01.7  (   3.9 % )     0:00:01.7 /  0:00:01.7    1.0
[05/28 12:47:11   1376s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:47:11   1376s] [ LibAnalyzerInit        ]      1   0:00:03.6  (   8.1 % )     0:00:03.6 /  0:00:03.6    1.0
[05/28 12:47:11   1376s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:47:11   1376s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.3    1.4
[05/28 12:47:11   1376s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:03.7 /  0:00:03.7    1.0
[05/28 12:47:11   1376s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:47:11   1376s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:33.1 /  0:00:33.1    1.0
[05/28 12:47:11   1376s] [ OptGetWeight           ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:47:11   1376s] [ OptEval                ]     10   0:00:21.8  (  49.5 % )     0:00:21.8 /  0:00:21.8    1.0
[05/28 12:47:11   1376s] [ OptCommit              ]     10   0:00:01.0  (   2.2 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 12:47:11   1376s] [ IncrTimingUpdate       ]     10   0:00:02.7  (   6.1 % )     0:00:02.7 /  0:00:02.7    1.0
[05/28 12:47:11   1376s] [ PostCommitDelayCalc    ]     11   0:00:07.6  (  17.1 % )     0:00:07.6 /  0:00:07.6    1.0
[05/28 12:47:11   1376s] [ DrvFindVioNets         ]      4   0:00:00.5  (   1.0 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 12:47:11   1376s] [ DrvComputeSummary      ]      4   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 12:47:11   1376s] [ MISC                   ]          0:00:04.7  (  10.6 % )     0:00:04.7 /  0:00:04.7    1.0
[05/28 12:47:11   1376s] ---------------------------------------------------------------------------------------------
[05/28 12:47:11   1376s]  DrvOpt #6 TOTAL                    0:00:44.1  ( 100.0 % )     0:00:44.1 /  0:00:44.2    1.0
[05/28 12:47:11   1376s] ---------------------------------------------------------------------------------------------
[05/28 12:47:11   1376s] 
[05/28 12:47:11   1376s] End: GigaOpt DRV Optimization
[05/28 12:47:11   1376s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/28 12:47:11   1377s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1832.6M
[05/28 12:47:11   1377s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.024, MEM:1832.6M
[05/28 12:47:12   1378s] 
------------------------------------------------------------
     Summary (cpu=0.74min real=0.75min mem=1832.6M)                             
------------------------------------------------------------

Setup views included:
 av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.413  | -0.413  | -0.088  |
|           TNS (ns):| -11.173 | -9.920  | -1.253  |
|    Violating Paths:|   122   |   104   |   18    |
|          All Paths:|  7260   |  3630   |  3722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.322%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:07:20, real = 0:07:19, mem = 1430.7M, totSessionCpu=0:22:58 **
[05/28 12:47:12   1378s] *** Timing NOT met, worst failing slack is -0.413
[05/28 12:47:12   1378s] *** Check timing (0:00:00.0)
[05/28 12:47:12   1378s] Deleting Lib Analyzer.
[05/28 12:47:12   1378s] Begin: GigaOpt Optimization in WNS mode
[05/28 12:47:12   1378s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[05/28 12:47:12   1378s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:47:12   1378s] Info: 30 io nets excluded
[05/28 12:47:12   1378s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:47:12   1378s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:22:58.2/0:58:08.6 (0.4), mem = 1832.7M
[05/28 12:47:12   1378s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.17
[05/28 12:47:12   1378s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:47:12   1378s] ### Creating PhyDesignMc. totSessionCpu=0:22:58 mem=1832.7M
[05/28 12:47:12   1378s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 12:47:12   1378s] OPERPROF: Starting DPlace-Init at level 1, MEM:1832.7M
[05/28 12:47:12   1378s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:47:12   1378s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1832.7M
[05/28 12:47:12   1378s] OPERPROF:     Starting CMU at level 3, MEM:1832.7M
[05/28 12:47:12   1378s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1832.7M
[05/28 12:47:12   1378s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1832.7M
[05/28 12:47:12   1378s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1832.7MB).
[05/28 12:47:12   1378s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.057, MEM:1832.7M
[05/28 12:47:12   1378s] TotalInstCnt at PhyDesignMc Initialization: 22,917
[05/28 12:47:12   1378s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:58 mem=1832.7M
[05/28 12:47:12   1378s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:47:12   1378s] 
[05/28 12:47:12   1378s] Creating Lib Analyzer ...
[05/28 12:47:12   1378s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 12:47:12   1378s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 12:47:12   1378s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 12:47:12   1378s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 12:47:12   1378s] 
[05/28 12:47:12   1378s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:47:16   1382s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:23:02 mem=1832.7M
[05/28 12:47:16   1382s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:23:02 mem=1832.7M
[05/28 12:47:16   1382s] Creating Lib Analyzer, finished. 
[05/28 12:47:16   1382s] 
[05/28 12:47:16   1382s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[05/28 12:47:16   1382s] ### Creating LA Mngr. totSessionCpu=0:23:02 mem=1832.7M
[05/28 12:47:16   1382s] ### Creating LA Mngr, finished. totSessionCpu=0:23:02 mem=1832.7M
[05/28 12:47:24   1390s] *info: 30 io nets excluded
[05/28 12:47:24   1390s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:47:24   1390s] *info: 2 clock nets excluded
[05/28 12:47:24   1390s] *info: 2 special nets excluded.
[05/28 12:47:24   1390s] *info: 315 no-driver nets excluded.
[05/28 12:47:26   1392s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.6864.2
[05/28 12:47:28   1394s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[05/28 12:47:30   1396s] ** GigaOpt Optimizer WNS Slack -0.413 TNS Slack -11.173 Density 70.32
[05/28 12:47:30   1396s] Optimizer WNS Pass 0
[05/28 12:47:30   1396s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS -0.088 TNS -1.253; reg2reg* WNS -0.413 TNS -9.920; HEPG WNS -0.413 TNS -9.920; all paths WNS -0.413 TNS -11.173
[05/28 12:47:30   1396s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1851.7M
[05/28 12:47:30   1396s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1851.7M
[05/28 12:47:30   1396s] Active Path Group: reg2reg  
[05/28 12:47:30   1396s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:47:30   1396s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/28 12:47:30   1396s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:47:30   1396s] |  -0.413|   -0.413|  -9.920|  -11.173|    70.32%|   0:00:00.0| 1851.7M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[18]/D    |
[05/28 12:47:31   1397s] |  -0.300|   -0.300|  -8.595|   -9.847|    70.33%|   0:00:01.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/28 12:47:31   1397s] |  -0.269|   -0.269|  -7.528|   -8.781|    70.33%|   0:00:00.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
[05/28 12:47:32   1398s] |  -0.224|   -0.224|  -4.896|   -6.148|    70.35%|   0:00:01.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/28 12:47:32   1398s] |  -0.195|   -0.195|  -4.597|   -5.850|    70.36%|   0:00:00.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/28 12:47:33   1399s] |  -0.161|   -0.161|  -1.210|   -2.463|    70.37%|   0:00:01.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
[05/28 12:47:33   1399s] |  -0.118|   -0.118|  -0.772|   -2.025|    70.38%|   0:00:00.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xty0/out2_r_reg[11]/D     |
[05/28 12:47:34   1400s] |  -0.055|   -0.088|  -0.448|   -1.701|    70.39%|   0:00:01.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/28 12:47:35   1401s] |  -0.027|   -0.088|  -0.066|   -1.319|    70.40%|   0:00:01.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/det_r_reg[41]/D      |
[05/28 12:47:35   1401s] |   0.015|   -0.088|   0.000|   -1.253|    70.41%|   0:00:00.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/28 12:47:36   1402s] |   0.055|   -0.088|   0.000|   -1.253|    70.44%|   0:00:01.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:47:36   1402s] |   0.055|   -0.088|   0.000|   -1.253|    70.44%|   0:00:00.0| 1889.9M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xtx0/out2_r_reg[32]/D     |
[05/28 12:47:36   1402s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:47:36   1402s] 
[05/28 12:47:36   1402s] *** Finish Core Optimize Step (cpu=0:00:06.3 real=0:00:06.0 mem=1889.9M) ***
[05/28 12:47:36   1402s] Active Path Group: default 
[05/28 12:47:36   1402s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:47:36   1402s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/28 12:47:36   1402s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:47:36   1402s] |  -0.088|   -0.088|  -1.253|   -1.253|    70.44%|   0:00:00.0| 1889.9M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/cf_mat_r_reg[202][8]/RB   |
[05/28 12:47:37   1403s] |   0.038|    0.038|   0.000|    0.000|    70.44%|   0:00:01.0| 1889.9M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/expected_profit_r_reg[11] |
[05/28 12:47:37   1403s] |        |         |        |         |          |            |        |                |         | /D                                                 |
[05/28 12:47:37   1403s] |   0.080|    0.055|   0.000|    0.000|    70.44%|   0:00:00.0| 1889.9M|              NA|       NA| NA                                                 |
[05/28 12:47:37   1403s] |   0.080|    0.055|   0.000|    0.000|    70.44%|   0:00:00.0| 1889.9M|av_scan_mode_max|       NA| NA                                                 |
[05/28 12:47:37   1403s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:47:37   1403s] 
[05/28 12:47:37   1403s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=1889.9M) ***
[05/28 12:47:37   1403s] 
[05/28 12:47:37   1403s] *** Finished Optimize Step Cumulative (cpu=0:00:06.7 real=0:00:07.0 mem=1889.9M) ***
[05/28 12:47:37   1403s] OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.161 TNS 0.000; reg2reg* WNS 0.055 TNS 0.000; HEPG WNS 0.055 TNS 0.000; all paths WNS 0.055 TNS 0.000
[05/28 12:47:37   1403s] ** GigaOpt Optimizer WNS Slack 0.055 TNS Slack 0.000 Density 70.44
[05/28 12:47:37   1403s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.6864.2
[05/28 12:47:37   1403s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1889.9M
[05/28 12:47:37   1403s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1889.9M
[05/28 12:47:37   1403s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1889.9M
[05/28 12:47:37   1403s] OPERPROF:       Starting CMU at level 4, MEM:1889.9M
[05/28 12:47:37   1403s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1889.9M
[05/28 12:47:37   1403s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:1889.9M
[05/28 12:47:37   1403s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.064, MEM:1889.9M
[05/28 12:47:37   1403s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.065, MEM:1889.9M
[05/28 12:47:37   1403s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6864.8
[05/28 12:47:37   1403s] OPERPROF: Starting RefinePlace at level 1, MEM:1889.9M
[05/28 12:47:37   1403s] *** Starting refinePlace (0:23:23 mem=1889.9M) ***
[05/28 12:47:37   1403s] Total net bbox length = 8.277e+05 (4.006e+05 4.271e+05) (ext = 2.034e+04)
[05/28 12:47:37   1403s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:47:37   1403s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1889.9M
[05/28 12:47:37   1403s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1889.9M
[05/28 12:47:37   1403s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:1889.9M
[05/28 12:47:37   1403s] default core: bins with density > 0.750 = 30.12 % ( 103 / 342 )
[05/28 12:47:37   1403s] Density distribution unevenness ratio = 4.138%
[05/28 12:47:37   1403s] RPlace IncrNP Skipped
[05/28 12:47:37   1403s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1889.9MB) @(0:23:23 - 0:23:23).
[05/28 12:47:37   1403s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.018, MEM:1889.9M
[05/28 12:47:37   1403s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1889.9M
[05/28 12:47:37   1403s] Starting refinePlace ...
[05/28 12:47:37   1403s] ** Cut row section cpu time 0:00:00.0.
[05/28 12:47:37   1403s]    Spread Effort: high, pre-route mode, useDDP on.
[05/28 12:47:37   1403s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1894.6MB) @(0:23:23 - 0:23:24).
[05/28 12:47:37   1403s] Move report: preRPlace moves 230 insts, mean move: 1.34 um, max move: 5.66 um
[05/28 12:47:37   1403s] 	Max move on inst (top_in/pricing0/mc_core0/FE_OCPC7396_1_net__0): (591.48, 784.68) --> (592.10, 789.72)
[05/28 12:47:37   1403s] 	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
[05/28 12:47:37   1403s] wireLenOptFixPriorityInst 0 inst fixed
[05/28 12:47:38   1403s] 
[05/28 12:47:38   1403s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 12:47:38   1404s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:47:38   1404s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1894.6MB) @(0:23:24 - 0:23:24).
[05/28 12:47:38   1404s] Move report: Detail placement moves 230 insts, mean move: 1.34 um, max move: 5.66 um
[05/28 12:47:38   1404s] 	Max move on inst (top_in/pricing0/mc_core0/FE_OCPC7396_1_net__0): (591.48, 784.68) --> (592.10, 789.72)
[05/28 12:47:38   1404s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1894.6MB
[05/28 12:47:38   1404s] Statistics of distance of Instance movement in refine placement:
[05/28 12:47:38   1404s]   maximum (X+Y) =         5.66 um
[05/28 12:47:38   1404s]   inst (top_in/pricing0/mc_core0/FE_OCPC7396_1_net__0) with max move: (591.48, 784.68) -> (592.1, 789.72)
[05/28 12:47:38   1404s]   mean    (X+Y) =         1.34 um
[05/28 12:47:38   1404s] Summary Report:
[05/28 12:47:38   1404s] Instances move: 230 (out of 22939 movable)
[05/28 12:47:38   1404s] Instances flipped: 0
[05/28 12:47:38   1404s] Mean displacement: 1.34 um
[05/28 12:47:38   1404s] Max displacement: 5.66 um (Instance: top_in/pricing0/mc_core0/FE_OCPC7396_1_net__0) (591.48, 784.68) -> (592.1, 789.72)
[05/28 12:47:38   1404s] 	Length: 5 sites, height: 1 rows, site name: core_5040, cell type: BUF2
[05/28 12:47:38   1404s] Total instances moved : 230
[05/28 12:47:38   1404s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.010, REAL:1.017, MEM:1894.6M
[05/28 12:47:38   1404s] Total net bbox length = 8.278e+05 (4.007e+05 4.271e+05) (ext = 2.034e+04)
[05/28 12:47:38   1404s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1894.6MB
[05/28 12:47:38   1404s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=1894.6MB) @(0:23:23 - 0:23:24).
[05/28 12:47:38   1404s] *** Finished refinePlace (0:23:24 mem=1894.6M) ***
[05/28 12:47:38   1404s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6864.8
[05/28 12:47:38   1404s] OPERPROF: Finished RefinePlace at level 1, CPU:1.100, REAL:1.096, MEM:1894.6M
[05/28 12:47:38   1404s] *** maximum move = 5.66 um ***
[05/28 12:47:38   1404s] *** Finished re-routing un-routed nets (1894.6M) ***
[05/28 12:47:38   1404s] OPERPROF: Starting DPlace-Init at level 1, MEM:1894.6M
[05/28 12:47:38   1404s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1894.6M
[05/28 12:47:38   1404s] OPERPROF:     Starting CMU at level 3, MEM:1894.6M
[05/28 12:47:38   1404s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1894.6M
[05/28 12:47:38   1404s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1894.6M
[05/28 12:47:38   1404s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.063, MEM:1894.6M
[05/28 12:47:38   1404s] 
[05/28 12:47:38   1404s] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:01.0 mem=1894.6M) ***
[05/28 12:47:38   1404s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.6864.2
[05/28 12:47:39   1405s] ** GigaOpt Optimizer WNS Slack 0.055 TNS Slack 0.000 Density 70.44
[05/28 12:47:39   1405s] Bottom Preferred Layer:
[05/28 12:47:39   1405s]     None
[05/28 12:47:39   1405s] Via Pillar Rule:
[05/28 12:47:39   1405s]     None
[05/28 12:47:39   1405s] 
[05/28 12:47:39   1405s] *** Finish pre-CTS Setup Fixing (cpu=0:00:12.3 real=0:00:13.0 mem=1894.6M) ***
[05/28 12:47:39   1405s] 
[05/28 12:47:39   1405s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.6864.2
[05/28 12:47:39   1405s] TotalInstCnt at PhyDesignMc Destruction: 22,939
[05/28 12:47:39   1405s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.17
[05/28 12:47:39   1405s] *** SetupOpt [finish] : cpu/real = 0:00:27.0/0:00:27.0 (1.0), totSession cpu/real = 0:23:25.2/0:58:35.6 (0.4), mem = 1875.5M
[05/28 12:47:39   1405s] 
[05/28 12:47:39   1405s] =============================================================================================
[05/28 12:47:39   1405s]  Step TAT Report for WnsOpt #2
[05/28 12:47:39   1405s] =============================================================================================
[05/28 12:47:39   1405s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:47:39   1405s] ---------------------------------------------------------------------------------------------
[05/28 12:47:39   1405s] [ RefinePlace            ]      1   0:00:01.7  (   6.2 % )     0:00:01.7 /  0:00:01.7    1.0
[05/28 12:47:39   1405s] [ SlackTraversorInit     ]      2   0:00:01.3  (   4.9 % )     0:00:01.3 /  0:00:01.3    1.0
[05/28 12:47:39   1405s] [ LibAnalyzerInit        ]      1   0:00:03.6  (  13.2 % )     0:00:03.6 /  0:00:03.6    1.0
[05/28 12:47:39   1405s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:47:39   1405s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:47:39   1405s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:03.7 /  0:00:03.7    1.0
[05/28 12:47:39   1405s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:47:39   1405s] [ TransformInit          ]      1   0:00:10.8  (  39.9 % )     0:00:10.8 /  0:00:10.8    1.0
[05/28 12:47:39   1405s] [ OptSingleIteration     ]     13   0:00:00.0  (   0.1 % )     0:00:06.3 /  0:00:06.3    1.0
[05/28 12:47:39   1405s] [ OptGetWeight           ]     13   0:00:00.7  (   2.8 % )     0:00:00.7 /  0:00:00.8    1.0
[05/28 12:47:39   1405s] [ OptEval                ]     13   0:00:02.1  (   7.9 % )     0:00:02.1 /  0:00:02.1    1.0
[05/28 12:47:39   1405s] [ OptCommit              ]     13   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 12:47:39   1405s] [ IncrTimingUpdate       ]     19   0:00:02.1  (   7.7 % )     0:00:02.1 /  0:00:02.1    1.0
[05/28 12:47:39   1405s] [ PostCommitDelayCalc    ]     14   0:00:00.7  (   2.7 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 12:47:39   1405s] [ SetupOptGetWorkingSet  ]     39   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    0.9
[05/28 12:47:39   1405s] [ SetupOptGetActiveNode  ]     39   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:47:39   1405s] [ SetupOptSlackGraph     ]     13   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 12:47:39   1405s] [ MISC                   ]          0:00:03.0  (  11.2 % )     0:00:03.0 /  0:00:03.0    1.0
[05/28 12:47:39   1405s] ---------------------------------------------------------------------------------------------
[05/28 12:47:39   1405s]  WnsOpt #2 TOTAL                    0:00:27.0  ( 100.0 % )     0:00:27.0 /  0:00:27.0    1.0
[05/28 12:47:39   1405s] ---------------------------------------------------------------------------------------------
[05/28 12:47:39   1405s] 
[05/28 12:47:39   1405s] End: GigaOpt Optimization in WNS mode
[05/28 12:47:39   1405s] *** Timing Is met
[05/28 12:47:39   1405s] *** Check timing (0:00:00.0)
[05/28 12:47:39   1405s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/28 12:47:39   1405s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:47:39   1405s] Info: 30 io nets excluded
[05/28 12:47:39   1405s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:47:39   1405s] ### Creating LA Mngr. totSessionCpu=0:23:26 mem=1828.5M
[05/28 12:47:39   1405s] ### Creating LA Mngr, finished. totSessionCpu=0:23:26 mem=1828.5M
[05/28 12:47:39   1405s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:47:39   1405s] ### Creating PhyDesignMc. totSessionCpu=0:23:26 mem=1847.6M
[05/28 12:47:39   1405s] OPERPROF: Starting DPlace-Init at level 1, MEM:1847.6M
[05/28 12:47:39   1405s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:47:39   1405s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1847.6M
[05/28 12:47:39   1405s] OPERPROF:     Starting CMU at level 3, MEM:1847.6M
[05/28 12:47:39   1405s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1847.6M
[05/28 12:47:39   1405s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1847.6M
[05/28 12:47:39   1405s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1847.6MB).
[05/28 12:47:39   1405s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.058, MEM:1847.6M
[05/28 12:47:39   1405s] TotalInstCnt at PhyDesignMc Initialization: 22,939
[05/28 12:47:39   1405s] ### Creating PhyDesignMc, finished. totSessionCpu=0:23:26 mem=1847.6M
[05/28 12:47:39   1405s] Begin: Area Reclaim Optimization
[05/28 12:47:39   1405s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:23:25.7/0:58:36.1 (0.4), mem = 1847.6M
[05/28 12:47:39   1405s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.18
[05/28 12:47:39   1405s] 
[05/28 12:47:39   1405s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/28 12:47:39   1405s] ### Creating LA Mngr. totSessionCpu=0:23:26 mem=1847.6M
[05/28 12:47:39   1405s] ### Creating LA Mngr, finished. totSessionCpu=0:23:26 mem=1847.6M
[05/28 12:47:41   1406s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1847.6M
[05/28 12:47:41   1406s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1847.6M
[05/28 12:47:41   1407s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 70.44
[05/28 12:47:41   1407s] +----------+---------+--------+--------+------------+--------+
[05/28 12:47:41   1407s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 12:47:41   1407s] +----------+---------+--------+--------+------------+--------+
[05/28 12:47:41   1407s] |    70.44%|        -|   0.000|   0.000|   0:00:00.0| 1847.6M|
[05/28 12:47:41   1407s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/28 12:47:41   1407s] |    70.44%|        0|   0.000|   0.000|   0:00:00.0| 1847.6M|
[05/28 12:47:56   1422s] |    70.01%|      253|  -0.004|  -0.004|   0:00:15.0| 1887.3M|
[05/28 12:48:10   1436s] |    68.93%|      877|   0.000|   0.000|   0:00:14.0| 1887.3M|
[05/28 12:48:12   1438s] |    68.84%|      158|  -0.001|  -0.001|   0:00:02.0| 1887.3M|
[05/28 12:48:13   1439s] |    68.83%|       31|  -0.001|  -0.001|   0:00:01.0| 1887.3M|
[05/28 12:48:13   1439s] |    68.83%|        5|  -0.001|  -0.001|   0:00:00.0| 1887.3M|
[05/28 12:48:13   1439s] |    68.83%|        0|  -0.001|  -0.001|   0:00:00.0| 1887.3M|
[05/28 12:48:13   1439s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/28 12:48:13   1439s] |    68.83%|        0|  -0.001|  -0.001|   0:00:00.0| 1887.3M|
[05/28 12:48:13   1439s] +----------+---------+--------+--------+------------+--------+
[05/28 12:48:14   1439s] Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 68.83
[05/28 12:48:14   1439s] 
[05/28 12:48:14   1439s] ** Summary: Restruct = 0 Buffer Deletion = 173 Declone = 126 Resize = 1057 **
[05/28 12:48:14   1439s] --------------------------------------------------------------
[05/28 12:48:14   1439s] |                                   | Total     | Sequential |
[05/28 12:48:14   1439s] --------------------------------------------------------------
[05/28 12:48:14   1439s] | Num insts resized                 |     873  |      14    |
[05/28 12:48:14   1439s] | Num insts undone                  |       9  |       0    |
[05/28 12:48:14   1439s] | Num insts Downsized               |     873  |      14    |
[05/28 12:48:14   1439s] | Num insts Samesized               |       0  |       0    |
[05/28 12:48:14   1439s] | Num insts Upsized                 |       0  |       0    |
[05/28 12:48:14   1439s] | Num multiple commits+uncommits    |     194  |       -    |
[05/28 12:48:14   1439s] --------------------------------------------------------------
[05/28 12:48:14   1439s] Bottom Preferred Layer:
[05/28 12:48:14   1439s]     None
[05/28 12:48:14   1439s] Via Pillar Rule:
[05/28 12:48:14   1439s]     None
[05/28 12:48:14   1439s] End: Core Area Reclaim Optimization (cpu = 0:00:34.3) (real = 0:00:35.0) **
[05/28 12:48:14   1440s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1887.3M
[05/28 12:48:14   1440s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1887.3M
[05/28 12:48:14   1440s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1887.3M
[05/28 12:48:14   1440s] OPERPROF:       Starting CMU at level 4, MEM:1887.3M
[05/28 12:48:14   1440s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1887.3M
[05/28 12:48:14   1440s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.035, MEM:1887.3M
[05/28 12:48:14   1440s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1887.3M
[05/28 12:48:14   1440s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1887.3M
[05/28 12:48:14   1440s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.068, MEM:1887.3M
[05/28 12:48:14   1440s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.068, MEM:1887.3M
[05/28 12:48:14   1440s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6864.9
[05/28 12:48:14   1440s] OPERPROF: Starting RefinePlace at level 1, MEM:1887.3M
[05/28 12:48:14   1440s] *** Starting refinePlace (0:24:00 mem=1887.3M) ***
[05/28 12:48:14   1440s] Total net bbox length = 8.287e+05 (4.009e+05 4.277e+05) (ext = 2.034e+04)
[05/28 12:48:14   1440s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:48:14   1440s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1887.3M
[05/28 12:48:14   1440s] Starting refinePlace ...
[05/28 12:48:14   1440s] 
[05/28 12:48:14   1440s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 12:48:14   1440s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:48:14   1440s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1887.3MB) @(0:24:00 - 0:24:01).
[05/28 12:48:14   1440s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:48:14   1440s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1887.3MB
[05/28 12:48:14   1440s] Statistics of distance of Instance movement in refine placement:
[05/28 12:48:14   1440s]   maximum (X+Y) =         0.00 um
[05/28 12:48:14   1440s]   mean    (X+Y) =         0.00 um
[05/28 12:48:14   1440s] Summary Report:
[05/28 12:48:14   1440s] Instances move: 0 (out of 22640 movable)
[05/28 12:48:14   1440s] Instances flipped: 0
[05/28 12:48:14   1440s] Mean displacement: 0.00 um
[05/28 12:48:14   1440s] Max displacement: 0.00 um 
[05/28 12:48:14   1440s] Total instances moved : 0
[05/28 12:48:14   1440s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.550, REAL:0.554, MEM:1887.3M
[05/28 12:48:14   1440s] Total net bbox length = 8.287e+05 (4.009e+05 4.277e+05) (ext = 2.034e+04)
[05/28 12:48:14   1440s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1887.3MB
[05/28 12:48:14   1440s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1887.3MB) @(0:24:00 - 0:24:01).
[05/28 12:48:14   1440s] *** Finished refinePlace (0:24:01 mem=1887.3M) ***
[05/28 12:48:14   1440s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6864.9
[05/28 12:48:14   1440s] OPERPROF: Finished RefinePlace at level 1, CPU:0.610, REAL:0.611, MEM:1887.3M
[05/28 12:48:14   1440s] *** maximum move = 0.00 um ***
[05/28 12:48:14   1440s] *** Finished re-routing un-routed nets (1887.3M) ***
[05/28 12:48:15   1440s] OPERPROF: Starting DPlace-Init at level 1, MEM:1887.3M
[05/28 12:48:15   1441s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1887.3M
[05/28 12:48:15   1441s] OPERPROF:     Starting CMU at level 3, MEM:1887.3M
[05/28 12:48:15   1441s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1887.3M
[05/28 12:48:15   1441s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1887.3M
[05/28 12:48:15   1441s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1887.3M
[05/28 12:48:15   1441s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1887.3M
[05/28 12:48:15   1441s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.061, MEM:1887.3M
[05/28 12:48:15   1441s] 
[05/28 12:48:15   1441s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1887.3M) ***
[05/28 12:48:15   1441s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.18
[05/28 12:48:15   1441s] *** AreaOpt [finish] : cpu/real = 0:00:35.5/0:00:35.4 (1.0), totSession cpu/real = 0:24:01.2/0:59:11.6 (0.4), mem = 1887.3M
[05/28 12:48:15   1441s] 
[05/28 12:48:15   1441s] =============================================================================================
[05/28 12:48:15   1441s]  Step TAT Report for AreaOpt #6
[05/28 12:48:15   1441s] =============================================================================================
[05/28 12:48:15   1441s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:48:15   1441s] ---------------------------------------------------------------------------------------------
[05/28 12:48:15   1441s] [ RefinePlace            ]      1   0:00:01.2  (   3.3 % )     0:00:01.2 /  0:00:01.2    1.0
[05/28 12:48:15   1441s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:48:15   1441s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:48:15   1441s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 12:48:15   1441s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:48:15   1441s] [ OptSingleIteration     ]      8   0:00:00.5  (   1.3 % )     0:00:32.0 /  0:00:32.0    1.0
[05/28 12:48:15   1441s] [ OptGetWeight           ]    349   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.3
[05/28 12:48:15   1441s] [ OptEval                ]    349   0:00:17.6  (  49.7 % )     0:00:17.6 /  0:00:17.8    1.0
[05/28 12:48:15   1441s] [ OptCommit              ]    349   0:00:00.7  (   2.0 % )     0:00:00.7 /  0:00:00.7    0.9
[05/28 12:48:15   1441s] [ IncrTimingUpdate       ]    152   0:00:06.5  (  18.4 % )     0:00:06.5 /  0:00:06.4    1.0
[05/28 12:48:15   1441s] [ PostCommitDelayCalc    ]    361   0:00:06.6  (  18.7 % )     0:00:06.6 /  0:00:06.7    1.0
[05/28 12:48:15   1441s] [ MISC                   ]          0:00:02.0  (   5.5 % )     0:00:02.0 /  0:00:02.0    1.0
[05/28 12:48:15   1441s] ---------------------------------------------------------------------------------------------
[05/28 12:48:15   1441s]  AreaOpt #6 TOTAL                   0:00:35.4  ( 100.0 % )     0:00:35.4 /  0:00:35.5    1.0
[05/28 12:48:15   1441s] ---------------------------------------------------------------------------------------------
[05/28 12:48:15   1441s] 
[05/28 12:48:15   1441s] TotalInstCnt at PhyDesignMc Destruction: 22,640
[05/28 12:48:15   1441s] End: Area Reclaim Optimization (cpu=0:00:36, real=0:00:36, mem=1830.23M, totSessionCpu=0:24:01).
[05/28 12:48:15   1441s] GigaOpt: WNS changes during reclaim: 0.000 -> -0.001 (bump 0.001, threshold 0.536) 1
[05/28 12:48:15   1441s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.001 (bump 0.0, threshold 2.0) 0
[05/28 12:48:15   1441s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.001 (bump 0.001, threshold 268.0) 0
[05/28 12:48:15   1441s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.001 (bump 0.0, threshold 2.0) 0
[05/28 12:48:15   1441s] GigaOpt: TNS changes during reclaim: 0.000 -> -0.001 (bump 0.001, threshold 268.0) 0
[05/28 12:48:15   1441s] Begin: GigaOpt postEco DRV Optimization
[05/28 12:48:15   1441s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS -max_fanout
[05/28 12:48:15   1441s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:48:15   1441s] Info: 30 io nets excluded
[05/28 12:48:15   1441s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:48:15   1441s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:01.8/0:59:12.2 (0.4), mem = 1830.2M
[05/28 12:48:15   1441s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.19
[05/28 12:48:15   1441s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:48:15   1441s] ### Creating PhyDesignMc. totSessionCpu=0:24:02 mem=1830.2M
[05/28 12:48:15   1441s] OPERPROF: Starting DPlace-Init at level 1, MEM:1830.2M
[05/28 12:48:15   1441s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 12:48:15   1441s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1830.2M
[05/28 12:48:15   1441s] OPERPROF:     Starting CMU at level 3, MEM:1830.2M
[05/28 12:48:15   1441s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1830.2M
[05/28 12:48:15   1441s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1830.2M
[05/28 12:48:15   1441s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1830.2MB).
[05/28 12:48:15   1441s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.056, MEM:1830.2M
[05/28 12:48:15   1441s] TotalInstCnt at PhyDesignMc Initialization: 22,640
[05/28 12:48:15   1441s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:02 mem=1830.2M
[05/28 12:48:16   1442s] 
[05/28 12:48:16   1442s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[05/28 12:48:16   1442s] ### Creating LA Mngr. totSessionCpu=0:24:02 mem=1830.2M
[05/28 12:48:16   1442s] ### Creating LA Mngr, finished. totSessionCpu=0:24:02 mem=1830.2M
[05/28 12:48:19   1445s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1849.3M
[05/28 12:48:19   1445s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1849.3M
[05/28 12:48:19   1445s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 12:48:19   1445s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/28 12:48:19   1445s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 12:48:19   1445s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/28 12:48:19   1445s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 12:48:20   1446s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 2.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 12:48:20   1446s] |     0|     0|     0.00|     0|     0|     0.00|     2|     2|     0|     0|    -0.00|    -0.00|       0|       0|       0|  68.83|          |         |
[05/28 12:48:20   1446s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 12:48:20   1446s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       4|       0|       0|  68.83| 0:00:00.0|  1889.0M|
[05/28 12:48:20   1446s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 12:48:20   1446s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.00|    -0.00|       0|       0|       0|  68.83| 0:00:00.0|  1889.0M|
[05/28 12:48:20   1446s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 12:48:20   1446s] Bottom Preferred Layer:
[05/28 12:48:20   1446s]     None
[05/28 12:48:20   1446s] Via Pillar Rule:
[05/28 12:48:20   1446s]     None
[05/28 12:48:20   1446s] 
[05/28 12:48:20   1446s] *** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1889.0M) ***
[05/28 12:48:20   1446s] 
[05/28 12:48:20   1446s] TotalInstCnt at PhyDesignMc Destruction: 22,644
[05/28 12:48:20   1446s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.19
[05/28 12:48:20   1446s] *** DrvOpt [finish] : cpu/real = 0:00:04.8/0:00:04.8 (1.0), totSession cpu/real = 0:24:06.6/0:59:17.0 (0.4), mem = 1869.9M
[05/28 12:48:20   1446s] 
[05/28 12:48:20   1446s] =============================================================================================
[05/28 12:48:20   1446s]  Step TAT Report for DrvOpt #7
[05/28 12:48:20   1446s] =============================================================================================
[05/28 12:48:20   1446s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:48:20   1446s] ---------------------------------------------------------------------------------------------
[05/28 12:48:20   1446s] [ SlackTraversorInit     ]      1   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:48:20   1446s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:48:20   1446s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:48:20   1446s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 12:48:20   1446s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:48:20   1446s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:48:20   1446s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:48:20   1446s] [ OptEval                ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.8
[05/28 12:48:20   1446s] [ OptCommit              ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.4
[05/28 12:48:20   1446s] [ IncrTimingUpdate       ]      2   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[05/28 12:48:20   1446s] [ PostCommitDelayCalc    ]      2   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 12:48:20   1446s] [ DrvFindVioNets         ]      3   0:00:00.3  (   6.5 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 12:48:20   1446s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.2
[05/28 12:48:20   1446s] [ MISC                   ]          0:00:03.9  (  78.9 % )     0:00:03.9 /  0:00:03.9    1.0
[05/28 12:48:20   1446s] ---------------------------------------------------------------------------------------------
[05/28 12:48:20   1446s]  DrvOpt #7 TOTAL                    0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:04.9    1.0
[05/28 12:48:20   1446s] ---------------------------------------------------------------------------------------------
[05/28 12:48:20   1446s] 
[05/28 12:48:20   1446s] End: GigaOpt postEco DRV Optimization
[05/28 12:48:21   1447s] Running refinePlace -preserveRouting true -hardFence false
[05/28 12:48:21   1447s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1869.9M
[05/28 12:48:21   1447s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1869.9M
[05/28 12:48:21   1447s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1869.9M
[05/28 12:48:21   1447s] #spOpts: minPadR=1.1 
[05/28 12:48:21   1447s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1869.9M
[05/28 12:48:21   1447s] OPERPROF:         Starting CMU at level 5, MEM:1869.9M
[05/28 12:48:21   1447s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.003, MEM:1869.9M
[05/28 12:48:21   1447s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.032, MEM:1869.9M
[05/28 12:48:21   1447s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1869.9MB).
[05/28 12:48:21   1447s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.061, MEM:1869.9M
[05/28 12:48:21   1447s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.062, MEM:1869.9M
[05/28 12:48:21   1447s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6864.10
[05/28 12:48:21   1447s] OPERPROF:   Starting RefinePlace at level 2, MEM:1869.9M
[05/28 12:48:21   1447s] *** Starting refinePlace (0:24:07 mem=1869.9M) ***
[05/28 12:48:21   1447s] Total net bbox length = 8.287e+05 (4.009e+05 4.278e+05) (ext = 2.034e+04)
[05/28 12:48:21   1447s] OPERPROF:     Starting RefinePlace/incrNP at level 3, MEM:1869.9M
[05/28 12:48:21   1447s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:1869.9M
[05/28 12:48:21   1447s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.020, REAL:0.014, MEM:1869.9M
[05/28 12:48:21   1447s] default core: bins with density > 0.750 = 12.87 % ( 44 / 342 )
[05/28 12:48:21   1447s] Density distribution unevenness ratio = 3.652%
[05/28 12:48:21   1447s] RPlace IncrNP Skipped
[05/28 12:48:21   1447s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1869.9MB) @(0:24:07 - 0:24:07).
[05/28 12:48:21   1447s] OPERPROF:     Finished RefinePlace/incrNP at level 3, CPU:0.020, REAL:0.018, MEM:1869.9M
[05/28 12:48:21   1447s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1869.9M
[05/28 12:48:21   1447s] Starting refinePlace ...
[05/28 12:48:21   1447s]   Spread Effort: high, pre-route mode, useDDP on.
[05/28 12:48:21   1447s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=1869.9MB) @(0:24:07 - 0:24:07).
[05/28 12:48:21   1447s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 12:48:21   1447s] wireLenOptFixPriorityInst 0 inst fixed
[05/28 12:48:21   1447s] 
[05/28 12:48:21   1447s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 12:48:21   1447s] Move report: legalization moves 8 insts, mean move: 3.52 um, max move: 8.76 um
[05/28 12:48:21   1447s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/U4510): (543.74, 391.56) --> (540.02, 386.52)
[05/28 12:48:21   1447s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1869.9MB) @(0:24:07 - 0:24:08).
[05/28 12:48:21   1447s] Move report: Detail placement moves 8 insts, mean move: 3.52 um, max move: 8.76 um
[05/28 12:48:21   1447s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/U4510): (543.74, 391.56) --> (540.02, 386.52)
[05/28 12:48:21   1447s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1869.9MB
[05/28 12:48:21   1447s] Statistics of distance of Instance movement in refine placement:
[05/28 12:48:21   1447s]   maximum (X+Y) =         8.76 um
[05/28 12:48:21   1447s]   inst (top_in/pricing0/mc_core0/inv0/U4510) with max move: (543.74, 391.56) -> (540.02, 386.52)
[05/28 12:48:21   1447s]   mean    (X+Y) =         3.52 um
[05/28 12:48:21   1447s] Summary Report:
[05/28 12:48:21   1447s] Instances move: 8 (out of 22644 movable)
[05/28 12:48:21   1447s] Instances flipped: 0
[05/28 12:48:21   1447s] Mean displacement: 3.52 um
[05/28 12:48:21   1447s] Max displacement: 8.76 um (Instance: top_in/pricing0/mc_core0/inv0/U4510) (543.74, 391.56) -> (540.02, 386.52)
[05/28 12:48:21   1447s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[05/28 12:48:21   1447s] Total instances moved : 8
[05/28 12:48:21   1447s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.640, REAL:0.636, MEM:1869.9M
[05/28 12:48:21   1447s] Total net bbox length = 8.287e+05 (4.009e+05 4.278e+05) (ext = 2.034e+04)
[05/28 12:48:21   1447s] Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 1869.9MB
[05/28 12:48:21   1447s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:00.0, mem=1869.9MB) @(0:24:07 - 0:24:08).
[05/28 12:48:21   1447s] *** Finished refinePlace (0:24:08 mem=1869.9M) ***
[05/28 12:48:21   1447s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6864.10
[05/28 12:48:21   1447s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.720, REAL:0.719, MEM:1869.9M
[05/28 12:48:21   1447s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.840, REAL:0.834, MEM:1869.9M
[05/28 12:48:22   1448s] GigaOpt: WNS changes after postEco optimization: -0.001 -> -0.001 (bump = 0.0)
[05/28 12:48:22   1448s] GigaOpt: Skipping nonLegal postEco optimization
[05/28 12:48:22   1448s] Begin: GigaOpt Optimization in post-eco TNS mode
[05/28 12:48:22   1448s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[05/28 12:48:22   1448s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:48:22   1448s] Info: 30 io nets excluded
[05/28 12:48:22   1448s] Info: 2 clock nets excluded from IPO operation.
[05/28 12:48:22   1448s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:08.6/0:59:19.0 (0.4), mem = 1869.9M
[05/28 12:48:22   1448s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.20
[05/28 12:48:22   1448s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 12:48:22   1448s] ### Creating PhyDesignMc. totSessionCpu=0:24:09 mem=1869.9M
[05/28 12:48:22   1448s] OPERPROF: Starting DPlace-Init at level 1, MEM:1869.9M
[05/28 12:48:22   1448s] #spOpts: minPadR=1.1 
[05/28 12:48:22   1448s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1869.9M
[05/28 12:48:22   1448s] OPERPROF:     Starting CMU at level 3, MEM:1869.9M
[05/28 12:48:22   1448s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1869.9M
[05/28 12:48:22   1448s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1869.9M
[05/28 12:48:22   1448s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1869.9MB).
[05/28 12:48:22   1448s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:1869.9M
[05/28 12:48:22   1448s] TotalInstCnt at PhyDesignMc Initialization: 22,644
[05/28 12:48:22   1448s] ### Creating PhyDesignMc, finished. totSessionCpu=0:24:09 mem=1869.9M
[05/28 12:48:22   1448s] 
[05/28 12:48:22   1448s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[05/28 12:48:22   1448s] ### Creating LA Mngr. totSessionCpu=0:24:09 mem=1869.9M
[05/28 12:48:22   1448s] ### Creating LA Mngr, finished. totSessionCpu=0:24:09 mem=1869.9M
[05/28 12:48:31   1457s] *info: 30 io nets excluded
[05/28 12:48:31   1457s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 12:48:31   1457s] *info: 2 clock nets excluded
[05/28 12:48:31   1457s] *info: 2 special nets excluded.
[05/28 12:48:31   1457s] *info: 316 no-driver nets excluded.
[05/28 12:48:33   1459s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.6864.3
[05/28 12:48:33   1459s] PathGroup :  reg2reg  TargetSlack : 0 
[05/28 12:48:33   1459s] ** GigaOpt Optimizer WNS Slack -0.001 TNS Slack -0.001 Density 68.83
[05/28 12:48:33   1459s] Optimizer TNS Opt
[05/28 12:48:33   1459s] OptDebug: Start of Optimizer TNS Pass: default* WNS 0.099 TNS 0.000; reg2reg* WNS -0.001 TNS -0.001; HEPG WNS -0.001 TNS -0.001; all paths WNS -0.001 TNS -0.001
[05/28 12:48:33   1459s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1889.0M
[05/28 12:48:33   1459s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1889.0M
[05/28 12:48:34   1460s] Active Path Group: reg2reg  
[05/28 12:48:34   1460s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:48:34   1460s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/28 12:48:34   1460s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:48:34   1460s] |  -0.001|   -0.001|  -0.001|   -0.001|    68.83%|   0:00:00.0| 1889.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
[05/28 12:48:34   1460s] |  -0.001|   -0.001|  -0.001|   -0.001|    68.83%|   0:00:00.0| 1889.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
[05/28 12:48:34   1460s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 12:48:34   1460s] 
[05/28 12:48:34   1460s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1889.0M) ***
[05/28 12:48:34   1460s] 
[05/28 12:48:34   1460s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1889.0M) ***
[05/28 12:48:34   1460s] OptDebug: End of Optimizer TNS Pass: default* WNS 0.099 TNS 0.000; reg2reg* WNS -0.001 TNS -0.001; HEPG WNS -0.001 TNS -0.001; all paths WNS -0.001 TNS -0.001
[05/28 12:48:34   1460s] Bottom Preferred Layer:
[05/28 12:48:34   1460s]     None
[05/28 12:48:34   1460s] Via Pillar Rule:
[05/28 12:48:34   1460s]     None
[05/28 12:48:34   1460s] 
[05/28 12:48:34   1460s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1889.0M) ***
[05/28 12:48:34   1460s] 
[05/28 12:48:34   1460s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.6864.3
[05/28 12:48:34   1460s] TotalInstCnt at PhyDesignMc Destruction: 22,644
[05/28 12:48:34   1460s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.20
[05/28 12:48:34   1460s] *** SetupOpt [finish] : cpu/real = 0:00:11.9/0:00:11.9 (1.0), totSession cpu/real = 0:24:20.5/0:59:30.9 (0.4), mem = 1869.9M
[05/28 12:48:34   1460s] 
[05/28 12:48:34   1460s] =============================================================================================
[05/28 12:48:34   1460s]  Step TAT Report for TnsOpt #1
[05/28 12:48:34   1460s] =============================================================================================
[05/28 12:48:34   1460s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:48:34   1460s] ---------------------------------------------------------------------------------------------
[05/28 12:48:34   1460s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:48:34   1460s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:48:34   1460s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 12:48:34   1460s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 12:48:34   1460s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:48:34   1460s] [ TransformInit          ]      1   0:00:10.7  (  90.2 % )     0:00:10.7 /  0:00:10.7    1.0
[05/28 12:48:34   1460s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.5
[05/28 12:48:34   1460s] [ OptGetWeight           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[05/28 12:48:34   1460s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:48:34   1460s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:48:34   1460s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:48:34   1460s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:48:34   1460s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:48:34   1460s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:48:34   1460s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 12:48:34   1460s] [ MISC                   ]          0:00:00.7  (   5.6 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 12:48:34   1460s] ---------------------------------------------------------------------------------------------
[05/28 12:48:34   1460s]  TnsOpt #1 TOTAL                    0:00:11.9  ( 100.0 % )     0:00:11.9 /  0:00:11.9    1.0
[05/28 12:48:34   1460s] ---------------------------------------------------------------------------------------------
[05/28 12:48:34   1460s] 
[05/28 12:48:34   1460s] End: GigaOpt Optimization in post-eco TNS mode
[05/28 12:48:34   1460s] 
[05/28 12:48:34   1460s] Active setup views:
[05/28 12:48:34   1460s]  av_scan_mode_max
[05/28 12:48:34   1460s]   Dominating endpoints: 0
[05/28 12:48:34   1460s]   Dominating TNS: -0.000
[05/28 12:48:34   1460s] 
[05/28 12:48:34   1460s] *** Enable all active views. ***
[05/28 12:48:35   1461s] Extraction called for design 'CHIP' of instances=22947 and nets=24435 using extraction engine 'preRoute' .
[05/28 12:48:35   1461s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/28 12:48:35   1461s] Type 'man IMPEXT-3530' for more detail.
[05/28 12:48:35   1461s] PreRoute RC Extraction called for design CHIP.
[05/28 12:48:35   1461s] RC Extraction called in multi-corner(2) mode.
[05/28 12:48:35   1461s] RCMode: PreRoute
[05/28 12:48:35   1461s]       RC Corner Indexes            0       1   
[05/28 12:48:35   1461s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 12:48:35   1461s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 12:48:35   1461s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 12:48:35   1461s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 12:48:35   1461s] Shrink Factor                : 1.00000
[05/28 12:48:35   1461s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 12:48:35   1461s] Using capacitance table file ...
[05/28 12:48:35   1461s] RC Grid backup saved.
[05/28 12:48:35   1461s] LayerId::1 widthSet size::4
[05/28 12:48:35   1461s] LayerId::2 widthSet size::4
[05/28 12:48:35   1461s] LayerId::3 widthSet size::4
[05/28 12:48:35   1461s] LayerId::4 widthSet size::4
[05/28 12:48:35   1461s] LayerId::5 widthSet size::4
[05/28 12:48:35   1461s] LayerId::6 widthSet size::2
[05/28 12:48:35   1461s] Skipped RC grid update for preRoute extraction.
[05/28 12:48:35   1461s] Initializing multi-corner capacitance tables ... 
[05/28 12:48:35   1461s] Initializing multi-corner resistance tables ...
[05/28 12:48:35   1461s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 12:48:35   1461s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.251666 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.832200 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/28 12:48:35   1461s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1797.262M)
[05/28 12:48:35   1461s] Skewing Data Summary (End_of_FINAL)
[05/28 12:48:37   1463s] --------------------------------------------------
[05/28 12:48:37   1463s]  Total skewed count:0
[05/28 12:48:37   1463s] --------------------------------------------------
[05/28 12:48:37   1463s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1807.30 MB )
[05/28 12:48:37   1463s] (I)       Started Loading and Dumping File ( Curr Mem: 1807.30 MB )
[05/28 12:48:37   1463s] (I)       Reading DB...
[05/28 12:48:37   1463s] (I)       Read data from FE... (mem=1807.3M)
[05/28 12:48:37   1463s] (I)       Read nodes and places... (mem=1807.3M)
[05/28 12:48:37   1463s] (I)       Done Read nodes and places (cpu=0.040s, mem=1813.7M)
[05/28 12:48:37   1463s] (I)       Read nets... (mem=1813.7M)
[05/28 12:48:37   1463s] (I)       Done Read nets (cpu=0.070s, mem=1820.2M)
[05/28 12:48:37   1463s] (I)       Done Read data from FE (cpu=0.110s, mem=1820.2M)
[05/28 12:48:37   1463s] (I)       before initializing RouteDB syMemory usage = 1820.2 MB
[05/28 12:48:37   1463s] (I)       == Non-default Options ==
[05/28 12:48:37   1463s] (I)       Build term to term wires                           : false
[05/28 12:48:37   1463s] (I)       Maximum routing layer                              : 6
[05/28 12:48:37   1463s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/28 12:48:37   1463s] (I)       Use row-based GCell size
[05/28 12:48:37   1463s] (I)       GCell unit size  : 5040
[05/28 12:48:37   1463s] (I)       GCell multiplier : 1
[05/28 12:48:37   1463s] (I)       build grid graph
[05/28 12:48:37   1463s] (I)       build grid graph start
[05/28 12:48:37   1463s] [NR-eGR] Track table information for default rule: 
[05/28 12:48:37   1463s] [NR-eGR] metal1 has no routable track
[05/28 12:48:37   1463s] [NR-eGR] metal2 has single uniform track structure
[05/28 12:48:37   1463s] [NR-eGR] metal3 has single uniform track structure
[05/28 12:48:37   1463s] [NR-eGR] metal4 has single uniform track structure
[05/28 12:48:37   1463s] [NR-eGR] metal5 has single uniform track structure
[05/28 12:48:37   1463s] [NR-eGR] metal6 has single uniform track structure
[05/28 12:48:37   1463s] (I)       build grid graph end
[05/28 12:48:37   1463s] (I)       ===========================================================================
[05/28 12:48:37   1463s] (I)       == Report All Rule Vias ==
[05/28 12:48:37   1463s] (I)       ===========================================================================
[05/28 12:48:37   1463s] (I)        Via Rule : (Default)
[05/28 12:48:37   1463s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 12:48:37   1463s] (I)       ---------------------------------------------------------------------------
[05/28 12:48:37   1463s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/28 12:48:37   1463s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/28 12:48:37   1463s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/28 12:48:37   1463s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/28 12:48:37   1463s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/28 12:48:37   1463s] (I)       ===========================================================================
[05/28 12:48:37   1463s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1820.18 MB )
[05/28 12:48:37   1463s] (I)       Num PG vias on layer 2 : 0
[05/28 12:48:37   1463s] (I)       Num PG vias on layer 3 : 0
[05/28 12:48:37   1463s] (I)       Num PG vias on layer 4 : 0
[05/28 12:48:37   1463s] (I)       Num PG vias on layer 5 : 0
[05/28 12:48:37   1463s] (I)       Num PG vias on layer 6 : 0
[05/28 12:48:37   1463s] [NR-eGR] Read 32960 PG shapes
[05/28 12:48:37   1463s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1820.18 MB )
[05/28 12:48:37   1463s] [NR-eGR] #Routing Blockages  : 0
[05/28 12:48:37   1463s] [NR-eGR] #Instance Blockages : 2061
[05/28 12:48:37   1463s] [NR-eGR] #PG Blockages       : 32960
[05/28 12:48:37   1463s] [NR-eGR] #Halo Blockages     : 0
[05/28 12:48:37   1463s] [NR-eGR] #Boundary Blockages : 0
[05/28 12:48:37   1463s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/28 12:48:37   1463s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 12:48:37   1463s] (I)       readDataFromPlaceDB
[05/28 12:48:37   1463s] (I)       Read net information..
[05/28 12:48:37   1463s] [NR-eGR] Read numTotalNets=24119  numIgnoredNets=0
[05/28 12:48:37   1463s] (I)       Read testcase time = 0.020 seconds
[05/28 12:48:37   1463s] 
[05/28 12:48:37   1463s] (I)       early_global_route_priority property id does not exist.
[05/28 12:48:37   1463s] (I)       Start initializing grid graph
[05/28 12:48:37   1463s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/28 12:48:37   1463s] (I)       End initializing grid graph
[05/28 12:48:37   1463s] (I)       Model blockages into capacity
[05/28 12:48:37   1463s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/28 12:48:37   1463s] (I)       Started Modeling ( Curr Mem: 1825.52 MB )
[05/28 12:48:37   1463s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/28 12:48:37   1463s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/28 12:48:37   1463s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/28 12:48:37   1463s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/28 12:48:37   1463s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/28 12:48:37   1463s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1825.52 MB )
[05/28 12:48:37   1463s] (I)       -- layer congestion ratio --
[05/28 12:48:37   1463s] (I)       Layer 1 : 0.100000
[05/28 12:48:37   1463s] (I)       Layer 2 : 0.700000
[05/28 12:48:37   1463s] (I)       Layer 3 : 0.700000
[05/28 12:48:37   1463s] (I)       Layer 4 : 0.700000
[05/28 12:48:37   1463s] (I)       Layer 5 : 0.700000
[05/28 12:48:37   1463s] (I)       Layer 6 : 0.700000
[05/28 12:48:37   1463s] (I)       ----------------------------
[05/28 12:48:37   1463s] (I)       Number of ignored nets = 0
[05/28 12:48:37   1463s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 12:48:37   1463s] (I)       Number of clock nets = 2.  Ignored: No
[05/28 12:48:37   1463s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 12:48:37   1463s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 12:48:37   1463s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 12:48:37   1463s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 12:48:37   1463s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 12:48:37   1463s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 12:48:37   1463s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 12:48:37   1463s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 12:48:37   1463s] (I)       Before initializing Early Global Route syMemory usage = 1825.5 MB
[05/28 12:48:37   1463s] (I)       Ndr track 0 does not exist
[05/28 12:48:37   1463s] (I)       ---------------------Grid Graph Info--------------------
[05/28 12:48:37   1463s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/28 12:48:37   1463s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/28 12:48:37   1463s] (I)       Site width          :   620  (dbu)
[05/28 12:48:37   1463s] (I)       Row height          :  5040  (dbu)
[05/28 12:48:37   1463s] (I)       GCell width         :  5040  (dbu)
[05/28 12:48:37   1463s] (I)       GCell height        :  5040  (dbu)
[05/28 12:48:37   1463s] (I)       Grid                :   268   268     6
[05/28 12:48:37   1463s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/28 12:48:37   1463s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/28 12:48:37   1463s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/28 12:48:37   1463s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/28 12:48:37   1463s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/28 12:48:37   1463s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/28 12:48:37   1463s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/28 12:48:37   1463s] (I)       First track coord   :     0   310   400   310   400  2170
[05/28 12:48:37   1463s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/28 12:48:37   1463s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/28 12:48:37   1463s] (I)       Num of masks        :     1     1     1     1     1     1
[05/28 12:48:37   1463s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/28 12:48:37   1463s] (I)       --------------------------------------------------------
[05/28 12:48:37   1463s] 
[05/28 12:48:37   1463s] [NR-eGR] ============ Routing rule table ============
[05/28 12:48:37   1463s] [NR-eGR] Rule id: 0  Nets: 24089 
[05/28 12:48:37   1463s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 12:48:37   1463s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/28 12:48:37   1463s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:48:37   1463s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 12:48:37   1463s] [NR-eGR] ========================================
[05/28 12:48:37   1463s] [NR-eGR] 
[05/28 12:48:37   1463s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 12:48:37   1463s] (I)       blocked tracks on layer2 : = 262711 / 583436 (45.03%)
[05/28 12:48:37   1463s] (I)       blocked tracks on layer3 : = 251069 / 646148 (38.86%)
[05/28 12:48:37   1463s] (I)       blocked tracks on layer4 : = 271960 / 583436 (46.61%)
[05/28 12:48:37   1463s] (I)       blocked tracks on layer5 : = 294807 / 646148 (45.63%)
[05/28 12:48:37   1463s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/28 12:48:37   1463s] (I)       After initializing Early Global Route syMemory usage = 1828.4 MB
[05/28 12:48:37   1463s] (I)       Finished Loading and Dumping File ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Reset routing kernel
[05/28 12:48:37   1463s] (I)       Started Global Routing ( Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       ============= Initialization =============
[05/28 12:48:37   1463s] (I)       totalPins=79945  totalGlobalPin=75166 (94.02%)
[05/28 12:48:37   1463s] (I)       Started Net group 1 ( Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Started Build MST ( Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Generate topology with single threads
[05/28 12:48:37   1463s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       total 2D Cap : 1503628 = (753051 H, 750577 V)
[05/28 12:48:37   1463s] [NR-eGR] Layer group 1: route 24089 net(s) in layer range [2, 6]
[05/28 12:48:37   1463s] (I)       
[05/28 12:48:37   1463s] (I)       ============  Phase 1a Route ============
[05/28 12:48:37   1463s] (I)       Started Phase 1a ( Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Started Pattern routing ( Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Finished Pattern routing ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 26
[05/28 12:48:37   1463s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Usage: 177963 = (86303 H, 91660 V) = (11.46% H, 12.21% V) = (4.350e+05um H, 4.620e+05um V)
[05/28 12:48:37   1463s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       
[05/28 12:48:37   1463s] (I)       ============  Phase 1b Route ============
[05/28 12:48:37   1463s] (I)       Started Phase 1b ( Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Started Monotonic routing ( Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Usage: 177945 = (86285 H, 91660 V) = (11.46% H, 12.21% V) = (4.349e+05um H, 4.620e+05um V)
[05/28 12:48:37   1463s] (I)       Overflow of layer group 1: 0.05% H + 0.06% V. EstWL: 8.968428e+05um
[05/28 12:48:37   1463s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       
[05/28 12:48:37   1463s] (I)       ============  Phase 1c Route ============
[05/28 12:48:37   1463s] (I)       Started Phase 1c ( Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Started Two level routing ( Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Level2 Grid: 54 x 54
[05/28 12:48:37   1463s] (I)       Started Two Level Routing ( Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Usage: 177945 = (86285 H, 91660 V) = (11.46% H, 12.21% V) = (4.349e+05um H, 4.620e+05um V)
[05/28 12:48:37   1463s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       
[05/28 12:48:37   1463s] (I)       ============  Phase 1d Route ============
[05/28 12:48:37   1463s] (I)       Started Phase 1d ( Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Started Detoured routing ( Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Usage: 177949 = (86289 H, 91660 V) = (11.46% H, 12.21% V) = (4.349e+05um H, 4.620e+05um V)
[05/28 12:48:37   1463s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       
[05/28 12:48:37   1463s] (I)       ============  Phase 1e Route ============
[05/28 12:48:37   1463s] (I)       Started Phase 1e ( Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Started Route legalization ( Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Usage: 177949 = (86289 H, 91660 V) = (11.46% H, 12.21% V) = (4.349e+05um H, 4.620e+05um V)
[05/28 12:48:37   1463s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.06% V. EstWL: 8.968630e+05um
[05/28 12:48:37   1463s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Started Layer assignment ( Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Running layer assignment with 1 threads
[05/28 12:48:37   1463s] (I)       Finished Layer assignment ( CPU: 0.17 sec, Real: 0.16 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Finished Net group 1 ( CPU: 0.32 sec, Real: 0.31 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       
[05/28 12:48:37   1463s] (I)       ============  Phase 1l Route ============
[05/28 12:48:37   1463s] (I)       Started Phase 1l ( Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       
[05/28 12:48:37   1463s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 12:48:37   1463s] [NR-eGR]                        OverCon            
[05/28 12:48:37   1463s] [NR-eGR]                         #Gcell     %Gcell
[05/28 12:48:37   1463s] [NR-eGR]       Layer                (2)    OverCon 
[05/28 12:48:37   1463s] [NR-eGR] ----------------------------------------------
[05/28 12:48:37   1463s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/28 12:48:37   1463s] [NR-eGR]  metal2  (2)        19( 0.04%)   ( 0.04%) 
[05/28 12:48:37   1463s] [NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[05/28 12:48:37   1463s] [NR-eGR]  metal4  (4)         1( 0.00%)   ( 0.00%) 
[05/28 12:48:37   1463s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/28 12:48:37   1463s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/28 12:48:37   1463s] [NR-eGR] ----------------------------------------------
[05/28 12:48:37   1463s] [NR-eGR] Total               21( 0.01%)   ( 0.01%) 
[05/28 12:48:37   1463s] [NR-eGR] 
[05/28 12:48:37   1463s] (I)       Finished Global Routing ( CPU: 0.35 sec, Real: 0.34 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] (I)       total 2D Cap : 1510060 = (754260 H, 755800 V)
[05/28 12:48:37   1463s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/28 12:48:37   1463s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 12:48:37   1463s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.58 sec, Real: 0.57 sec, Curr Mem: 1828.40 MB )
[05/28 12:48:37   1463s] OPERPROF: Starting HotSpotCal at level 1, MEM:1828.4M
[05/28 12:48:37   1463s] [hotspot] +------------+---------------+---------------+
[05/28 12:48:37   1463s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 12:48:37   1463s] [hotspot] +------------+---------------+---------------+
[05/28 12:48:37   1463s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 12:48:37   1463s] [hotspot] +------------+---------------+---------------+
[05/28 12:48:37   1463s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 12:48:37   1463s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 12:48:37   1463s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.012, MEM:1828.4M
[05/28 12:48:37   1463s] Starting delay calculation for Setup views
[05/28 12:48:37   1463s] #################################################################################
[05/28 12:48:37   1463s] # Design Stage: PreRoute
[05/28 12:48:37   1463s] # Design Name: CHIP
[05/28 12:48:37   1463s] # Design Mode: 90nm
[05/28 12:48:37   1463s] # Analysis Mode: MMMC Non-OCV 
[05/28 12:48:37   1463s] # Parasitics Mode: No SPEF/RCDB
[05/28 12:48:37   1463s] # Signoff Settings: SI Off 
[05/28 12:48:37   1463s] #################################################################################
[05/28 12:48:39   1465s] Calculate delays in BcWc mode...
[05/28 12:48:39   1465s] Calculate delays in BcWc mode...
[05/28 12:48:39   1465s] Topological Sorting (REAL = 0:00:00.0, MEM = 1818.4M, InitMEM = 1818.4M)
[05/28 12:48:39   1465s] Start delay calculation (fullDC) (1 T). (MEM=1818.4)
[05/28 12:48:39   1465s] End AAE Lib Interpolated Model. (MEM=1835.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 12:48:48   1474s] Total number of fetched objects 24191
[05/28 12:48:48   1474s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/28 12:48:48   1474s] End delay calculation. (MEM=1850.72 CPU=0:00:08.1 REAL=0:00:08.0)
[05/28 12:48:48   1474s] End delay calculation (fullDC). (MEM=1850.72 CPU=0:00:09.9 REAL=0:00:09.0)
[05/28 12:48:48   1474s] *** CDM Built up (cpu=0:00:11.0  real=0:00:11.0  mem= 1850.7M) ***
[05/28 12:48:50   1476s] *** Done Building Timing Graph (cpu=0:00:12.4 real=0:00:13.0 totSessionCpu=0:24:36 mem=1850.7M)
[05/28 12:48:50   1476s] Reported timing to dir ./timingReports
[05/28 12:48:50   1476s] **optDesign ... cpu = 0:08:58, real = 0:08:57, mem = 1431.7M, totSessionCpu=0:24:36 **
[05/28 12:48:50   1476s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1789.7M
[05/28 12:48:50   1476s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:1789.7M
[05/28 12:48:54   1479s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.099  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|  7260   |  3630   |  3722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.831%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:09:01, real = 0:09:01, mem = 1433.2M, totSessionCpu=0:24:39 **
[05/28 12:48:54   1479s] Deleting Cell Server ...
[05/28 12:48:54   1479s] Deleting Lib Analyzer.
[05/28 12:48:54   1479s] *** Finished optDesign ***
[05/28 12:48:54   1479s] 
[05/28 12:48:54   1479s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:09:24 real=  0:09:24)
[05/28 12:48:54   1479s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:06.3 real=0:00:06.3)
[05/28 12:48:54   1479s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=  0:02:22 real=  0:02:22)
[05/28 12:48:54   1479s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:43.2 real=0:00:43.2)
[05/28 12:48:54   1479s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:02:37 real=  0:02:37)
[05/28 12:48:54   1479s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:27.1 real=0:00:27.1)
[05/28 12:48:54   1479s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:18.8 real=0:00:18.8)
[05/28 12:48:54   1479s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 12:48:54   1479s] Info: pop threads available for lower-level modules during optimization.
[05/28 12:48:54   1479s] clean pInstBBox. size 0
[05/28 12:48:54   1479s] All LLGs are deleted
[05/28 12:48:54   1479s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1805.0M
[05/28 12:48:54   1479s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1805.0M
[05/28 12:48:54   1479s] #optDebug: fT-D <X 1 0 0 0>
[05/28 12:48:54   1479s] VSMManager cleared!
[05/28 12:48:54   1479s] **place_opt_design ... cpu = 0:09:01, real = 0:09:02, mem = 1755.0M **
[05/28 12:48:54   1479s] *** Finished GigaPlace ***
[05/28 12:48:54   1479s] 
[05/28 12:48:54   1479s] *** Summary of all messages that are not suppressed in this session:
[05/28 12:48:54   1479s] Severity  ID               Count  Summary                                  
[05/28 12:48:54   1479s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[05/28 12:48:54   1479s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/28 12:48:54   1479s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[05/28 12:48:54   1479s] *** Message Summary: 5 warning(s), 0 error(s)
[05/28 12:48:54   1479s] 
[05/28 12:48:54   1479s] 
[05/28 12:48:54   1479s] =============================================================================================
[05/28 12:48:54   1479s]  Final TAT Report for place_opt_design
[05/28 12:48:54   1479s] =============================================================================================
[05/28 12:48:54   1479s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 12:48:54   1479s] ---------------------------------------------------------------------------------------------
[05/28 12:48:54   1479s] [ WnsOpt                 ]      1   0:00:25.3  (   4.7 % )     0:00:27.0 /  0:00:27.0    1.0
[05/28 12:48:54   1479s] [ TnsOpt                 ]      1   0:00:11.9  (   2.2 % )     0:00:11.9 /  0:00:11.9    1.0
[05/28 12:48:54   1479s] [ GlobalOpt              ]      1   0:00:43.2  (   8.0 % )     0:00:43.2 /  0:00:43.2    1.0
[05/28 12:48:54   1479s] [ DrvOpt                 ]      4   0:01:27.6  (  16.2 % )     0:01:29.4 /  0:01:29.6    1.0
[05/28 12:48:54   1479s] [ SimplifyNetlist        ]      1   0:00:06.3  (   1.2 % )     0:00:06.3 /  0:00:06.3    1.0
[05/28 12:48:54   1479s] [ AreaOpt                ]      3   0:02:19.7  (  25.8 % )     0:02:20.9 /  0:02:20.9    1.0
[05/28 12:48:54   1479s] [ ViewPruning            ]      9   0:00:02.6  (   0.5 % )     0:00:02.6 /  0:00:02.5    1.0
[05/28 12:48:54   1479s] [ IncrReplace            ]      1   0:02:36.7  (  28.9 % )     0:02:36.7 /  0:02:37.0    1.0
[05/28 12:48:54   1479s] [ RefinePlace            ]      4   0:00:05.5  (   1.0 % )     0:00:05.5 /  0:00:05.5    1.0
[05/28 12:48:54   1479s] [ TimingUpdate           ]      5   0:00:02.5  (   0.5 % )     0:00:24.0 /  0:00:24.1    1.0
[05/28 12:48:54   1479s] [ FullDelayCalc          ]      2   0:00:21.5  (   4.0 % )     0:00:21.5 /  0:00:21.6    1.0
[05/28 12:48:54   1479s] [ OptSummaryReport       ]      3   0:00:00.2  (   0.0 % )     0:00:18.0 /  0:00:16.6    0.9
[05/28 12:48:54   1479s] [ TimingReport           ]      3   0:00:01.0  (   0.2 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 12:48:54   1479s] [ DrvReport              ]      3   0:00:04.7  (   0.9 % )     0:00:04.7 /  0:00:03.1    0.7
[05/28 12:48:54   1479s] [ GenerateReports        ]      1   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 12:48:54   1479s] [ MISC                   ]          0:00:32.7  (   6.0 % )     0:00:32.7 /  0:00:32.9    1.0
[05/28 12:48:54   1479s] ---------------------------------------------------------------------------------------------
[05/28 12:48:54   1479s]  place_opt_design TOTAL             0:09:01.8  ( 100.0 % )     0:09:01.8 /  0:09:01.2    1.0
[05/28 12:48:54   1479s] ---------------------------------------------------------------------------------------------
[05/28 12:48:54   1479s] 
[05/28 13:05:09   1596s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad true
[05/28 13:05:09   1596s] <CMD> optDesign -preCTS
[05/28 13:05:09   1596s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1493.8M, totSessionCpu=0:26:37 **
[05/28 13:05:09   1596s] Executing: place_opt_design -opt
[05/28 13:05:09   1596s] *** Starting GigaPlace ***
[05/28 13:05:09   1596s] **INFO: User settings:
[05/28 13:05:09   1596s] setExtractRCMode -engine                            preRoute
[05/28 13:05:09   1596s] setUsefulSkewMode -maxAllowedDelay                  1
[05/28 13:05:09   1596s] setUsefulSkewMode -maxSkew                          false
[05/28 13:05:09   1596s] setUsefulSkewMode -noBoundary                       false
[05/28 13:05:09   1596s] setUsefulSkewMode -useCells                         {BUF1 BUF12CK BUF1CK BUF1S BUF2 BUF2CK BUF3 BUF3CK BUF4 BUF4CK BUF6 BUF6CK BUF8 BUF8CK DELA DELB DELC INV1 INV12 INV12CK INV1CK INV1S INV2 INV2CK INV3 INV3CK INV4 INV4CK INV6 INV6CK INV8 INV8CK}
[05/28 13:05:09   1596s] setDelayCalMode -enable_high_fanout                 true
[05/28 13:05:09   1596s] setDelayCalMode -eng_copyNetPropToNewNet            true
[05/28 13:05:09   1596s] setDelayCalMode -engine                             aae
[05/28 13:05:09   1596s] setDelayCalMode -ignoreNetLoad                      false
[05/28 13:05:09   1596s] setOptMode -activeHoldViews                         { av_func_mode_min av_scan_mode_min }
[05/28 13:05:09   1596s] setOptMode -activeSetupViews                        { av_func_mode_max av_scan_mode_max }
[05/28 13:05:09   1596s] setOptMode -allEndPoints                            false
[05/28 13:05:09   1596s] setOptMode -autoSetupViews                          {av_scan_mode_max av_func_mode_max}
[05/28 13:05:09   1596s] setOptMode -autoTDGRSetupViews                      { av_scan_mode_max}
[05/28 13:05:09   1596s] setOptMode -drcMargin                               0
[05/28 13:05:09   1596s] setOptMode -effort                                  high
[05/28 13:05:09   1596s] setOptMode -fixCap                                  true
[05/28 13:05:09   1596s] setOptMode -fixDrc                                  true
[05/28 13:05:09   1596s] setOptMode -fixFanoutLoad                           true
[05/28 13:05:09   1596s] setOptMode -fixTran                                 true
[05/28 13:05:09   1596s] setOptMode -holdTargetSlack                         0
[05/28 13:05:09   1596s] setOptMode -leakageToDynamicRatio                   1
[05/28 13:05:09   1596s] setOptMode -maxDensity                              0.8
[05/28 13:05:09   1596s] setOptMode -optimizeFF                              true
[05/28 13:05:09   1596s] setOptMode -powerEffort                             none
[05/28 13:05:09   1596s] setOptMode -reclaimArea                             true
[05/28 13:05:09   1596s] setOptMode -setupTargetSlack                        0
[05/28 13:05:09   1596s] setOptMode -simplifyNetlist                         true
[05/28 13:05:09   1596s] setOptMode -usefulSkew                              true
[05/28 13:05:09   1596s] setPlaceMode -place_design_floorplan_mode           false
[05/28 13:05:09   1596s] setPlaceMode -place_detail_check_route              false
[05/28 13:05:09   1596s] setPlaceMode -place_detail_preserve_routing         true
[05/28 13:05:09   1596s] setPlaceMode -place_detail_remove_affected_routing  false
[05/28 13:05:09   1596s] setPlaceMode -place_detail_swap_eeq_cells           false
[05/28 13:05:09   1596s] setPlaceMode -place_global_clock_gate_aware         true
[05/28 13:05:09   1596s] setPlaceMode -place_global_cong_effort              auto
[05/28 13:05:09   1596s] setPlaceMode -place_global_ignore_scan              true
[05/28 13:05:09   1596s] setPlaceMode -place_global_ignore_spare             false
[05/28 13:05:09   1596s] setPlaceMode -place_global_max_density              0.7
[05/28 13:05:09   1596s] setPlaceMode -place_global_module_aware_spare       false
[05/28 13:05:09   1596s] setPlaceMode -place_global_place_io_pins            false
[05/28 13:05:09   1596s] setPlaceMode -place_global_reorder_scan             true
[05/28 13:05:09   1596s] setPlaceMode -powerDriven                           false
[05/28 13:05:09   1596s] setPlaceMode -timingDriven                          true
[05/28 13:05:09   1596s] setAnalysisMode -analysisType                       bcwc
[05/28 13:05:09   1596s] setAnalysisMode -checkType                          setup
[05/28 13:05:09   1596s] setAnalysisMode -clkSrcPath                         true
[05/28 13:05:09   1596s] setAnalysisMode -clockPropagation                   forcedIdeal
[05/28 13:05:09   1596s] setAnalysisMode -usefulSkew                         true
[05/28 13:05:09   1596s] setAnalysisMode -virtualIPO                         false
[05/28 13:05:09   1596s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[05/28 13:05:09   1596s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[05/28 13:05:09   1596s] 
[05/28 13:05:09   1596s] #optDebug: fT-E <X 2 3 1 0>
[05/28 13:05:09   1596s] OPERPROF: Starting DPlace-Init at level 1, MEM:1758.8M
[05/28 13:05:09   1596s] #spOpts: mergeVia=F 
[05/28 13:05:09   1596s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1757.7M
[05/28 13:05:09   1596s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1757.7M
[05/28 13:05:09   1596s] Core basic site is core_5040
[05/28 13:05:09   1596s] SiteArray: non-trimmed site array dimensions = 180 x 1467
[05/28 13:05:09   1596s] SiteArray: use 1,105,920 bytes
[05/28 13:05:09   1596s] SiteArray: current memory after site array memory allocation 1775.5M
[05/28 13:05:09   1596s] SiteArray: FP blocked sites are writable
[05/28 13:05:09   1596s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 13:05:09   1596s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1775.5M
[05/28 13:05:09   1596s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.002, MEM:1775.5M
[05/28 13:05:09   1596s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.044, MEM:1775.5M
[05/28 13:05:09   1596s] OPERPROF:     Starting CMU at level 3, MEM:1775.5M
[05/28 13:05:09   1596s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1775.5M
[05/28 13:05:09   1596s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.056, MEM:1775.5M
[05/28 13:05:09   1596s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1775.5MB).
[05/28 13:05:09   1596s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.139, MEM:1775.5M
[05/28 13:05:09   1597s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1775.5M
[05/28 13:05:09   1597s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1775.5M
[05/28 13:05:09   1597s] All LLGs are deleted
[05/28 13:05:09   1597s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1775.5M
[05/28 13:05:09   1597s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1775.5M
[05/28 13:05:09   1597s] VSMManager cleared!
[05/28 13:05:09   1597s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1492.5M, totSessionCpu=0:26:37 **
[05/28 13:05:09   1597s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 13:05:09   1597s] GigaOpt running with 1 threads.
[05/28 13:05:09   1597s] Info: 1 threads available for lower-level modules during optimization.
[05/28 13:05:09   1597s] OPERPROF: Starting DPlace-Init at level 1, MEM:1775.5M
[05/28 13:05:09   1597s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 13:05:09   1597s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1775.5M
[05/28 13:05:09   1597s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1775.5M
[05/28 13:05:09   1597s] Core basic site is core_5040
[05/28 13:05:09   1597s] Fast DP-INIT is on for default
[05/28 13:05:09   1597s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 13:05:09   1597s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.035, MEM:1775.5M
[05/28 13:05:09   1597s] OPERPROF:     Starting CMU at level 3, MEM:1775.5M
[05/28 13:05:09   1597s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1775.5M
[05/28 13:05:09   1597s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.046, MEM:1775.5M
[05/28 13:05:09   1597s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1775.5MB).
[05/28 13:05:09   1597s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.082, MEM:1775.5M
[05/28 13:05:09   1597s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 13:05:09   1597s] Summary for sequential cells identification: 
[05/28 13:05:09   1597s]   Identified SBFF number: 42
[05/28 13:05:09   1597s]   Identified MBFF number: 0
[05/28 13:05:09   1597s]   Identified SB Latch number: 0
[05/28 13:05:09   1597s]   Identified MB Latch number: 0
[05/28 13:05:09   1597s]   Not identified SBFF number: 10
[05/28 13:05:09   1597s]   Not identified MBFF number: 0
[05/28 13:05:09   1597s]   Not identified SB Latch number: 0
[05/28 13:05:09   1597s]   Not identified MB Latch number: 0
[05/28 13:05:09   1597s]   Number of sequential cells which are not FFs: 27
[05/28 13:05:09   1597s]  Visiting view : av_func_mode_max
[05/28 13:05:09   1597s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/28 13:05:09   1597s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/28 13:05:09   1597s]  Visiting view : av_scan_mode_max
[05/28 13:05:09   1597s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/28 13:05:09   1597s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/28 13:05:09   1597s]  Visiting view : av_func_mode_min
[05/28 13:05:09   1597s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/28 13:05:09   1597s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/28 13:05:09   1597s]  Visiting view : av_scan_mode_min
[05/28 13:05:09   1597s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/28 13:05:09   1597s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/28 13:05:09   1597s]  Setting StdDelay to 53.60
[05/28 13:05:09   1597s] Creating Cell Server, finished. 
[05/28 13:05:09   1597s] 
[05/28 13:05:09   1597s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 13:05:09   1597s] 
[05/28 13:05:09   1597s] Creating Lib Analyzer ...
[05/28 13:05:09   1597s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 13:05:09   1597s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 13:05:09   1597s] Total number of usable inverters from Lib Analyzer: 15 ( INV1S INV2 INV1CK INV1 INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 13:05:09   1597s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 13:05:09   1597s] 
[05/28 13:05:09   1597s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 13:05:14   1602s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:42 mem=1781.5M
[05/28 13:05:14   1602s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:42 mem=1781.5M
[05/28 13:05:14   1602s] Creating Lib Analyzer, finished. 
[05/28 13:05:14   1602s] #optDebug: fT-S <1 2 3 1 0>
[05/28 13:05:14   1602s] **WARN: (IMPOPT-6118):	The following cells have a dont_touch property but without being dont_use.
[05/28 13:05:14   1602s] To avoid such a configuration impacting timing closure, since otherwise such cells could be inserted but never optimized or removed, optDesign is treating the following cells as dont_use.
[05/28 13:05:14   1602s] 			Cell ZMA2GSD is dont_touch but not dont_use
[05/28 13:05:14   1602s] 			Cell ZMA2GSD is dont_touch but not dont_use
[05/28 13:05:14   1602s] 			Cell ZMA2GSC is dont_touch but not dont_use
[05/28 13:05:14   1602s] 			Cell ZMA2GSC is dont_touch but not dont_use
[05/28 13:05:14   1602s] 			Cell YA2GSD is dont_touch but not dont_use
[05/28 13:05:14   1602s] 			Cell YA2GSD is dont_touch but not dont_use
[05/28 13:05:14   1602s] 			Cell YA2GSC is dont_touch but not dont_use
[05/28 13:05:14   1602s] 			Cell YA2GSC is dont_touch but not dont_use
[05/28 13:05:14   1602s] 			Cell XMD is dont_touch but not dont_use
[05/28 13:05:14   1602s] 			Cell XMD is dont_touch but not dont_use
[05/28 13:05:14   1602s] 			Cell XMC is dont_touch but not dont_use
[05/28 13:05:14   1602s] 			Cell XMC is dont_touch but not dont_use
[05/28 13:05:14   1602s] 			Cell PUI is dont_touch but not dont_use
[05/28 13:05:14   1602s] 			Cell PUI is dont_touch but not dont_use
[05/28 13:05:14   1602s] 			Cell PDIX is dont_touch but not dont_use
[05/28 13:05:14   1602s] 			Cell PDIX is dont_touch but not dont_use
[05/28 13:05:14   1602s] 			Cell PDI is dont_touch but not dont_use
[05/28 13:05:14   1602s] 			Cell PDI is dont_touch but not dont_use
[05/28 13:05:14   1602s] 			Cell BHD1 is dont_touch but not dont_use
[05/28 13:05:14   1602s] 			Cell BHD1 is dont_touch but not dont_use
[05/28 13:05:14   1602s] 	...
[05/28 13:05:14   1602s] 	Reporting only the 20 first cells found...
[05/28 13:05:14   1602s] 
[05/28 13:05:14   1602s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1496.6M, totSessionCpu=0:26:42 **
[05/28 13:05:14   1602s] *** optDesign -preCTS ***
[05/28 13:05:14   1602s] DRC Margin: user margin 0.0; extra margin 0.2
[05/28 13:05:14   1602s] Setup Target Slack: user slack 0; extra slack 0.0
[05/28 13:05:14   1602s] Hold Target Slack: user slack 0
[05/28 13:05:14   1602s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1781.5M
[05/28 13:05:14   1602s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.022, MEM:1781.5M
[05/28 13:05:14   1602s] Deleting Cell Server ...
[05/28 13:05:14   1602s] Deleting Lib Analyzer.
[05/28 13:05:14   1602s] Multi-VT timing optimization disabled based on library information.
[05/28 13:05:14   1602s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 13:05:14   1602s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 13:05:14   1602s] Summary for sequential cells identification: 
[05/28 13:05:14   1602s]   Identified SBFF number: 42
[05/28 13:05:14   1602s]   Identified MBFF number: 0
[05/28 13:05:14   1602s]   Identified SB Latch number: 0
[05/28 13:05:14   1602s]   Identified MB Latch number: 0
[05/28 13:05:14   1602s]   Not identified SBFF number: 10
[05/28 13:05:14   1602s]   Not identified MBFF number: 0
[05/28 13:05:14   1602s]   Not identified SB Latch number: 0
[05/28 13:05:14   1602s]   Not identified MB Latch number: 0
[05/28 13:05:14   1602s]   Number of sequential cells which are not FFs: 27
[05/28 13:05:14   1602s]  Visiting view : av_func_mode_max
[05/28 13:05:14   1602s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/28 13:05:14   1602s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/28 13:05:14   1602s]  Visiting view : av_scan_mode_max
[05/28 13:05:14   1602s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/28 13:05:14   1602s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/28 13:05:14   1602s]  Visiting view : av_func_mode_min
[05/28 13:05:14   1602s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/28 13:05:14   1602s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/28 13:05:14   1602s]  Visiting view : av_scan_mode_min
[05/28 13:05:14   1602s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/28 13:05:14   1602s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/28 13:05:14   1602s]  Setting StdDelay to 53.60
[05/28 13:05:14   1602s] Creating Cell Server, finished. 
[05/28 13:05:14   1602s] 
[05/28 13:05:14   1602s] Deleting Cell Server ...
[05/28 13:05:14   1602s] 
[05/28 13:05:14   1602s] Creating Lib Analyzer ...
[05/28 13:05:14   1602s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 13:05:14   1602s] Summary for sequential cells identification: 
[05/28 13:05:14   1602s]   Identified SBFF number: 42
[05/28 13:05:14   1602s]   Identified MBFF number: 0
[05/28 13:05:14   1602s]   Identified SB Latch number: 0
[05/28 13:05:14   1602s]   Identified MB Latch number: 0
[05/28 13:05:14   1602s]   Not identified SBFF number: 10
[05/28 13:05:14   1602s]   Not identified MBFF number: 0
[05/28 13:05:14   1602s]   Not identified SB Latch number: 0
[05/28 13:05:14   1602s]   Not identified MB Latch number: 0
[05/28 13:05:14   1602s]   Number of sequential cells which are not FFs: 27
[05/28 13:05:14   1602s]  Visiting view : av_func_mode_max
[05/28 13:05:14   1602s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/28 13:05:14   1602s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/28 13:05:14   1602s]  Visiting view : av_scan_mode_max
[05/28 13:05:14   1602s]    : PowerDomain = none : Weighted F : unweighted  = 53.60 (1.000) with rcCorner = 0
[05/28 13:05:14   1602s]    : PowerDomain = none : Weighted F : unweighted  = 51.10 (1.000) with rcCorner = -1
[05/28 13:05:14   1602s]  Visiting view : av_func_mode_min
[05/28 13:05:14   1602s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/28 13:05:14   1602s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/28 13:05:14   1602s]  Visiting view : av_scan_mode_min
[05/28 13:05:14   1602s]    : PowerDomain = none : Weighted F : unweighted  = 22.50 (1.000) with rcCorner = 1
[05/28 13:05:14   1602s]    : PowerDomain = none : Weighted F : unweighted  = 20.60 (1.000) with rcCorner = -1
[05/28 13:05:14   1602s]  Setting StdDelay to 53.60
[05/28 13:05:14   1602s] Creating Cell Server, finished. 
[05/28 13:05:14   1602s] 
[05/28 13:05:14   1602s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 13:05:14   1602s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 13:05:14   1602s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 13:05:14   1602s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 13:05:14   1602s] 
[05/28 13:05:14   1602s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 13:05:18   1606s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:47 mem=1781.5M
[05/28 13:05:18   1606s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:47 mem=1781.5M
[05/28 13:05:18   1606s] Creating Lib Analyzer, finished. 
[05/28 13:05:18   1606s] All LLGs are deleted
[05/28 13:05:18   1606s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1781.5M
[05/28 13:05:18   1606s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1781.5M
[05/28 13:05:18   1606s] ### Creating LA Mngr. totSessionCpu=0:26:47 mem=1781.5M
[05/28 13:05:18   1606s] ### Creating LA Mngr, finished. totSessionCpu=0:26:47 mem=1781.5M
[05/28 13:05:18   1606s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1781.53 MB )
[05/28 13:05:18   1606s] (I)       Started Loading and Dumping File ( Curr Mem: 1781.53 MB )
[05/28 13:05:18   1606s] (I)       Reading DB...
[05/28 13:05:18   1606s] (I)       Read data from FE... (mem=1781.5M)
[05/28 13:05:18   1606s] (I)       Read nodes and places... (mem=1781.5M)
[05/28 13:05:18   1606s] (I)       Number of ignored instance 0
[05/28 13:05:18   1606s] (I)       Number of inbound cells 42
[05/28 13:05:18   1606s] (I)       numMoveCells=22644, numMacros=303  numPads=30  numMultiRowHeightInsts=0
[05/28 13:05:18   1606s] (I)       cell height: 5040, count: 22644
[05/28 13:05:18   1606s] (I)       Done Read nodes and places (cpu=0.020s, mem=1787.9M)
[05/28 13:05:18   1606s] (I)       Read nets... (mem=1787.9M)
[05/28 13:05:19   1606s] (I)       Number of nets = 24119 ( 0 ignored )
[05/28 13:05:19   1606s] (I)       Done Read nets (cpu=0.080s, mem=1794.4M)
[05/28 13:05:19   1606s] (I)       Read rows... (mem=1794.4M)
[05/28 13:05:19   1606s] (I)       rowRegion is not equal to core box, resetting core box
[05/28 13:05:19   1606s] (I)       rowRegion : (220100, 220200) - (1129640, 1127400)
[05/28 13:05:19   1606s] (I)       coreBox   : (220100, 220200) - (1129640, 1129960)
[05/28 13:05:19   1606s] (I)       Done Read rows (cpu=0.000s, mem=1794.4M)
[05/28 13:05:19   1606s] (I)       Identified Clock instances: Flop 3630, Clock buffer/inverter 0, Gate 0, Logic 1
[05/28 13:05:19   1606s] (I)       Read module constraints... (mem=1794.4M)
[05/28 13:05:19   1606s] (I)       Done Read module constraints (cpu=0.000s, mem=1794.4M)
[05/28 13:05:19   1606s] (I)       Done Read data from FE (cpu=0.110s, mem=1794.4M)
[05/28 13:05:19   1606s] (I)       before initializing RouteDB syMemory usage = 1794.4 MB
[05/28 13:05:19   1606s] (I)       == Non-default Options ==
[05/28 13:05:19   1606s] (I)       Maximum routing layer                              : 6
[05/28 13:05:19   1606s] (I)       Buffering-aware routing                            : true
[05/28 13:05:19   1606s] (I)       Spread congestion away from blockages              : true
[05/28 13:05:19   1606s] (I)       Overflow penalty cost                              : 10
[05/28 13:05:19   1606s] (I)       Punch through distance                             : 4642.740000
[05/28 13:05:19   1606s] (I)       Source-to-sink ratio                               : 0.300000
[05/28 13:05:19   1606s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/28 13:05:19   1606s] (I)       Use row-based GCell size
[05/28 13:05:19   1606s] (I)       GCell unit size  : 5040
[05/28 13:05:19   1606s] (I)       GCell multiplier : 1
[05/28 13:05:19   1606s] (I)       build grid graph
[05/28 13:05:19   1606s] (I)       build grid graph start
[05/28 13:05:19   1606s] [NR-eGR] Track table information for default rule: 
[05/28 13:05:19   1606s] [NR-eGR] metal1 has no routable track
[05/28 13:05:19   1606s] [NR-eGR] metal2 has single uniform track structure
[05/28 13:05:19   1606s] [NR-eGR] metal3 has single uniform track structure
[05/28 13:05:19   1606s] [NR-eGR] metal4 has single uniform track structure
[05/28 13:05:19   1606s] [NR-eGR] metal5 has single uniform track structure
[05/28 13:05:19   1606s] [NR-eGR] metal6 has single uniform track structure
[05/28 13:05:19   1606s] (I)       build grid graph end
[05/28 13:05:19   1606s] (I)       ===========================================================================
[05/28 13:05:19   1606s] (I)       == Report All Rule Vias ==
[05/28 13:05:19   1606s] (I)       ===========================================================================
[05/28 13:05:19   1606s] (I)        Via Rule : (Default)
[05/28 13:05:19   1606s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 13:05:19   1606s] (I)       ---------------------------------------------------------------------------
[05/28 13:05:19   1606s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/28 13:05:19   1606s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/28 13:05:19   1606s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/28 13:05:19   1606s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/28 13:05:19   1606s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/28 13:05:19   1606s] (I)       ===========================================================================
[05/28 13:05:19   1606s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1794.41 MB )
[05/28 13:05:19   1606s] (I)       Num PG vias on layer 2 : 0
[05/28 13:05:19   1606s] (I)       Num PG vias on layer 3 : 0
[05/28 13:05:19   1606s] (I)       Num PG vias on layer 4 : 0
[05/28 13:05:19   1606s] (I)       Num PG vias on layer 5 : 0
[05/28 13:05:19   1606s] (I)       Num PG vias on layer 6 : 0
[05/28 13:05:19   1606s] [NR-eGR] Read 32960 PG shapes
[05/28 13:05:19   1606s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1794.41 MB )
[05/28 13:05:19   1606s] [NR-eGR] #Routing Blockages  : 0
[05/28 13:05:19   1606s] [NR-eGR] #Instance Blockages : 2061
[05/28 13:05:19   1606s] [NR-eGR] #PG Blockages       : 32960
[05/28 13:05:19   1606s] [NR-eGR] #Halo Blockages     : 0
[05/28 13:05:19   1606s] [NR-eGR] #Boundary Blockages : 0
[05/28 13:05:19   1606s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/28 13:05:19   1606s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 13:05:19   1606s] (I)       readDataFromPlaceDB
[05/28 13:05:19   1606s] (I)       Read net information..
[05/28 13:05:19   1606s] [NR-eGR] Read numTotalNets=24119  numIgnoredNets=0
[05/28 13:05:19   1606s] (I)       Read testcase time = 0.020 seconds
[05/28 13:05:19   1606s] 
[05/28 13:05:19   1606s] (I)       early_global_route_priority property id does not exist.
[05/28 13:05:19   1606s] (I)       Start initializing grid graph
[05/28 13:05:19   1606s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/28 13:05:19   1606s] (I)       End initializing grid graph
[05/28 13:05:19   1606s] (I)       Model blockages into capacity
[05/28 13:05:19   1606s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/28 13:05:19   1606s] (I)       Started Modeling ( Curr Mem: 1799.75 MB )
[05/28 13:05:19   1606s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/28 13:05:19   1606s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/28 13:05:19   1606s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/28 13:05:19   1606s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/28 13:05:19   1606s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/28 13:05:19   1606s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1799.75 MB )
[05/28 13:05:19   1606s] (I)       -- layer congestion ratio --
[05/28 13:05:19   1606s] (I)       Layer 1 : 0.100000
[05/28 13:05:19   1606s] (I)       Layer 2 : 0.700000
[05/28 13:05:19   1606s] (I)       Layer 3 : 0.700000
[05/28 13:05:19   1606s] (I)       Layer 4 : 0.700000
[05/28 13:05:19   1606s] (I)       Layer 5 : 0.700000
[05/28 13:05:19   1606s] (I)       Layer 6 : 0.700000
[05/28 13:05:19   1606s] (I)       ----------------------------
[05/28 13:05:19   1606s] (I)       Number of ignored nets = 0
[05/28 13:05:19   1606s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 13:05:19   1606s] (I)       Number of clock nets = 2.  Ignored: No
[05/28 13:05:19   1606s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 13:05:19   1606s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 13:05:19   1606s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 13:05:19   1606s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 13:05:19   1606s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 13:05:19   1606s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 13:05:19   1606s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 13:05:19   1606s] (I)       Constructing bin map
[05/28 13:05:19   1606s] (I)       Initialize bin information with width=10080 height=10080
[05/28 13:05:19   1606s] (I)       Done constructing bin map
[05/28 13:05:19   1606s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 13:05:19   1606s] (I)       Before initializing Early Global Route syMemory usage = 1799.8 MB
[05/28 13:05:19   1606s] (I)       Ndr track 0 does not exist
[05/28 13:05:19   1606s] (I)       ---------------------Grid Graph Info--------------------
[05/28 13:05:19   1606s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/28 13:05:19   1606s] (I)       Core area           : (220100, 220200) - (1129640, 1127400)
[05/28 13:05:19   1606s] (I)       Site width          :   620  (dbu)
[05/28 13:05:19   1606s] (I)       Row height          :  5040  (dbu)
[05/28 13:05:19   1606s] (I)       GCell width         :  5040  (dbu)
[05/28 13:05:19   1606s] (I)       GCell height        :  5040  (dbu)
[05/28 13:05:19   1606s] (I)       Grid                :   268   268     6
[05/28 13:05:19   1606s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/28 13:05:19   1606s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/28 13:05:19   1606s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/28 13:05:19   1606s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/28 13:05:19   1606s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/28 13:05:19   1606s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/28 13:05:19   1606s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/28 13:05:19   1606s] (I)       First track coord   :     0   310   400   310   400  2170
[05/28 13:05:19   1606s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/28 13:05:19   1606s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/28 13:05:19   1606s] (I)       Num of masks        :     1     1     1     1     1     1
[05/28 13:05:19   1606s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/28 13:05:19   1606s] (I)       --------------------------------------------------------
[05/28 13:05:19   1606s] 
[05/28 13:05:19   1606s] [NR-eGR] ============ Routing rule table ============
[05/28 13:05:19   1606s] [NR-eGR] Rule id: 0  Nets: 24089 
[05/28 13:05:19   1606s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 13:05:19   1606s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/28 13:05:19   1606s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 13:05:19   1606s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 13:05:19   1606s] [NR-eGR] ========================================
[05/28 13:05:19   1606s] [NR-eGR] 
[05/28 13:05:19   1606s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 13:05:19   1606s] (I)       blocked tracks on layer2 : = 262711 / 583436 (45.03%)
[05/28 13:05:19   1606s] (I)       blocked tracks on layer3 : = 251069 / 646148 (38.86%)
[05/28 13:05:19   1606s] (I)       blocked tracks on layer4 : = 271960 / 583436 (46.61%)
[05/28 13:05:19   1606s] (I)       blocked tracks on layer5 : = 294807 / 646148 (45.63%)
[05/28 13:05:19   1606s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/28 13:05:19   1606s] (I)       After initializing Early Global Route syMemory usage = 1802.6 MB
[05/28 13:05:19   1606s] (I)       Finished Loading and Dumping File ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1606s] (I)       Reset routing kernel
[05/28 13:05:19   1606s] (I)       Started Global Routing ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1606s] (I)       ============= Initialization =============
[05/28 13:05:19   1606s] (I)       totalPins=79945  totalGlobalPin=75166 (94.02%)
[05/28 13:05:19   1606s] (I)       Started Net group 1 ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1606s] (I)       Started Build MST ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1606s] (I)       Generate topology with single threads
[05/28 13:05:19   1606s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1606s] (I)       total 2D Cap : 1503628 = (753051 H, 750577 V)
[05/28 13:05:19   1606s] (I)       #blocked areas for congestion spreading : 20
[05/28 13:05:19   1606s] [NR-eGR] Layer group 1: route 24089 net(s) in layer range [2, 6]
[05/28 13:05:19   1606s] (I)       
[05/28 13:05:19   1606s] (I)       ============  Phase 1a Route ============
[05/28 13:05:19   1606s] (I)       Started Phase 1a ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1606s] (I)       Started Pattern routing ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 13
[05/28 13:05:19   1607s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Usage: 178735 = (87233 H, 91502 V) = (11.58% H, 12.19% V) = (4.397e+05um H, 4.612e+05um V)
[05/28 13:05:19   1607s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       
[05/28 13:05:19   1607s] (I)       ============  Phase 1b Route ============
[05/28 13:05:19   1607s] (I)       Started Phase 1b ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Started Monotonic routing ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Usage: 178718 = (87216 H, 91502 V) = (11.58% H, 12.19% V) = (4.396e+05um H, 4.612e+05um V)
[05/28 13:05:19   1607s] (I)       Overflow of layer group 1: 0.04% H + 0.05% V. EstWL: 9.007387e+05um
[05/28 13:05:19   1607s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       
[05/28 13:05:19   1607s] (I)       ============  Phase 1c Route ============
[05/28 13:05:19   1607s] (I)       Started Phase 1c ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Started Two level routing ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Level2 Grid: 54 x 54
[05/28 13:05:19   1607s] (I)       Started Two Level Routing ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Finished Two Level Routing ( Reach Aware Clean ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Usage: 178718 = (87216 H, 91502 V) = (11.58% H, 12.19% V) = (4.396e+05um H, 4.612e+05um V)
[05/28 13:05:19   1607s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       
[05/28 13:05:19   1607s] (I)       ============  Phase 1d Route ============
[05/28 13:05:19   1607s] (I)       Started Phase 1d ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Started Detoured routing ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Usage: 178721 = (87219 H, 91502 V) = (11.58% H, 12.19% V) = (4.396e+05um H, 4.612e+05um V)
[05/28 13:05:19   1607s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       
[05/28 13:05:19   1607s] (I)       ============  Phase 1e Route ============
[05/28 13:05:19   1607s] (I)       Started Phase 1e ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Started Route legalization ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Usage: 178721 = (87219 H, 91502 V) = (11.58% H, 12.19% V) = (4.396e+05um H, 4.612e+05um V)
[05/28 13:05:19   1607s] [NR-eGR] Early Global Route overflow of layer group 1: 0.04% H + 0.05% V. EstWL: 9.007538e+05um
[05/28 13:05:19   1607s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Started Layer assignment ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Running layer assignment with 1 threads
[05/28 13:05:19   1607s] (I)       Finished Layer assignment ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Finished Net group 1 ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       
[05/28 13:05:19   1607s] (I)       ============  Phase 1l Route ============
[05/28 13:05:19   1607s] (I)       Started Phase 1l ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       
[05/28 13:05:19   1607s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 13:05:19   1607s] [NR-eGR]                        OverCon            
[05/28 13:05:19   1607s] [NR-eGR]                         #Gcell     %Gcell
[05/28 13:05:19   1607s] [NR-eGR]       Layer                (2)    OverCon 
[05/28 13:05:19   1607s] [NR-eGR] ----------------------------------------------
[05/28 13:05:19   1607s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/28 13:05:19   1607s] [NR-eGR]  metal2  (2)        15( 0.03%)   ( 0.03%) 
[05/28 13:05:19   1607s] [NR-eGR]  metal3  (3)         1( 0.00%)   ( 0.00%) 
[05/28 13:05:19   1607s] [NR-eGR]  metal4  (4)         1( 0.00%)   ( 0.00%) 
[05/28 13:05:19   1607s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/28 13:05:19   1607s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/28 13:05:19   1607s] [NR-eGR] ----------------------------------------------
[05/28 13:05:19   1607s] [NR-eGR] Total               17( 0.01%)   ( 0.01%) 
[05/28 13:05:19   1607s] [NR-eGR] 
[05/28 13:05:19   1607s] (I)       Finished Global Routing ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       total 2D Cap : 1510060 = (754260 H, 755800 V)
[05/28 13:05:19   1607s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/28 13:05:19   1607s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 13:05:19   1607s] (I)       ============= track Assignment ============
[05/28 13:05:19   1607s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Started Track Assignment ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[05/28 13:05:19   1607s] (I)       Running track assignment with 1 threads
[05/28 13:05:19   1607s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] (I)       Run Multi-thread track assignment
[05/28 13:05:19   1607s] (I)       Finished Track Assignment ( CPU: 0.40 sec, Real: 0.41 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] [NR-eGR] Started Export DB wires ( Curr Mem: 1802.63 MB )
[05/28 13:05:19   1607s] [NR-eGR] Started Export all nets ( Curr Mem: 1802.63 MB )
[05/28 13:05:20   1607s] [NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:20   1607s] [NR-eGR] Started Set wire vias ( Curr Mem: 1802.63 MB )
[05/28 13:05:20   1607s] [NR-eGR] Finished Set wire vias ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:20   1607s] [NR-eGR] Finished Export DB wires ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 1802.63 MB )
[05/28 13:05:20   1607s] [NR-eGR] --------------------------------------------------------------------------
[05/28 13:05:20   1607s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 79945
[05/28 13:05:20   1607s] [NR-eGR] metal2  (2V) length: 3.345049e+05um, number of vias: 111034
[05/28 13:05:20   1607s] [NR-eGR] metal3  (3H) length: 4.078714e+05um, number of vias: 7844
[05/28 13:05:20   1607s] [NR-eGR] metal4  (4V) length: 1.490790e+05um, number of vias: 896
[05/28 13:05:20   1607s] [NR-eGR] metal5  (5H) length: 4.205214e+04um, number of vias: 34
[05/28 13:05:20   1607s] [NR-eGR] metal6  (6V) length: 3.849440e+03um, number of vias: 0
[05/28 13:05:20   1607s] [NR-eGR] Total length: 9.373569e+05um, number of vias: 199753
[05/28 13:05:20   1607s] [NR-eGR] --------------------------------------------------------------------------
[05/28 13:05:20   1607s] [NR-eGR] Total eGR-routed clock nets wire length: 4.167307e+04um 
[05/28 13:05:20   1607s] [NR-eGR] --------------------------------------------------------------------------
[05/28 13:05:20   1608s] Saved RC grid cleaned up.
[05/28 13:05:20   1608s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.48 sec, Real: 1.49 sec, Curr Mem: 1755.00 MB )
[05/28 13:05:20   1608s] ### Creating LA Mngr. totSessionCpu=0:26:48 mem=1750.0M
[05/28 13:05:20   1608s] LayerId::1 widthSet size::4
[05/28 13:05:20   1608s] LayerId::2 widthSet size::4
[05/28 13:05:20   1608s] LayerId::3 widthSet size::4
[05/28 13:05:20   1608s] LayerId::4 widthSet size::4
[05/28 13:05:20   1608s] LayerId::5 widthSet size::4
[05/28 13:05:20   1608s] LayerId::6 widthSet size::2
[05/28 13:05:20   1608s] Updating RC grid for preRoute extraction ...
[05/28 13:05:20   1608s] Initializing multi-corner capacitance tables ... 
[05/28 13:05:20   1608s] Initializing multi-corner resistance tables ...
[05/28 13:05:20   1608s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 13:05:20   1608s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.248211 ; uaWl: 1.000000 ; uaWlH: 0.208011 ; aWlH: 0.000000 ; Pmax: 0.834300 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/28 13:05:20   1608s] ### Creating LA Mngr, finished. totSessionCpu=0:26:49 mem=1750.0M
[05/28 13:05:20   1608s] Extraction called for design 'CHIP' of instances=22947 and nets=24435 using extraction engine 'preRoute' .
[05/28 13:05:20   1608s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/28 13:05:20   1608s] Type 'man IMPEXT-3530' for more detail.
[05/28 13:05:20   1608s] PreRoute RC Extraction called for design CHIP.
[05/28 13:05:20   1608s] RC Extraction called in multi-corner(2) mode.
[05/28 13:05:20   1608s] RCMode: PreRoute
[05/28 13:05:20   1608s]       RC Corner Indexes            0       1   
[05/28 13:05:20   1608s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 13:05:20   1608s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 13:05:20   1608s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 13:05:20   1608s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 13:05:20   1608s] Shrink Factor                : 1.00000
[05/28 13:05:20   1608s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 13:05:20   1608s] Using capacitance table file ...
[05/28 13:05:20   1608s] LayerId::1 widthSet size::4
[05/28 13:05:20   1608s] LayerId::2 widthSet size::4
[05/28 13:05:20   1608s] LayerId::3 widthSet size::4
[05/28 13:05:20   1608s] LayerId::4 widthSet size::4
[05/28 13:05:20   1608s] LayerId::5 widthSet size::4
[05/28 13:05:20   1608s] LayerId::6 widthSet size::2
[05/28 13:05:20   1608s] Updating RC grid for preRoute extraction ...
[05/28 13:05:20   1608s] Initializing multi-corner capacitance tables ... 
[05/28 13:05:20   1608s] Initializing multi-corner resistance tables ...
[05/28 13:05:20   1608s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 13:05:20   1608s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.248211 ; uaWl: 1.000000 ; uaWlH: 0.208011 ; aWlH: 0.000000 ; Pmax: 0.834300 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/28 13:05:21   1608s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1750.004M)
[05/28 13:05:21   1608s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1750.0M
[05/28 13:05:21   1608s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1750.0M
[05/28 13:05:21   1609s] Fast DP-INIT is on for default
[05/28 13:05:21   1609s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.090, REAL:0.034, MEM:1750.0M
[05/28 13:05:21   1609s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.043, MEM:1750.0M
[05/28 13:05:21   1609s] Starting delay calculation for Setup views
[05/28 13:05:21   1609s] #################################################################################
[05/28 13:05:21   1609s] # Design Stage: PreRoute
[05/28 13:05:21   1609s] # Design Name: CHIP
[05/28 13:05:21   1609s] # Design Mode: 90nm
[05/28 13:05:21   1609s] # Analysis Mode: MMMC Non-OCV 
[05/28 13:05:21   1609s] # Parasitics Mode: No SPEF/RCDB
[05/28 13:05:21   1609s] # Signoff Settings: SI Off 
[05/28 13:05:21   1609s] #################################################################################
[05/28 13:05:22   1610s] Calculate delays in BcWc mode...
[05/28 13:05:22   1610s] Calculate delays in BcWc mode...
[05/28 13:05:22   1610s] Topological Sorting (REAL = 0:00:00.0, MEM = 1761.5M, InitMEM = 1758.0M)
[05/28 13:05:22   1610s] Start delay calculation (fullDC) (1 T). (MEM=1761.51)
[05/28 13:05:23   1610s] End AAE Lib Interpolated Model. (MEM=1778.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:05:32   1620s] Total number of fetched objects 24191
[05/28 13:05:32   1620s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/28 13:05:32   1620s] End delay calculation. (MEM=1793.83 CPU=0:00:08.1 REAL=0:00:08.0)
[05/28 13:05:32   1620s] End delay calculation (fullDC). (MEM=1793.83 CPU=0:00:10.1 REAL=0:00:10.0)
[05/28 13:05:32   1620s] *** CDM Built up (cpu=0:00:11.7  real=0:00:11.0  mem= 1793.8M) ***
[05/28 13:05:34   1622s] *** Done Building Timing Graph (cpu=0:00:13.0 real=0:00:13.0 totSessionCpu=0:27:02 mem=1793.8M)
[05/28 13:05:35   1623s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.057  |
|           TNS (ns):| -3.194  |
|    Violating Paths:|   177   |
|          All Paths:|  7260   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.831%
------------------------------------------------------------
**optDesign ... cpu = 0:00:26, real = 0:00:26, mem = 1472.7M, totSessionCpu=0:27:03 **
[05/28 13:05:35   1623s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/28 13:05:35   1623s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 13:05:35   1623s] ### Creating PhyDesignMc. totSessionCpu=0:27:03 mem=1766.1M
[05/28 13:05:35   1623s] OPERPROF: Starting DPlace-Init at level 1, MEM:1766.1M
[05/28 13:05:35   1623s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 13:05:35   1623s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1766.1M
[05/28 13:05:35   1623s] OPERPROF:     Starting CMU at level 3, MEM:1766.1M
[05/28 13:05:35   1623s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1766.1M
[05/28 13:05:35   1623s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.038, MEM:1766.1M
[05/28 13:05:35   1623s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1766.1MB).
[05/28 13:05:35   1623s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.099, MEM:1766.1M
[05/28 13:05:35   1623s] TotalInstCnt at PhyDesignMc Initialization: 22,644
[05/28 13:05:35   1623s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:03 mem=1766.1M
[05/28 13:05:35   1623s] TotalInstCnt at PhyDesignMc Destruction: 22,644
[05/28 13:05:35   1623s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 13:05:35   1623s] ### Creating PhyDesignMc. totSessionCpu=0:27:03 mem=1766.1M
[05/28 13:05:35   1623s] OPERPROF: Starting DPlace-Init at level 1, MEM:1766.1M
[05/28 13:05:35   1623s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 13:05:35   1623s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1766.1M
[05/28 13:05:35   1623s] OPERPROF:     Starting CMU at level 3, MEM:1766.1M
[05/28 13:05:35   1623s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1766.1M
[05/28 13:05:35   1623s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.026, MEM:1766.1M
[05/28 13:05:35   1623s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1766.1MB).
[05/28 13:05:35   1623s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.056, MEM:1766.1M
[05/28 13:05:35   1623s] TotalInstCnt at PhyDesignMc Initialization: 22,644
[05/28 13:05:35   1623s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:04 mem=1766.1M
[05/28 13:05:35   1623s] TotalInstCnt at PhyDesignMc Destruction: 22,644
[05/28 13:05:35   1623s] *** Starting optimizing excluded clock nets MEM= 1766.1M) ***
[05/28 13:05:35   1623s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1766.1M) ***
[05/28 13:05:35   1623s] The useful skew maximum allowed delay set by user is: 1
[05/28 13:05:39   1627s] Deleting Lib Analyzer.
[05/28 13:05:39   1627s] 
[05/28 13:05:39   1627s] Optimization is working on the following views:
[05/28 13:05:39   1627s]   Setup views: av_scan_mode_max 
[05/28 13:05:39   1627s]   Hold  views: av_func_mode_min av_scan_mode_min 
[05/28 13:05:39   1627s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 13:05:39   1627s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 13:05:39   1627s] Info: 30 io nets excluded
[05/28 13:05:39   1627s] Info: 2 clock nets excluded from IPO operation.
[05/28 13:05:39   1627s] ### Creating LA Mngr. totSessionCpu=0:27:07 mem=1766.1M
[05/28 13:05:39   1627s] ### Creating LA Mngr, finished. totSessionCpu=0:27:07 mem=1766.1M
[05/28 13:05:39   1627s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:07.5/1:16:36.0 (0.4), mem = 1766.1M
[05/28 13:05:39   1627s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.21
[05/28 13:05:39   1627s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 13:05:39   1627s] ### Creating PhyDesignMc. totSessionCpu=0:27:07 mem=1774.1M
[05/28 13:05:39   1627s] OPERPROF: Starting DPlace-Init at level 1, MEM:1774.1M
[05/28 13:05:39   1627s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 13:05:39   1627s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1774.1M
[05/28 13:05:39   1627s] OPERPROF:     Starting CMU at level 3, MEM:1774.1M
[05/28 13:05:39   1627s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1774.1M
[05/28 13:05:39   1627s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1774.1M
[05/28 13:05:39   1627s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1774.1MB).
[05/28 13:05:39   1627s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.058, MEM:1774.1M
[05/28 13:05:39   1627s] TotalInstCnt at PhyDesignMc Initialization: 22,644
[05/28 13:05:39   1627s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:08 mem=1774.1M
[05/28 13:05:39   1627s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 13:05:39   1627s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 13:05:40   1627s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 13:05:40   1628s] 
[05/28 13:05:40   1628s] Creating Lib Analyzer ...
[05/28 13:05:40   1628s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 13:05:40   1628s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 13:05:40   1628s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 13:05:40   1628s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 13:05:40   1628s] 
[05/28 13:05:40   1628s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 13:05:43   1631s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:12 mem=1882.3M
[05/28 13:05:43   1631s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:12 mem=1882.3M
[05/28 13:05:43   1631s] Creating Lib Analyzer, finished. 
[05/28 13:05:43   1631s] 
[05/28 13:05:43   1631s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/28 13:05:45   1633s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1901.4M
[05/28 13:05:45   1633s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1901.4M
[05/28 13:05:45   1633s] 
[05/28 13:05:45   1633s] Netlist preparation processing... 
[05/28 13:05:46   1633s] Removed 0 instance
[05/28 13:05:46   1633s] *info: Marking 0 isolation instances dont touch
[05/28 13:05:46   1633s] *info: Marking 0 level shifter instances dont touch
[05/28 13:05:46   1633s] TotalInstCnt at PhyDesignMc Destruction: 22,644
[05/28 13:05:46   1633s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.21
[05/28 13:05:46   1633s] *** AreaOpt [finish] : cpu/real = 0:00:06.5/0:00:06.5 (1.0), totSession cpu/real = 0:27:14.0/1:16:42.5 (0.4), mem = 1882.3M
[05/28 13:05:46   1633s] 
[05/28 13:05:46   1633s] =============================================================================================
[05/28 13:05:46   1633s]  Step TAT Report for SimplifyNetlist #3
[05/28 13:05:46   1633s] =============================================================================================
[05/28 13:05:46   1633s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:05:46   1633s] ---------------------------------------------------------------------------------------------
[05/28 13:05:46   1633s] [ LibAnalyzerInit        ]      1   0:00:03.7  (  55.5 % )     0:00:03.7 /  0:00:03.7    1.0
[05/28 13:05:46   1633s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:05:46   1633s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:05:46   1633s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:03.8 /  0:00:03.7    1.0
[05/28 13:05:46   1633s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:05:46   1633s] [ PostCommitDelayCalc    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:05:46   1633s] [ MISC                   ]          0:00:02.4  (  36.6 % )     0:00:02.4 /  0:00:02.4    1.0
[05/28 13:05:46   1633s] ---------------------------------------------------------------------------------------------
[05/28 13:05:46   1633s]  SimplifyNetlist #3 TOTAL           0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:06.6    1.0
[05/28 13:05:46   1633s] ---------------------------------------------------------------------------------------------
[05/28 13:05:46   1633s] 
[05/28 13:05:46   1633s] Deleting Lib Analyzer.
[05/28 13:05:46   1633s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[05/28 13:05:46   1634s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 13:05:46   1634s] Info: 30 io nets excluded
[05/28 13:05:46   1634s] Info: 2 clock nets excluded from IPO operation.
[05/28 13:05:46   1634s] ### Creating LA Mngr. totSessionCpu=0:27:14 mem=1827.3M
[05/28 13:05:46   1634s] ### Creating LA Mngr, finished. totSessionCpu=0:27:14 mem=1827.3M
[05/28 13:05:46   1634s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/28 13:05:46   1634s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 13:05:46   1634s] ### Creating PhyDesignMc. totSessionCpu=0:27:14 mem=1846.4M
[05/28 13:05:46   1634s] OPERPROF: Starting DPlace-Init at level 1, MEM:1846.4M
[05/28 13:05:46   1634s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 13:05:46   1634s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1846.4M
[05/28 13:05:46   1634s] OPERPROF:     Starting CMU at level 3, MEM:1846.4M
[05/28 13:05:46   1634s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1846.4M
[05/28 13:05:46   1634s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:1846.4M
[05/28 13:05:46   1634s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1846.4MB).
[05/28 13:05:46   1634s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.065, MEM:1846.4M
[05/28 13:05:46   1634s] TotalInstCnt at PhyDesignMc Initialization: 22,644
[05/28 13:05:46   1634s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:14 mem=1846.4M
[05/28 13:05:46   1634s] Begin: Area Reclaim Optimization
[05/28 13:05:46   1634s] 
[05/28 13:05:46   1634s] Creating Lib Analyzer ...
[05/28 13:05:46   1634s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 13:05:46   1634s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 13:05:46   1634s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 13:05:46   1634s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 13:05:46   1634s] 
[05/28 13:05:46   1634s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 13:05:50   1637s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:18 mem=1846.4M
[05/28 13:05:50   1637s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:18 mem=1846.4M
[05/28 13:05:50   1637s] Creating Lib Analyzer, finished. 
[05/28 13:05:50   1637s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:17.9/1:16:46.4 (0.4), mem = 1846.4M
[05/28 13:05:50   1637s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.22
[05/28 13:05:50   1638s] 
[05/28 13:05:50   1638s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/28 13:05:51   1639s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1846.4M
[05/28 13:05:51   1639s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1846.4M
[05/28 13:05:51   1639s] Reclaim Optimization WNS Slack -0.057  TNS Slack -3.195 Density 68.83
[05/28 13:05:51   1639s] +----------+---------+--------+--------+------------+--------+
[05/28 13:05:51   1639s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 13:05:51   1639s] +----------+---------+--------+--------+------------+--------+
[05/28 13:05:51   1639s] |    68.83%|        -|  -0.057|  -3.195|   0:00:00.0| 1846.4M|
[05/28 13:05:51   1639s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 13:05:51   1639s] Info: 30 io nets excluded
[05/28 13:05:51   1639s] Info: 2 clock nets excluded from IPO operation.
[05/28 13:06:11   1658s] |    68.83%|        7|  -0.057|  -3.188|   0:00:20.0| 1884.5M|
[05/28 13:06:11   1659s] |    68.83%|        2|  -0.057|  -3.218|   0:00:00.0| 1884.5M|
[05/28 13:06:11   1659s] |    68.83%|        1|  -0.057|  -3.222|   0:00:00.0| 1884.5M|
[05/28 13:06:11   1659s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/28 13:06:23   1671s] |    68.81%|       17|  -0.057|  -3.222|   0:00:12.0| 1884.5M|
[05/28 13:06:25   1673s] |    68.79%|       30|  -0.054|  -3.221|   0:00:02.0| 1884.5M|
[05/28 13:06:25   1673s] |    68.79%|        6|  -0.054|  -3.221|   0:00:00.0| 1884.5M|
[05/28 13:06:25   1673s] |    68.79%|        0|  -0.054|  -3.221|   0:00:00.0| 1884.5M|
[05/28 13:06:25   1673s] +----------+---------+--------+--------+------------+--------+
[05/28 13:06:25   1673s] Reclaim Optimization End WNS Slack -0.054  TNS Slack -3.221 Density 68.79
[05/28 13:06:25   1673s] 
[05/28 13:06:25   1673s] ** Summary: Restruct = 10 Buffer Deletion = 12 Declone = 6 Resize = 34 **
[05/28 13:06:25   1673s] --------------------------------------------------------------
[05/28 13:06:25   1673s] |                                   | Total     | Sequential |
[05/28 13:06:25   1673s] --------------------------------------------------------------
[05/28 13:06:25   1673s] | Num insts resized                 |      29  |       0    |
[05/28 13:06:25   1673s] | Num insts undone                  |       2  |       0    |
[05/28 13:06:25   1673s] | Num insts Downsized               |      29  |       0    |
[05/28 13:06:25   1673s] | Num insts Samesized               |       0  |       0    |
[05/28 13:06:25   1673s] | Num insts Upsized                 |       0  |       0    |
[05/28 13:06:25   1673s] | Num multiple commits+uncommits    |       5  |       -    |
[05/28 13:06:25   1673s] --------------------------------------------------------------
[05/28 13:06:25   1673s] Bottom Preferred Layer:
[05/28 13:06:25   1673s]     None
[05/28 13:06:25   1673s] Via Pillar Rule:
[05/28 13:06:25   1673s]     None
[05/28 13:06:25   1673s] End: Core Area Reclaim Optimization (cpu = 0:00:39.4) (real = 0:00:39.0) **
[05/28 13:06:25   1673s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.22
[05/28 13:06:25   1673s] *** AreaOpt [finish] : cpu/real = 0:00:35.7/0:00:35.7 (1.0), totSession cpu/real = 0:27:53.6/1:17:22.1 (0.4), mem = 1884.5M
[05/28 13:06:25   1673s] 
[05/28 13:06:25   1673s] =============================================================================================
[05/28 13:06:25   1673s]  Step TAT Report for AreaOpt #7
[05/28 13:06:25   1673s] =============================================================================================
[05/28 13:06:25   1673s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:06:25   1673s] ---------------------------------------------------------------------------------------------
[05/28 13:06:25   1673s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.4    1.0
[05/28 13:06:25   1673s] [ LibAnalyzerInit        ]      1   0:00:03.6  (   9.3 % )     0:00:03.6 /  0:00:03.7    1.0
[05/28 13:06:25   1673s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:06:25   1673s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 13:06:25   1673s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:06:25   1673s] [ OptSingleIteration     ]      7   0:00:00.4  (   1.1 % )     0:00:33.3 /  0:00:33.2    1.0
[05/28 13:06:25   1673s] [ OptGetWeight           ]    359   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 13:06:25   1673s] [ OptEval                ]    359   0:00:31.7  (  80.6 % )     0:00:31.7 /  0:00:31.7    1.0
[05/28 13:06:25   1673s] [ OptCommit              ]    359   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 13:06:25   1673s] [ IncrTimingUpdate       ]     39   0:00:00.5  (   1.4 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 13:06:25   1673s] [ PostCommitDelayCalc    ]    361   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 13:06:25   1673s] [ MISC                   ]          0:00:02.0  (   5.1 % )     0:00:02.0 /  0:00:02.0    1.0
[05/28 13:06:25   1673s] ---------------------------------------------------------------------------------------------
[05/28 13:06:25   1673s]  AreaOpt #7 TOTAL                   0:00:39.3  ( 100.0 % )     0:00:39.3 /  0:00:39.4    1.0
[05/28 13:06:25   1673s] ---------------------------------------------------------------------------------------------
[05/28 13:06:25   1673s] 
[05/28 13:06:25   1673s] Executing incremental physical updates
[05/28 13:06:25   1673s] Executing incremental physical updates
[05/28 13:06:25   1673s] TotalInstCnt at PhyDesignMc Destruction: 22,624
[05/28 13:06:25   1673s] End: Area Reclaim Optimization (cpu=0:00:39, real=0:00:39, mem=1825.44M, totSessionCpu=0:27:54).
[05/28 13:06:26   1674s] 
[05/28 13:06:26   1674s] Active setup views:
[05/28 13:06:26   1674s]  av_scan_mode_max
[05/28 13:06:26   1674s]   Dominating endpoints: 0
[05/28 13:06:26   1674s]   Dominating TNS: -0.000
[05/28 13:06:26   1674s] 
[05/28 13:06:26   1674s] Deleting Lib Analyzer.
[05/28 13:06:26   1674s] Begin: GigaOpt Global Optimization
[05/28 13:06:26   1674s] *info: use new DP (enabled)
[05/28 13:06:26   1674s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/28 13:06:27   1674s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 13:06:27   1674s] Info: 30 io nets excluded
[05/28 13:06:27   1674s] Info: 2 clock nets excluded from IPO operation.
[05/28 13:06:27   1674s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:54.9/1:17:23.4 (0.4), mem = 1825.4M
[05/28 13:06:27   1674s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.23
[05/28 13:06:27   1674s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 13:06:27   1674s] ### Creating PhyDesignMc. totSessionCpu=0:27:55 mem=1825.4M
[05/28 13:06:27   1674s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 13:06:27   1674s] OPERPROF: Starting DPlace-Init at level 1, MEM:1825.4M
[05/28 13:06:27   1674s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 13:06:27   1674s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1825.4M
[05/28 13:06:27   1674s] OPERPROF:     Starting CMU at level 3, MEM:1825.4M
[05/28 13:06:27   1675s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1825.4M
[05/28 13:06:27   1675s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:1825.4M
[05/28 13:06:27   1675s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1825.4MB).
[05/28 13:06:27   1675s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.067, MEM:1825.4M
[05/28 13:06:27   1675s] TotalInstCnt at PhyDesignMc Initialization: 22,624
[05/28 13:06:27   1675s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:55 mem=1825.4M
[05/28 13:06:27   1675s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 13:06:27   1675s] 
[05/28 13:06:27   1675s] Creating Lib Analyzer ...
[05/28 13:06:27   1675s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 13:06:27   1675s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 13:06:27   1675s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 13:06:27   1675s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 13:06:27   1675s] 
[05/28 13:06:27   1675s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 13:06:30   1678s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:59 mem=1827.4M
[05/28 13:06:30   1678s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:59 mem=1827.4M
[05/28 13:06:30   1678s] Creating Lib Analyzer, finished. 
[05/28 13:06:30   1678s] 
[05/28 13:06:30   1678s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/28 13:06:39   1687s] *info: 30 io nets excluded
[05/28 13:06:39   1687s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 13:06:39   1687s] *info: 2 clock nets excluded
[05/28 13:06:39   1687s] *info: 2 special nets excluded.
[05/28 13:06:39   1687s] *info: 316 no-driver nets excluded.
[05/28 13:06:41   1689s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1846.5M
[05/28 13:06:41   1689s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1846.5M
[05/28 13:06:42   1690s] ** GigaOpt Global Opt WNS Slack -0.054  TNS Slack -3.221 
[05/28 13:06:42   1690s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 13:06:42   1690s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/28 13:06:42   1690s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 13:06:42   1690s] |  -0.054|  -3.221|    68.79%|   0:00:00.0| 1846.5M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/cf_mat_r_reg[60][1]/D     |
[05/28 13:06:47   1695s] |  -0.053|  -0.833|    68.53%|   0:00:05.0| 1892.7M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
[05/28 13:06:47   1695s] |  -0.053|  -0.833|    68.53%|   0:00:00.0| 1892.7M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
[05/28 13:06:47   1695s] |  -0.053|  -0.833|    68.53%|   0:00:00.0| 1892.7M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
[05/28 13:06:48   1696s] |  -0.053|  -0.105|    68.54%|   0:00:01.0| 1892.7M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
[05/28 13:06:48   1696s] |  -0.040|  -0.070|    68.54%|   0:00:00.0| 1892.7M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
[05/28 13:06:48   1696s] |  -0.040|  -0.070|    68.54%|   0:00:00.0| 1892.7M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
[05/28 13:06:48   1696s] |  -0.040|  -0.070|    68.54%|   0:00:00.0| 1892.7M|av_scan_mode_max|  default| top_in/pricing0/mc_core0/sum_r_reg[18]/D           |
[05/28 13:06:48   1696s] |   0.000|   0.000|    68.54%|   0:00:00.0| 1892.7M|              NA|       NA| NA                                                 |
[05/28 13:06:48   1696s] +--------+--------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 13:06:48   1696s] 
[05/28 13:06:48   1696s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:06.3 real=0:00:06.0 mem=1892.7M) ***
[05/28 13:06:48   1696s] 
[05/28 13:06:48   1696s] *** Finish pre-CTS Setup Fixing (cpu=0:00:06.3 real=0:00:06.0 mem=1892.7M) ***
[05/28 13:06:48   1696s] Bottom Preferred Layer:
[05/28 13:06:48   1696s]     None
[05/28 13:06:48   1696s] Via Pillar Rule:
[05/28 13:06:48   1696s]     None
[05/28 13:06:48   1696s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[05/28 13:06:48   1696s] TotalInstCnt at PhyDesignMc Destruction: 22,549
[05/28 13:06:48   1696s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.23
[05/28 13:06:48   1696s] *** SetupOpt [finish] : cpu/real = 0:00:21.9/0:00:21.9 (1.0), totSession cpu/real = 0:28:16.8/1:17:45.3 (0.4), mem = 1873.6M
[05/28 13:06:48   1696s] 
[05/28 13:06:48   1696s] =============================================================================================
[05/28 13:06:48   1696s]  Step TAT Report for GlobalOpt #3
[05/28 13:06:48   1696s] =============================================================================================
[05/28 13:06:48   1696s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:06:48   1696s] ---------------------------------------------------------------------------------------------
[05/28 13:06:48   1696s] [ SlackTraversorInit     ]      1   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 13:06:48   1696s] [ LibAnalyzerInit        ]      1   0:00:03.6  (  16.6 % )     0:00:03.6 /  0:00:03.6    1.0
[05/28 13:06:48   1696s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:06:48   1696s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:06:48   1696s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:03.7 /  0:00:03.7    1.0
[05/28 13:06:48   1696s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:06:48   1696s] [ TransformInit          ]      1   0:00:10.9  (  49.9 % )     0:00:10.9 /  0:00:10.9    1.0
[05/28 13:06:48   1696s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.1 % )     0:00:06.1 /  0:00:06.2    1.0
[05/28 13:06:48   1696s] [ OptGetWeight           ]      8   0:00:00.3  (   1.3 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 13:06:48   1696s] [ OptEval                ]      8   0:00:02.5  (  11.3 % )     0:00:02.5 /  0:00:02.5    1.0
[05/28 13:06:48   1696s] [ OptCommit              ]      8   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:06:48   1696s] [ IncrTimingUpdate       ]      4   0:00:00.8  (   3.9 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 13:06:48   1696s] [ PostCommitDelayCalc    ]      8   0:00:01.4  (   6.2 % )     0:00:01.4 /  0:00:01.4    1.0
[05/28 13:06:48   1696s] [ SetupOptGetWorkingSet  ]      8   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:06:48   1696s] [ SetupOptGetActiveNode  ]      8   0:00:00.4  (   1.6 % )     0:00:00.4 /  0:00:00.3    1.0
[05/28 13:06:48   1696s] [ SetupOptSlackGraph     ]      8   0:00:00.3  (   1.6 % )     0:00:00.3 /  0:00:00.4    1.1
[05/28 13:06:48   1696s] [ MISC                   ]          0:00:00.7  (   3.1 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 13:06:48   1696s] ---------------------------------------------------------------------------------------------
[05/28 13:06:48   1696s]  GlobalOpt #3 TOTAL                 0:00:21.9  ( 100.0 % )     0:00:21.9 /  0:00:21.9    1.0
[05/28 13:06:48   1696s] ---------------------------------------------------------------------------------------------
[05/28 13:06:48   1696s] 
[05/28 13:06:48   1696s] End: GigaOpt Global Optimization
[05/28 13:06:49   1696s] *** Timing Is met
[05/28 13:06:49   1696s] *** Check timing (0:00:00.0)
[05/28 13:06:49   1696s] Deleting Lib Analyzer.
[05/28 13:06:49   1696s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/28 13:06:49   1696s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 13:06:49   1696s] Info: 30 io nets excluded
[05/28 13:06:49   1696s] Info: 2 clock nets excluded from IPO operation.
[05/28 13:06:49   1697s] ### Creating LA Mngr. totSessionCpu=0:28:17 mem=1833.6M
[05/28 13:06:49   1697s] ### Creating LA Mngr, finished. totSessionCpu=0:28:17 mem=1833.6M
[05/28 13:06:49   1697s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/28 13:06:49   1697s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 13:06:49   1697s] ### Creating PhyDesignMc. totSessionCpu=0:28:17 mem=1852.7M
[05/28 13:06:49   1697s] OPERPROF: Starting DPlace-Init at level 1, MEM:1852.7M
[05/28 13:06:49   1697s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 13:06:49   1697s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1852.7M
[05/28 13:06:49   1697s] OPERPROF:     Starting CMU at level 3, MEM:1852.7M
[05/28 13:06:49   1697s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1852.7M
[05/28 13:06:49   1697s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:1852.7M
[05/28 13:06:49   1697s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1852.7MB).
[05/28 13:06:49   1697s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.064, MEM:1852.7M
[05/28 13:06:49   1697s] TotalInstCnt at PhyDesignMc Initialization: 22,549
[05/28 13:06:49   1697s] ### Creating PhyDesignMc, finished. totSessionCpu=0:28:17 mem=1852.7M
[05/28 13:06:49   1697s] Begin: Area Reclaim Optimization
[05/28 13:06:49   1697s] 
[05/28 13:06:49   1697s] Creating Lib Analyzer ...
[05/28 13:06:49   1697s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 13:06:49   1697s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 13:06:49   1697s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 13:06:49   1697s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 13:06:49   1697s] 
[05/28 13:06:49   1697s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 13:06:52   1700s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:28:20 mem=1854.7M
[05/28 13:06:52   1700s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:28:20 mem=1854.7M
[05/28 13:06:52   1700s] Creating Lib Analyzer, finished. 
[05/28 13:06:52   1700s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:28:20.4/1:17:48.8 (0.4), mem = 1854.7M
[05/28 13:06:52   1700s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.24
[05/28 13:06:52   1700s] 
[05/28 13:06:52   1700s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/28 13:06:53   1701s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1854.7M
[05/28 13:06:53   1701s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1854.7M
[05/28 13:06:54   1701s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 68.54
[05/28 13:06:54   1701s] +----------+---------+--------+--------+------------+--------+
[05/28 13:06:54   1701s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 13:06:54   1701s] +----------+---------+--------+--------+------------+--------+
[05/28 13:06:54   1701s] |    68.54%|        -|   0.000|   0.000|   0:00:00.0| 1854.7M|
[05/28 13:06:54   1701s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 13:06:54   1701s] Info: 30 io nets excluded
[05/28 13:06:54   1701s] Info: 2 clock nets excluded from IPO operation.
[05/28 13:07:13   1721s] |    68.54%|       11|   0.000|   0.000|   0:00:19.0| 1894.4M|
[05/28 13:07:14   1722s] |    68.53%|        9|   0.000|   0.000|   0:00:01.0| 1894.4M|
[05/28 13:07:15   1723s] |    68.53%|        5|   0.000|   0.000|   0:00:01.0| 1894.4M|
[05/28 13:07:15   1723s] |    68.53%|        4|   0.000|   0.000|   0:00:00.0| 1894.4M|
[05/28 13:07:16   1724s] |    68.53%|        3|   0.000|   0.000|   0:00:01.0| 1894.4M|
[05/28 13:07:16   1724s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/28 13:07:16   1724s] |    68.53%|        0|   0.000|   0.000|   0:00:00.0| 1894.4M|
[05/28 13:07:29   1737s] |    68.35%|       96|  -0.017|  -0.020|   0:00:13.0| 1894.4M|
[05/28 13:07:35   1743s] |    68.23%|      204|  -0.000|  -0.000|   0:00:06.0| 1894.4M|
[05/28 13:07:36   1743s] |    68.22%|       14|  -0.000|  -0.000|   0:00:01.0| 1894.4M|
[05/28 13:07:36   1744s] |    68.22%|        1|  -0.000|  -0.000|   0:00:00.0| 1894.4M|
[05/28 13:07:36   1744s] |    68.22%|        0|  -0.000|  -0.000|   0:00:00.0| 1894.4M|
[05/28 13:07:36   1744s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/28 13:07:36   1744s] |    68.22%|        0|  -0.000|  -0.000|   0:00:00.0| 1894.4M|
[05/28 13:07:36   1744s] +----------+---------+--------+--------+------------+--------+
[05/28 13:07:36   1744s] Reclaim Optimization End WNS Slack -0.000  TNS Slack -0.000 Density 68.22
[05/28 13:07:36   1744s] 
[05/28 13:07:36   1744s] ** Summary: Restruct = 32 Buffer Deletion = 52 Declone = 102 Resize = 216 **
[05/28 13:07:36   1744s] --------------------------------------------------------------
[05/28 13:07:36   1744s] |                                   | Total     | Sequential |
[05/28 13:07:36   1744s] --------------------------------------------------------------
[05/28 13:07:36   1744s] | Num insts resized                 |     202  |       1    |
[05/28 13:07:36   1744s] | Num insts undone                  |       3  |       1    |
[05/28 13:07:36   1744s] | Num insts Downsized               |     202  |       1    |
[05/28 13:07:36   1744s] | Num insts Samesized               |       0  |       0    |
[05/28 13:07:36   1744s] | Num insts Upsized                 |       0  |       0    |
[05/28 13:07:36   1744s] | Num multiple commits+uncommits    |      14  |       -    |
[05/28 13:07:36   1744s] --------------------------------------------------------------
[05/28 13:07:36   1744s] Bottom Preferred Layer:
[05/28 13:07:36   1744s]     None
[05/28 13:07:36   1744s] Via Pillar Rule:
[05/28 13:07:36   1744s]     None
[05/28 13:07:36   1744s] End: Core Area Reclaim Optimization (cpu = 0:00:47.2) (real = 0:00:47.0) **
[05/28 13:07:36   1744s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.24
[05/28 13:07:36   1744s] *** AreaOpt [finish] : cpu/real = 0:00:44.1/0:00:44.1 (1.0), totSession cpu/real = 0:29:04.4/1:18:32.9 (0.4), mem = 1894.4M
[05/28 13:07:36   1744s] 
[05/28 13:07:36   1744s] =============================================================================================
[05/28 13:07:36   1744s]  Step TAT Report for AreaOpt #8
[05/28 13:07:36   1744s] =============================================================================================
[05/28 13:07:36   1744s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:07:36   1744s] ---------------------------------------------------------------------------------------------
[05/28 13:07:36   1744s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:07:36   1744s] [ LibAnalyzerInit        ]      1   0:00:03.2  (   6.7 % )     0:00:03.2 /  0:00:03.2    1.0
[05/28 13:07:36   1744s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:07:36   1744s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 13:07:36   1744s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:07:36   1744s] [ OptSingleIteration     ]     12   0:00:00.5  (   1.1 % )     0:00:41.5 /  0:00:41.4    1.0
[05/28 13:07:36   1744s] [ OptGetWeight           ]    507   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.8
[05/28 13:07:36   1744s] [ OptEval                ]    507   0:00:33.7  (  71.4 % )     0:00:33.7 /  0:00:33.8    1.0
[05/28 13:07:36   1744s] [ OptCommit              ]    507   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 13:07:36   1744s] [ IncrTimingUpdate       ]    100   0:00:03.0  (   6.3 % )     0:00:03.0 /  0:00:03.0    1.0
[05/28 13:07:36   1744s] [ PostCommitDelayCalc    ]    510   0:00:03.8  (   8.0 % )     0:00:03.8 /  0:00:03.7    1.0
[05/28 13:07:36   1744s] [ MISC                   ]          0:00:02.4  (   5.0 % )     0:00:02.4 /  0:00:02.3    1.0
[05/28 13:07:36   1744s] ---------------------------------------------------------------------------------------------
[05/28 13:07:36   1744s]  AreaOpt #8 TOTAL                   0:00:47.3  ( 100.0 % )     0:00:47.3 /  0:00:47.2    1.0
[05/28 13:07:36   1744s] ---------------------------------------------------------------------------------------------
[05/28 13:07:36   1744s] 
[05/28 13:07:36   1744s] Executing incremental physical updates
[05/28 13:07:36   1744s] Executing incremental physical updates
[05/28 13:07:36   1744s] TotalInstCnt at PhyDesignMc Destruction: 22,365
[05/28 13:07:36   1744s] End: Area Reclaim Optimization (cpu=0:00:47, real=0:00:47, mem=1834.30M, totSessionCpu=0:29:05).
[05/28 13:07:37   1744s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1834.3M
[05/28 13:07:37   1745s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:1834.3M
[05/28 13:07:37   1745s] **INFO: Flow update: Design is easy to close.
[05/28 13:07:37   1745s] 
[05/28 13:07:37   1745s] *** Start incrementalPlace ***
[05/28 13:07:37   1745s] User Input Parameters:
[05/28 13:07:37   1745s] - Congestion Driven    : On
[05/28 13:07:37   1745s] - Timing Driven        : On
[05/28 13:07:37   1745s] - Area-Violation Based : On
[05/28 13:07:37   1745s] - Start Rollback Level : -5
[05/28 13:07:37   1745s] - Legalized            : On
[05/28 13:07:37   1745s] - Window Based         : Off
[05/28 13:07:37   1745s] - eDen incr mode       : Off
[05/28 13:07:37   1745s] - Small incr mode      : Off
[05/28 13:07:37   1745s] 
[05/28 13:07:37   1745s] no activity file in design. spp won't run.
[05/28 13:07:37   1745s] Effort level <high> specified for reg2reg path_group
[05/28 13:07:37   1745s] Collecting buffer chain nets ...
[05/28 13:07:37   1745s] No Views given, use default active views for adaptive view pruning
[05/28 13:07:37   1745s] SKP will enable view:
[05/28 13:07:37   1745s]   av_scan_mode_max
[05/28 13:07:37   1745s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1836.3M
[05/28 13:07:37   1745s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.017, MEM:1836.3M
[05/28 13:07:37   1745s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1836.3M
[05/28 13:07:37   1745s] Starting Early Global Route congestion estimation: mem = 1836.3M
[05/28 13:07:37   1745s] (I)       Started Loading and Dumping File ( Curr Mem: 1836.30 MB )
[05/28 13:07:37   1745s] (I)       Reading DB...
[05/28 13:07:37   1745s] (I)       Read data from FE... (mem=1836.3M)
[05/28 13:07:37   1745s] (I)       Read nodes and places... (mem=1836.3M)
[05/28 13:07:38   1745s] (I)       Done Read nodes and places (cpu=0.030s, mem=1842.7M)
[05/28 13:07:38   1745s] (I)       Read nets... (mem=1842.7M)
[05/28 13:07:38   1745s] (I)       Done Read nets (cpu=0.080s, mem=1849.2M)
[05/28 13:07:38   1745s] (I)       Done Read data from FE (cpu=0.110s, mem=1849.2M)
[05/28 13:07:38   1745s] (I)       before initializing RouteDB syMemory usage = 1849.2 MB
[05/28 13:07:38   1745s] (I)       == Non-default Options ==
[05/28 13:07:38   1745s] (I)       Maximum routing layer                              : 6
[05/28 13:07:38   1745s] (I)       Use non-blocking free Dbs wires                    : false
[05/28 13:07:38   1745s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/28 13:07:38   1745s] (I)       Use row-based GCell size
[05/28 13:07:38   1745s] (I)       GCell unit size  : 5040
[05/28 13:07:38   1745s] (I)       GCell multiplier : 1
[05/28 13:07:38   1745s] (I)       build grid graph
[05/28 13:07:38   1745s] (I)       build grid graph start
[05/28 13:07:38   1745s] [NR-eGR] Track table information for default rule: 
[05/28 13:07:38   1745s] [NR-eGR] metal1 has no routable track
[05/28 13:07:38   1745s] [NR-eGR] metal2 has single uniform track structure
[05/28 13:07:38   1745s] [NR-eGR] metal3 has single uniform track structure
[05/28 13:07:38   1745s] [NR-eGR] metal4 has single uniform track structure
[05/28 13:07:38   1745s] [NR-eGR] metal5 has single uniform track structure
[05/28 13:07:38   1745s] [NR-eGR] metal6 has single uniform track structure
[05/28 13:07:38   1745s] (I)       build grid graph end
[05/28 13:07:38   1745s] (I)       ===========================================================================
[05/28 13:07:38   1745s] (I)       == Report All Rule Vias ==
[05/28 13:07:38   1745s] (I)       ===========================================================================
[05/28 13:07:38   1745s] (I)        Via Rule : (Default)
[05/28 13:07:38   1745s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 13:07:38   1745s] (I)       ---------------------------------------------------------------------------
[05/28 13:07:38   1745s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/28 13:07:38   1745s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/28 13:07:38   1745s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/28 13:07:38   1745s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/28 13:07:38   1745s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/28 13:07:38   1745s] (I)       ===========================================================================
[05/28 13:07:38   1745s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1849.18 MB )
[05/28 13:07:38   1745s] (I)       Num PG vias on layer 2 : 0
[05/28 13:07:38   1745s] (I)       Num PG vias on layer 3 : 0
[05/28 13:07:38   1745s] (I)       Num PG vias on layer 4 : 0
[05/28 13:07:38   1745s] (I)       Num PG vias on layer 5 : 0
[05/28 13:07:38   1745s] (I)       Num PG vias on layer 6 : 0
[05/28 13:07:38   1745s] [NR-eGR] Read 32960 PG shapes
[05/28 13:07:38   1745s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1849.18 MB )
[05/28 13:07:38   1745s] [NR-eGR] #Routing Blockages  : 0
[05/28 13:07:38   1745s] [NR-eGR] #Instance Blockages : 2061
[05/28 13:07:38   1745s] [NR-eGR] #PG Blockages       : 32960
[05/28 13:07:38   1745s] [NR-eGR] #Halo Blockages     : 0
[05/28 13:07:38   1745s] [NR-eGR] #Boundary Blockages : 0
[05/28 13:07:38   1745s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/28 13:07:38   1745s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 13:07:38   1745s] (I)       readDataFromPlaceDB
[05/28 13:07:38   1745s] (I)       Read net information..
[05/28 13:07:38   1745s] [NR-eGR] Read numTotalNets=23840  numIgnoredNets=0
[05/28 13:07:38   1745s] (I)       Read testcase time = 0.020 seconds
[05/28 13:07:38   1745s] 
[05/28 13:07:38   1745s] (I)       early_global_route_priority property id does not exist.
[05/28 13:07:38   1745s] (I)       Start initializing grid graph
[05/28 13:07:38   1745s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/28 13:07:38   1745s] (I)       End initializing grid graph
[05/28 13:07:38   1745s] (I)       Model blockages into capacity
[05/28 13:07:38   1745s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/28 13:07:38   1745s] (I)       Started Modeling ( Curr Mem: 1854.46 MB )
[05/28 13:07:38   1745s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/28 13:07:38   1745s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/28 13:07:38   1745s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/28 13:07:38   1746s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/28 13:07:38   1746s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/28 13:07:38   1746s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1854.46 MB )
[05/28 13:07:38   1746s] (I)       -- layer congestion ratio --
[05/28 13:07:38   1746s] (I)       Layer 1 : 0.100000
[05/28 13:07:38   1746s] (I)       Layer 2 : 0.700000
[05/28 13:07:38   1746s] (I)       Layer 3 : 0.700000
[05/28 13:07:38   1746s] (I)       Layer 4 : 0.700000
[05/28 13:07:38   1746s] (I)       Layer 5 : 0.700000
[05/28 13:07:38   1746s] (I)       Layer 6 : 0.700000
[05/28 13:07:38   1746s] (I)       ----------------------------
[05/28 13:07:38   1746s] (I)       Number of ignored nets = 0
[05/28 13:07:38   1746s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 13:07:38   1746s] (I)       Number of clock nets = 2.  Ignored: No
[05/28 13:07:38   1746s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 13:07:38   1746s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 13:07:38   1746s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 13:07:38   1746s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 13:07:38   1746s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 13:07:38   1746s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 13:07:38   1746s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 13:07:38   1746s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 13:07:38   1746s] (I)       Before initializing Early Global Route syMemory usage = 1854.5 MB
[05/28 13:07:38   1746s] (I)       Ndr track 0 does not exist
[05/28 13:07:38   1746s] (I)       ---------------------Grid Graph Info--------------------
[05/28 13:07:38   1746s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/28 13:07:38   1746s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/28 13:07:38   1746s] (I)       Site width          :   620  (dbu)
[05/28 13:07:38   1746s] (I)       Row height          :  5040  (dbu)
[05/28 13:07:38   1746s] (I)       GCell width         :  5040  (dbu)
[05/28 13:07:38   1746s] (I)       GCell height        :  5040  (dbu)
[05/28 13:07:38   1746s] (I)       Grid                :   268   268     6
[05/28 13:07:38   1746s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/28 13:07:38   1746s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/28 13:07:38   1746s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/28 13:07:38   1746s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/28 13:07:38   1746s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/28 13:07:38   1746s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/28 13:07:38   1746s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/28 13:07:38   1746s] (I)       First track coord   :     0   310   400   310   400  2170
[05/28 13:07:38   1746s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/28 13:07:38   1746s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/28 13:07:38   1746s] (I)       Num of masks        :     1     1     1     1     1     1
[05/28 13:07:38   1746s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/28 13:07:38   1746s] (I)       --------------------------------------------------------
[05/28 13:07:38   1746s] 
[05/28 13:07:38   1746s] [NR-eGR] ============ Routing rule table ============
[05/28 13:07:38   1746s] [NR-eGR] Rule id: 0  Nets: 23810 
[05/28 13:07:38   1746s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 13:07:38   1746s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/28 13:07:38   1746s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 13:07:38   1746s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 13:07:38   1746s] [NR-eGR] ========================================
[05/28 13:07:38   1746s] [NR-eGR] 
[05/28 13:07:38   1746s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 13:07:38   1746s] (I)       blocked tracks on layer2 : = 262711 / 583436 (45.03%)
[05/28 13:07:38   1746s] (I)       blocked tracks on layer3 : = 251069 / 646148 (38.86%)
[05/28 13:07:38   1746s] (I)       blocked tracks on layer4 : = 271960 / 583436 (46.61%)
[05/28 13:07:38   1746s] (I)       blocked tracks on layer5 : = 294807 / 646148 (45.63%)
[05/28 13:07:38   1746s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/28 13:07:38   1746s] (I)       After initializing Early Global Route syMemory usage = 1857.3 MB
[05/28 13:07:38   1746s] (I)       Finished Loading and Dumping File ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Reset routing kernel
[05/28 13:07:38   1746s] (I)       Started Global Routing ( Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       ============= Initialization =============
[05/28 13:07:38   1746s] (I)       totalPins=79353  totalGlobalPin=74562 (93.96%)
[05/28 13:07:38   1746s] (I)       Started Net group 1 ( Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Started Build MST ( Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Generate topology with single threads
[05/28 13:07:38   1746s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       total 2D Cap : 1503628 = (753051 H, 750577 V)
[05/28 13:07:38   1746s] [NR-eGR] Layer group 1: route 23810 net(s) in layer range [2, 6]
[05/28 13:07:38   1746s] (I)       
[05/28 13:07:38   1746s] (I)       ============  Phase 1a Route ============
[05/28 13:07:38   1746s] (I)       Started Phase 1a ( Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Started Pattern routing ( Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 26
[05/28 13:07:38   1746s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Usage: 178061 = (86325 H, 91736 V) = (11.46% H, 12.22% V) = (4.351e+05um H, 4.623e+05um V)
[05/28 13:07:38   1746s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       
[05/28 13:07:38   1746s] (I)       ============  Phase 1b Route ============
[05/28 13:07:38   1746s] (I)       Started Phase 1b ( Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Started Monotonic routing ( Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Usage: 178043 = (86307 H, 91736 V) = (11.46% H, 12.22% V) = (4.350e+05um H, 4.623e+05um V)
[05/28 13:07:38   1746s] (I)       Overflow of layer group 1: 0.05% H + 0.06% V. EstWL: 8.973367e+05um
[05/28 13:07:38   1746s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       
[05/28 13:07:38   1746s] (I)       ============  Phase 1c Route ============
[05/28 13:07:38   1746s] (I)       Started Phase 1c ( Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Started Two level routing ( Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Level2 Grid: 54 x 54
[05/28 13:07:38   1746s] (I)       Started Two Level Routing ( Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Usage: 178043 = (86307 H, 91736 V) = (11.46% H, 12.22% V) = (4.350e+05um H, 4.623e+05um V)
[05/28 13:07:38   1746s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       
[05/28 13:07:38   1746s] (I)       ============  Phase 1d Route ============
[05/28 13:07:38   1746s] (I)       Started Phase 1d ( Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Started Detoured routing ( Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Usage: 178047 = (86311 H, 91736 V) = (11.46% H, 12.22% V) = (4.350e+05um H, 4.623e+05um V)
[05/28 13:07:38   1746s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       
[05/28 13:07:38   1746s] (I)       ============  Phase 1e Route ============
[05/28 13:07:38   1746s] (I)       Started Phase 1e ( Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Started Route legalization ( Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Finished Legalize Blockage Violations ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Finished Route legalization ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Usage: 178047 = (86311 H, 91736 V) = (11.46% H, 12.22% V) = (4.350e+05um H, 4.623e+05um V)
[05/28 13:07:38   1746s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.06% V. EstWL: 8.973569e+05um
[05/28 13:07:38   1746s] (I)       Finished Phase 1e ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Started Layer assignment ( Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Current Layer assignment [Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Running layer assignment with 1 threads
[05/28 13:07:38   1746s] (I)       Finished Layer assignment ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Finished Net group 1 ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       
[05/28 13:07:38   1746s] (I)       ============  Phase 1l Route ============
[05/28 13:07:38   1746s] (I)       Started Phase 1l ( Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       
[05/28 13:07:38   1746s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 13:07:38   1746s] [NR-eGR]                        OverCon            
[05/28 13:07:38   1746s] [NR-eGR]                         #Gcell     %Gcell
[05/28 13:07:38   1746s] [NR-eGR]       Layer                (2)    OverCon 
[05/28 13:07:38   1746s] [NR-eGR] ----------------------------------------------
[05/28 13:07:38   1746s] [NR-eGR]  metal1  (1)         0( 0.00%)   ( 0.00%) 
[05/28 13:07:38   1746s] [NR-eGR]  metal2  (2)        17( 0.04%)   ( 0.04%) 
[05/28 13:07:38   1746s] [NR-eGR]  metal3  (3)         0( 0.00%)   ( 0.00%) 
[05/28 13:07:38   1746s] [NR-eGR]  metal4  (4)         0( 0.00%)   ( 0.00%) 
[05/28 13:07:38   1746s] [NR-eGR]  metal5  (5)         0( 0.00%)   ( 0.00%) 
[05/28 13:07:38   1746s] [NR-eGR]  metal6  (6)         0( 0.00%)   ( 0.00%) 
[05/28 13:07:38   1746s] [NR-eGR] ----------------------------------------------
[05/28 13:07:38   1746s] [NR-eGR] Total               17( 0.01%)   ( 0.01%) 
[05/28 13:07:38   1746s] [NR-eGR] 
[05/28 13:07:38   1746s] (I)       Finished Global Routing ( CPU: 0.34 sec, Real: 0.35 sec, Curr Mem: 1857.34 MB )
[05/28 13:07:38   1746s] (I)       total 2D Cap : 1510060 = (754260 H, 755800 V)
[05/28 13:07:38   1746s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/28 13:07:38   1746s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 13:07:38   1746s] Early Global Route congestion estimation runtime: 0.58 seconds, mem = 1857.3M
[05/28 13:07:38   1746s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.580, REAL:0.577, MEM:1857.3M
[05/28 13:07:38   1746s] OPERPROF: Starting HotSpotCal at level 1, MEM:1857.3M
[05/28 13:07:38   1746s] [hotspot] +------------+---------------+---------------+
[05/28 13:07:38   1746s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 13:07:38   1746s] [hotspot] +------------+---------------+---------------+
[05/28 13:07:38   1746s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 13:07:38   1746s] [hotspot] +------------+---------------+---------------+
[05/28 13:07:38   1746s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 13:07:38   1746s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 13:07:38   1746s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.012, MEM:1857.3M
[05/28 13:07:38   1746s] 
[05/28 13:07:38   1746s] === incrementalPlace Internal Loop 1 ===
[05/28 13:07:38   1746s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/28 13:07:38   1746s] OPERPROF: Starting IPInitSPData at level 1, MEM:1857.3M
[05/28 13:07:38   1746s] #spOpts: minPadR=1.1 
[05/28 13:07:38   1746s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1857.3M
[05/28 13:07:38   1746s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.056, MEM:1857.3M
[05/28 13:07:38   1746s] OPERPROF:   Starting post-place ADS at level 2, MEM:1857.3M
[05/28 13:07:38   1746s] ADSU 0.975 -> 0.975. GS 40.320
[05/28 13:07:38   1746s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.060, REAL:0.057, MEM:1857.3M
[05/28 13:07:38   1746s] OPERPROF:   Starting spMPad at level 2, MEM:1857.3M
[05/28 13:07:38   1746s] OPERPROF:     Starting spContextMPad at level 3, MEM:1857.3M
[05/28 13:07:38   1746s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1857.3M
[05/28 13:07:38   1746s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.009, MEM:1857.3M
[05/28 13:07:38   1746s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1857.3M
[05/28 13:07:38   1746s] no activity file in design. spp won't run.
[05/28 13:07:38   1746s] [spp] 0
[05/28 13:07:38   1746s] [adp] 0:1:1:3
[05/28 13:07:38   1746s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.008, MEM:1857.3M
[05/28 13:07:38   1746s] SP #FI/SF FL/PI 0/0 22365/0
[05/28 13:07:38   1746s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.180, REAL:0.181, MEM:1857.3M
[05/28 13:07:38   1746s] PP off. flexM 0
[05/28 13:07:38   1746s] OPERPROF: Starting CDPad at level 1, MEM:1857.3M
[05/28 13:07:38   1746s] 3DP is on.
[05/28 13:07:38   1746s] 3DP OF M2 0.002, M4 0.000. Diff 0
[05/28 13:07:38   1746s] design sh 0.025.
[05/28 13:07:38   1746s] design sh 0.025.
[05/28 13:07:38   1746s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000
[05/28 13:07:38   1746s] design sh 0.025.
[05/28 13:07:39   1746s] CDPadU 1.042 -> 0.975. R=0.974, N=22365, GS=5.040
[05/28 13:07:39   1746s] OPERPROF: Finished CDPad at level 1, CPU:0.290, REAL:0.295, MEM:1857.3M
[05/28 13:07:39   1746s] OPERPROF: Starting InitSKP at level 1, MEM:1857.3M
[05/28 13:07:39   1746s] no activity file in design. spp won't run.
[05/28 13:07:40   1748s] no activity file in design. spp won't run.
[05/28 13:07:44   1751s] *** Finished SKP initialization (cpu=0:00:05.0, real=0:00:05.0)***
[05/28 13:07:44   1751s] OPERPROF: Finished InitSKP at level 1, CPU:5.030, REAL:5.022, MEM:1880.8M
[05/28 13:07:44   1751s] NP #FI/FS/SF FL/PI: 0/303/0 22365/0
[05/28 13:07:44   1751s] no activity file in design. spp won't run.
[05/28 13:07:44   1752s] 
[05/28 13:07:44   1752s] AB Est...
[05/28 13:07:44   1752s] OPERPROF: Starting npPlace at level 1, MEM:1880.8M
[05/28 13:07:44   1752s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.108, MEM:1917.6M
[05/28 13:07:44   1752s] Iteration  4: Skipped, with CDP Off
[05/28 13:07:44   1752s] 
[05/28 13:07:44   1752s] AB Est...
[05/28 13:07:44   1752s] OPERPROF: Starting npPlace at level 1, MEM:1917.6M
[05/28 13:07:44   1752s] OPERPROF: Finished npPlace at level 1, CPU:0.090, REAL:0.094, MEM:1917.6M
[05/28 13:07:44   1752s] Iteration  5: Skipped, with CDP Off
[05/28 13:07:44   1752s] 
[05/28 13:07:44   1752s] AB Est...
[05/28 13:07:44   1752s] OPERPROF: Starting npPlace at level 1, MEM:1917.6M
[05/28 13:07:44   1752s] OPERPROF: Finished npPlace at level 1, CPU:0.100, REAL:0.100, MEM:1917.6M
[05/28 13:07:44   1752s] Iteration  6: Skipped, with CDP Off
[05/28 13:07:44   1752s] OPERPROF: Starting npPlace at level 1, MEM:1917.6M
[05/28 13:07:44   1752s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[05/28 13:07:44   1752s] No instances found in the vector
[05/28 13:07:44   1752s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1917.6M, DRC: 0)
[05/28 13:07:44   1752s] 0 (out of 0) MH cells were successfully legalized.
[05/28 13:07:50   1758s] Iteration  7: Total net bbox = 7.084e+05 (3.46e+05 3.62e+05)
[05/28 13:07:50   1758s]               Est.  stn bbox = 7.861e+05 (3.82e+05 4.04e+05)
[05/28 13:07:50   1758s]               cpu = 0:00:05.5 real = 0:00:06.0 mem = 1937.1M
[05/28 13:07:50   1758s] OPERPROF: Finished npPlace at level 1, CPU:5.540, REAL:5.558, MEM:1937.1M
[05/28 13:07:50   1758s] no activity file in design. spp won't run.
[05/28 13:07:50   1758s] NP #FI/FS/SF FL/PI: 0/303/0 22365/0
[05/28 13:07:50   1758s] no activity file in design. spp won't run.
[05/28 13:07:50   1758s] OPERPROF: Starting npPlace at level 1, MEM:1937.1M
[05/28 13:07:50   1758s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/28 13:07:50   1758s] No instances found in the vector
[05/28 13:07:50   1758s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1937.1M, DRC: 0)
[05/28 13:07:50   1758s] 0 (out of 0) MH cells were successfully legalized.
[05/28 13:08:04   1771s] Iteration  8: Total net bbox = 7.307e+05 (3.60e+05 3.71e+05)
[05/28 13:08:04   1771s]               Est.  stn bbox = 8.105e+05 (3.97e+05 4.14e+05)
[05/28 13:08:04   1771s]               cpu = 0:00:13.4 real = 0:00:14.0 mem = 1927.1M
[05/28 13:08:04   1771s] OPERPROF: Finished npPlace at level 1, CPU:13.440, REAL:13.602, MEM:1927.1M
[05/28 13:08:04   1772s] no activity file in design. spp won't run.
[05/28 13:08:04   1772s] NP #FI/FS/SF FL/PI: 0/303/0 22365/0
[05/28 13:08:04   1772s] no activity file in design. spp won't run.
[05/28 13:08:04   1772s] OPERPROF: Starting npPlace at level 1, MEM:1927.1M
[05/28 13:08:04   1772s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/28 13:08:04   1772s] No instances found in the vector
[05/28 13:08:04   1772s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1927.1M, DRC: 0)
[05/28 13:08:04   1772s] 0 (out of 0) MH cells were successfully legalized.
[05/28 13:08:36   1804s] Iteration  9: Total net bbox = 7.528e+05 (3.70e+05 3.83e+05)
[05/28 13:08:36   1804s]               Est.  stn bbox = 8.340e+05 (4.08e+05 4.26e+05)
[05/28 13:08:36   1804s]               cpu = 0:00:32.0 real = 0:00:32.0 mem = 1929.0M
[05/28 13:08:36   1804s] OPERPROF: Finished npPlace at level 1, CPU:32.050, REAL:32.357, MEM:1929.0M
[05/28 13:08:37   1804s] no activity file in design. spp won't run.
[05/28 13:08:37   1804s] NP #FI/FS/SF FL/PI: 0/303/0 22365/0
[05/28 13:08:37   1804s] no activity file in design. spp won't run.
[05/28 13:08:37   1804s] OPERPROF: Starting npPlace at level 1, MEM:1929.0M
[05/28 13:08:37   1804s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/28 13:08:37   1804s] No instances found in the vector
[05/28 13:08:37   1804s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1929.0M, DRC: 0)
[05/28 13:08:37   1804s] 0 (out of 0) MH cells were successfully legalized.
[05/28 13:08:37   1804s] Starting Early Global Route supply map. mem = 1929.0M
[05/28 13:08:37   1804s] Finished Early Global Route supply map. mem = 1941.9M
[05/28 13:10:20   1907s] Iteration 10: Total net bbox = 8.149e+05 (4.03e+05 4.12e+05)
[05/28 13:10:20   1907s]               Est.  stn bbox = 8.961e+05 (4.41e+05 4.55e+05)
[05/28 13:10:20   1907s]               cpu = 0:01:43 real = 0:01:43 mem = 1930.9M
[05/28 13:10:20   1907s] OPERPROF: Finished npPlace at level 1, CPU:102.670, REAL:102.753, MEM:1930.9M
[05/28 13:10:20   1907s] no activity file in design. spp won't run.
[05/28 13:10:20   1907s] NP #FI/FS/SF FL/PI: 0/303/0 22365/0
[05/28 13:10:20   1907s] no activity file in design. spp won't run.
[05/28 13:10:20   1907s] OPERPROF: Starting npPlace at level 1, MEM:1930.9M
[05/28 13:10:20   1907s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/28 13:10:20   1907s] No instances found in the vector
[05/28 13:10:20   1907s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1930.9M, DRC: 0)
[05/28 13:10:20   1907s] 0 (out of 0) MH cells were successfully legalized.
[05/28 13:10:39   1926s] Iteration 11: Total net bbox = 8.212e+05 (4.07e+05 4.15e+05)
[05/28 13:10:39   1926s]               Est.  stn bbox = 9.020e+05 (4.45e+05 4.57e+05)
[05/28 13:10:39   1926s]               cpu = 0:00:18.6 real = 0:00:19.0 mem = 1933.1M
[05/28 13:10:39   1926s] OPERPROF: Finished npPlace at level 1, CPU:18.700, REAL:18.806, MEM:1933.1M
[05/28 13:10:39   1926s] Move report: Timing Driven Placement moves 22365 insts, mean move: 11.91 um, max move: 244.00 um
[05/28 13:10:39   1926s] 	Max move on inst (top_in/pricing0/mc_core0/FE_OFC7730_n6413): (1003.16, 764.52) --> (1061.16, 950.51)
[05/28 13:10:39   1926s] no activity file in design. spp won't run.
[05/28 13:10:39   1926s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1933.1M
[05/28 13:10:39   1926s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1933.1M
[05/28 13:10:39   1926s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.006, MEM:1933.1M
[05/28 13:10:39   1926s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1933.1M
[05/28 13:10:39   1926s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1933.1M
[05/28 13:10:39   1926s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.030, REAL:0.027, MEM:1933.1M
[05/28 13:10:39   1926s] 
[05/28 13:10:39   1926s] Finished Incremental Placement (cpu=0:03:00, real=0:03:01, mem=1933.1M)
[05/28 13:10:39   1926s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/28 13:10:39   1926s] Type 'man IMPSP-9025' for more detail.
[05/28 13:10:39   1926s] CongRepair sets shifter mode to gplace
[05/28 13:10:39   1926s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1933.1M
[05/28 13:10:39   1926s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1933.1M
[05/28 13:10:39   1926s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1933.1M
[05/28 13:10:39   1926s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 13:10:39   1926s] All LLGs are deleted
[05/28 13:10:39   1926s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1933.1M
[05/28 13:10:39   1926s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:1933.1M
[05/28 13:10:39   1926s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1933.1M
[05/28 13:10:39   1926s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1933.1M
[05/28 13:10:39   1926s] Core basic site is core_5040
[05/28 13:10:39   1926s] Fast DP-INIT is on for default
[05/28 13:10:39   1926s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 13:10:39   1926s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.090, REAL:0.037, MEM:1933.8M
[05/28 13:10:39   1926s] OPERPROF:         Starting CMU at level 5, MEM:1933.8M
[05/28 13:10:39   1926s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.003, MEM:1933.8M
[05/28 13:10:39   1926s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.100, REAL:0.049, MEM:1933.8M
[05/28 13:10:39   1926s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1933.8MB).
[05/28 13:10:39   1926s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.140, REAL:0.082, MEM:1933.8M
[05/28 13:10:39   1926s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.140, REAL:0.082, MEM:1933.8M
[05/28 13:10:39   1926s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6864.11
[05/28 13:10:39   1926s] OPERPROF:   Starting RefinePlace at level 2, MEM:1933.8M
[05/28 13:10:39   1926s] *** Starting refinePlace (0:32:07 mem=1933.8M) ***
[05/28 13:10:39   1926s] Total net bbox length = 8.521e+05 (4.332e+05 4.188e+05) (ext = 2.058e+04)
[05/28 13:10:39   1926s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 13:10:39   1926s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1933.8M
[05/28 13:10:39   1926s] Starting refinePlace ...
[05/28 13:10:39   1926s] ** Cut row section cpu time 0:00:00.0.
[05/28 13:10:39   1926s]    Spread Effort: high, pre-route mode, useDDP on.
[05/28 13:10:39   1927s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1933.8MB) @(0:32:07 - 0:32:07).
[05/28 13:10:39   1927s] Move report: preRPlace moves 22365 insts, mean move: 1.44 um, max move: 7.77 um
[05/28 13:10:39   1927s] 	Max move on inst (top_in/pricing0/mc_core0/inv0/FE_OFC5829_FE_OFN7113_FE_DBTN373_n168): (457.49, 374.89) --> (453.22, 371.40)
[05/28 13:10:39   1927s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[05/28 13:10:39   1927s] wireLenOptFixPriorityInst 0 inst fixed
[05/28 13:10:39   1927s] Placement tweakage begins.
[05/28 13:10:39   1927s] wire length = 9.740e+05
[05/28 13:10:41   1928s] wire length = 9.179e+05
[05/28 13:10:41   1928s] Placement tweakage ends.
[05/28 13:10:41   1928s] Move report: tweak moves 4657 insts, mean move: 4.57 um, max move: 39.68 um
[05/28 13:10:41   1928s] 	Max move on inst (top_in/U199): (443.92, 542.76) --> (404.24, 542.76)
[05/28 13:10:41   1928s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.9, real=0:00:02.0, mem=1933.8MB) @(0:32:07 - 0:32:09).
[05/28 13:10:41   1929s] 
[05/28 13:10:41   1929s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 13:10:42   1929s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 13:10:42   1929s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1933.8MB) @(0:32:09 - 0:32:10).
[05/28 13:10:42   1929s] Move report: Detail placement moves 22365 insts, mean move: 2.34 um, max move: 40.64 um
[05/28 13:10:42   1929s] 	Max move on inst (top_in/U199): (444.16, 543.48) --> (404.24, 542.76)
[05/28 13:10:42   1929s] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 1933.8MB
[05/28 13:10:42   1929s] Statistics of distance of Instance movement in refine placement:
[05/28 13:10:42   1929s]   maximum (X+Y) =        40.64 um
[05/28 13:10:42   1929s]   inst (top_in/U199) with max move: (444.161, 543.482) -> (404.24, 542.76)
[05/28 13:10:42   1929s]   mean    (X+Y) =         2.34 um
[05/28 13:10:42   1929s] Summary Report:
[05/28 13:10:42   1929s] Instances move: 22365 (out of 22365 movable)
[05/28 13:10:42   1929s] Instances flipped: 0
[05/28 13:10:42   1929s] Mean displacement: 2.34 um
[05/28 13:10:42   1929s] Max displacement: 40.64 um (Instance: top_in/U199) (444.161, 543.482) -> (404.24, 542.76)
[05/28 13:10:42   1929s] 	Length: 2 sites, height: 1 rows, site name: core_5040, cell type: INV1S
[05/28 13:10:42   1929s] Total instances moved : 22365
[05/28 13:10:42   1929s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.900, REAL:2.908, MEM:1933.8M
[05/28 13:10:42   1929s] Total net bbox length = 8.107e+05 (3.887e+05 4.220e+05) (ext = 2.056e+04)
[05/28 13:10:42   1929s] Runtime: CPU: 0:00:03.0 REAL: 0:00:03.0 MEM: 1933.8MB
[05/28 13:10:42   1929s] [CPU] RefinePlace/total (cpu=0:00:03.0, real=0:00:03.0, mem=1933.8MB) @(0:32:07 - 0:32:10).
[05/28 13:10:42   1929s] *** Finished refinePlace (0:32:10 mem=1933.8M) ***
[05/28 13:10:42   1929s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6864.11
[05/28 13:10:42   1929s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.960, REAL:2.970, MEM:1933.8M
[05/28 13:10:42   1929s] OPERPROF: Finished RefinePlace2 at level 1, CPU:3.160, REAL:3.107, MEM:1933.8M
[05/28 13:10:42   1929s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1933.8M
[05/28 13:10:42   1929s] Starting Early Global Route congestion estimation: mem = 1933.8M
[05/28 13:10:42   1929s] (I)       Started Loading and Dumping File ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Reading DB...
[05/28 13:10:42   1929s] (I)       Read data from FE... (mem=1933.8M)
[05/28 13:10:42   1929s] (I)       Read nodes and places... (mem=1933.8M)
[05/28 13:10:42   1929s] (I)       Done Read nodes and places (cpu=0.030s, mem=1933.8M)
[05/28 13:10:42   1929s] (I)       Read nets... (mem=1933.8M)
[05/28 13:10:42   1929s] (I)       Done Read nets (cpu=0.080s, mem=1933.8M)
[05/28 13:10:42   1929s] (I)       Done Read data from FE (cpu=0.110s, mem=1933.8M)
[05/28 13:10:42   1929s] (I)       before initializing RouteDB syMemory usage = 1933.8 MB
[05/28 13:10:42   1929s] (I)       == Non-default Options ==
[05/28 13:10:42   1929s] (I)       Maximum routing layer                              : 6
[05/28 13:10:42   1929s] (I)       Use non-blocking free Dbs wires                    : false
[05/28 13:10:42   1929s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/28 13:10:42   1929s] (I)       Use row-based GCell size
[05/28 13:10:42   1929s] (I)       GCell unit size  : 5040
[05/28 13:10:42   1929s] (I)       GCell multiplier : 1
[05/28 13:10:42   1929s] (I)       build grid graph
[05/28 13:10:42   1929s] (I)       build grid graph start
[05/28 13:10:42   1929s] [NR-eGR] Track table information for default rule: 
[05/28 13:10:42   1929s] [NR-eGR] metal1 has no routable track
[05/28 13:10:42   1929s] [NR-eGR] metal2 has single uniform track structure
[05/28 13:10:42   1929s] [NR-eGR] metal3 has single uniform track structure
[05/28 13:10:42   1929s] [NR-eGR] metal4 has single uniform track structure
[05/28 13:10:42   1929s] [NR-eGR] metal5 has single uniform track structure
[05/28 13:10:42   1929s] [NR-eGR] metal6 has single uniform track structure
[05/28 13:10:42   1929s] (I)       build grid graph end
[05/28 13:10:42   1929s] (I)       ===========================================================================
[05/28 13:10:42   1929s] (I)       == Report All Rule Vias ==
[05/28 13:10:42   1929s] (I)       ===========================================================================
[05/28 13:10:42   1929s] (I)        Via Rule : (Default)
[05/28 13:10:42   1929s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 13:10:42   1929s] (I)       ---------------------------------------------------------------------------
[05/28 13:10:42   1929s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/28 13:10:42   1929s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/28 13:10:42   1929s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/28 13:10:42   1929s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/28 13:10:42   1929s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/28 13:10:42   1929s] (I)       ===========================================================================
[05/28 13:10:42   1929s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Num PG vias on layer 2 : 0
[05/28 13:10:42   1929s] (I)       Num PG vias on layer 3 : 0
[05/28 13:10:42   1929s] (I)       Num PG vias on layer 4 : 0
[05/28 13:10:42   1929s] (I)       Num PG vias on layer 5 : 0
[05/28 13:10:42   1929s] (I)       Num PG vias on layer 6 : 0
[05/28 13:10:42   1929s] [NR-eGR] Read 32960 PG shapes
[05/28 13:10:42   1929s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] [NR-eGR] #Routing Blockages  : 0
[05/28 13:10:42   1929s] [NR-eGR] #Instance Blockages : 2061
[05/28 13:10:42   1929s] [NR-eGR] #PG Blockages       : 32960
[05/28 13:10:42   1929s] [NR-eGR] #Halo Blockages     : 0
[05/28 13:10:42   1929s] [NR-eGR] #Boundary Blockages : 0
[05/28 13:10:42   1929s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/28 13:10:42   1929s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 13:10:42   1929s] (I)       readDataFromPlaceDB
[05/28 13:10:42   1929s] (I)       Read net information..
[05/28 13:10:42   1929s] [NR-eGR] Read numTotalNets=23840  numIgnoredNets=0
[05/28 13:10:42   1929s] (I)       Read testcase time = 0.000 seconds
[05/28 13:10:42   1929s] 
[05/28 13:10:42   1929s] (I)       early_global_route_priority property id does not exist.
[05/28 13:10:42   1929s] (I)       Start initializing grid graph
[05/28 13:10:42   1929s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/28 13:10:42   1929s] (I)       End initializing grid graph
[05/28 13:10:42   1929s] (I)       Model blockages into capacity
[05/28 13:10:42   1929s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/28 13:10:42   1929s] (I)       Started Modeling ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/28 13:10:42   1929s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/28 13:10:42   1929s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/28 13:10:42   1929s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/28 13:10:42   1929s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/28 13:10:42   1929s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       -- layer congestion ratio --
[05/28 13:10:42   1929s] (I)       Layer 1 : 0.100000
[05/28 13:10:42   1929s] (I)       Layer 2 : 0.700000
[05/28 13:10:42   1929s] (I)       Layer 3 : 0.700000
[05/28 13:10:42   1929s] (I)       Layer 4 : 0.700000
[05/28 13:10:42   1929s] (I)       Layer 5 : 0.700000
[05/28 13:10:42   1929s] (I)       Layer 6 : 0.700000
[05/28 13:10:42   1929s] (I)       ----------------------------
[05/28 13:10:42   1929s] (I)       Number of ignored nets = 0
[05/28 13:10:42   1929s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 13:10:42   1929s] (I)       Number of clock nets = 2.  Ignored: No
[05/28 13:10:42   1929s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 13:10:42   1929s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 13:10:42   1929s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 13:10:42   1929s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 13:10:42   1929s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 13:10:42   1929s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 13:10:42   1929s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 13:10:42   1929s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 13:10:42   1929s] (I)       Before initializing Early Global Route syMemory usage = 1933.8 MB
[05/28 13:10:42   1929s] (I)       Ndr track 0 does not exist
[05/28 13:10:42   1929s] (I)       ---------------------Grid Graph Info--------------------
[05/28 13:10:42   1929s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/28 13:10:42   1929s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/28 13:10:42   1929s] (I)       Site width          :   620  (dbu)
[05/28 13:10:42   1929s] (I)       Row height          :  5040  (dbu)
[05/28 13:10:42   1929s] (I)       GCell width         :  5040  (dbu)
[05/28 13:10:42   1929s] (I)       GCell height        :  5040  (dbu)
[05/28 13:10:42   1929s] (I)       Grid                :   268   268     6
[05/28 13:10:42   1929s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/28 13:10:42   1929s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/28 13:10:42   1929s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/28 13:10:42   1929s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/28 13:10:42   1929s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/28 13:10:42   1929s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/28 13:10:42   1929s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/28 13:10:42   1929s] (I)       First track coord   :     0   310   400   310   400  2170
[05/28 13:10:42   1929s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/28 13:10:42   1929s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/28 13:10:42   1929s] (I)       Num of masks        :     1     1     1     1     1     1
[05/28 13:10:42   1929s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/28 13:10:42   1929s] (I)       --------------------------------------------------------
[05/28 13:10:42   1929s] 
[05/28 13:10:42   1929s] [NR-eGR] ============ Routing rule table ============
[05/28 13:10:42   1929s] [NR-eGR] Rule id: 0  Nets: 23810 
[05/28 13:10:42   1929s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 13:10:42   1929s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/28 13:10:42   1929s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 13:10:42   1929s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 13:10:42   1929s] [NR-eGR] ========================================
[05/28 13:10:42   1929s] [NR-eGR] 
[05/28 13:10:42   1929s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 13:10:42   1929s] (I)       blocked tracks on layer2 : = 262711 / 583436 (45.03%)
[05/28 13:10:42   1929s] (I)       blocked tracks on layer3 : = 251069 / 646148 (38.86%)
[05/28 13:10:42   1929s] (I)       blocked tracks on layer4 : = 271960 / 583436 (46.61%)
[05/28 13:10:42   1929s] (I)       blocked tracks on layer5 : = 294807 / 646148 (45.63%)
[05/28 13:10:42   1929s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/28 13:10:42   1929s] (I)       After initializing Early Global Route syMemory usage = 1933.8 MB
[05/28 13:10:42   1929s] (I)       Finished Loading and Dumping File ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Reset routing kernel
[05/28 13:10:42   1929s] (I)       Started Global Routing ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       ============= Initialization =============
[05/28 13:10:42   1929s] (I)       totalPins=79353  totalGlobalPin=74648 (94.07%)
[05/28 13:10:42   1929s] (I)       Started Net group 1 ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Started Build MST ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Generate topology with single threads
[05/28 13:10:42   1929s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       total 2D Cap : 1503628 = (753051 H, 750577 V)
[05/28 13:10:42   1929s] [NR-eGR] Layer group 1: route 23810 net(s) in layer range [2, 6]
[05/28 13:10:42   1929s] (I)       
[05/28 13:10:42   1929s] (I)       ============  Phase 1a Route ============
[05/28 13:10:42   1929s] (I)       Started Phase 1a ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Started Pattern routing ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 24
[05/28 13:10:42   1929s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Usage: 175671 = (84518 H, 91153 V) = (11.22% H, 12.14% V) = (4.260e+05um H, 4.594e+05um V)
[05/28 13:10:42   1929s] (I)       Finished Phase 1a ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       
[05/28 13:10:42   1929s] (I)       ============  Phase 1b Route ============
[05/28 13:10:42   1929s] (I)       Started Phase 1b ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Started Monotonic routing ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Finished Monotonic routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Usage: 175647 = (84494 H, 91153 V) = (11.22% H, 12.14% V) = (4.258e+05um H, 4.594e+05um V)
[05/28 13:10:42   1929s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 8.852609e+05um
[05/28 13:10:42   1929s] (I)       Finished Phase 1b ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       
[05/28 13:10:42   1929s] (I)       ============  Phase 1c Route ============
[05/28 13:10:42   1929s] (I)       Started Phase 1c ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Started Two level routing ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Level2 Grid: 54 x 54
[05/28 13:10:42   1929s] (I)       Started Two Level Routing ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Finished Two Level Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Usage: 175647 = (84494 H, 91153 V) = (11.22% H, 12.14% V) = (4.258e+05um H, 4.594e+05um V)
[05/28 13:10:42   1929s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       
[05/28 13:10:42   1929s] (I)       ============  Phase 1d Route ============
[05/28 13:10:42   1929s] (I)       Started Phase 1d ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Started Detoured routing ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Usage: 175650 = (84497 H, 91153 V) = (11.22% H, 12.14% V) = (4.259e+05um H, 4.594e+05um V)
[05/28 13:10:42   1929s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       
[05/28 13:10:42   1929s] (I)       ============  Phase 1e Route ============
[05/28 13:10:42   1929s] (I)       Started Phase 1e ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Started Route legalization ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Usage: 175650 = (84497 H, 91153 V) = (11.22% H, 12.14% V) = (4.259e+05um H, 4.594e+05um V)
[05/28 13:10:42   1929s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 8.852760e+05um
[05/28 13:10:42   1929s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1929s] (I)       Started Layer assignment ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1930s] (I)       Current Layer assignment [Initialization] ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1930s] (I)       Running layer assignment with 1 threads
[05/28 13:10:42   1930s] (I)       Finished Layer assignment ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1930s] (I)       Finished Net group 1 ( CPU: 0.32 sec, Real: 0.31 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1930s] (I)       
[05/28 13:10:42   1930s] (I)       ============  Phase 1l Route ============
[05/28 13:10:42   1930s] (I)       Started Phase 1l ( Curr Mem: 1933.82 MB )
[05/28 13:10:42   1930s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1930s] (I)       
[05/28 13:10:42   1930s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 13:10:42   1930s] [NR-eGR]                        OverCon           OverCon            
[05/28 13:10:42   1930s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/28 13:10:42   1930s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/28 13:10:42   1930s] [NR-eGR] ---------------------------------------------------------------
[05/28 13:10:42   1930s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:10:42   1930s] [NR-eGR]  metal2  (2)         3( 0.01%)         1( 0.00%)   ( 0.01%) 
[05/28 13:10:42   1930s] [NR-eGR]  metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:10:42   1930s] [NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:10:42   1930s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:10:42   1930s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:10:42   1930s] [NR-eGR] ---------------------------------------------------------------
[05/28 13:10:42   1930s] [NR-eGR] Total                3( 0.00%)         1( 0.00%)   ( 0.00%) 
[05/28 13:10:42   1930s] [NR-eGR] 
[05/28 13:10:42   1930s] (I)       Finished Global Routing ( CPU: 0.35 sec, Real: 0.34 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:42   1930s] (I)       total 2D Cap : 1510060 = (754260 H, 755800 V)
[05/28 13:10:42   1930s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/28 13:10:42   1930s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 13:10:42   1930s] Early Global Route congestion estimation runtime: 0.57 seconds, mem = 1933.8M
[05/28 13:10:42   1930s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.570, REAL:0.572, MEM:1933.8M
[05/28 13:10:42   1930s] OPERPROF: Starting HotSpotCal at level 1, MEM:1933.8M
[05/28 13:10:42   1930s] [hotspot] +------------+---------------+---------------+
[05/28 13:10:42   1930s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 13:10:42   1930s] [hotspot] +------------+---------------+---------------+
[05/28 13:10:42   1930s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 13:10:42   1930s] [hotspot] +------------+---------------+---------------+
[05/28 13:10:42   1930s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 13:10:42   1930s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 13:10:42   1930s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.012, MEM:1933.8M
[05/28 13:10:42   1930s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1933.8M
[05/28 13:10:42   1930s] Starting Early Global Route wiring: mem = 1933.8M
[05/28 13:10:43   1930s] (I)       ============= track Assignment ============
[05/28 13:10:43   1930s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1933.82 MB )
[05/28 13:10:43   1930s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:43   1930s] (I)       Started Track Assignment ( Curr Mem: 1933.82 MB )
[05/28 13:10:43   1930s] (I)       Initialize Track Assignment ( max pin layer : 7 )
[05/28 13:10:43   1930s] (I)       Running track assignment with 1 threads
[05/28 13:10:43   1930s] (I)       Current Track Assignment [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:43   1930s] (I)       Run Multi-thread track assignment
[05/28 13:10:43   1930s] (I)       Finished Track Assignment ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:43   1930s] [NR-eGR] Started Export DB wires ( Curr Mem: 1933.82 MB )
[05/28 13:10:43   1930s] [NR-eGR] Started Export all nets ( Curr Mem: 1933.82 MB )
[05/28 13:10:43   1930s] [NR-eGR] Finished Export all nets ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:43   1930s] [NR-eGR] Started Set wire vias ( Curr Mem: 1933.82 MB )
[05/28 13:10:43   1930s] [NR-eGR] Finished Set wire vias ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:43   1930s] [NR-eGR] Finished Export DB wires ( CPU: 0.18 sec, Real: 0.18 sec, Curr Mem: 1933.82 MB )
[05/28 13:10:43   1930s] [NR-eGR] --------------------------------------------------------------------------
[05/28 13:10:43   1930s] [NR-eGR] metal1  (1F) length: 0.000000e+00um, number of vias: 79353
[05/28 13:10:43   1930s] [NR-eGR] metal2  (2V) length: 3.355218e+05um, number of vias: 109354
[05/28 13:10:43   1930s] [NR-eGR] metal3  (3H) length: 3.954818e+05um, number of vias: 7344
[05/28 13:10:43   1930s] [NR-eGR] metal4  (4V) length: 1.467404e+05um, number of vias: 805
[05/28 13:10:43   1930s] [NR-eGR] metal5  (5H) length: 4.066223e+04um, number of vias: 19
[05/28 13:10:43   1930s] [NR-eGR] metal6  (6V) length: 1.475600e+03um, number of vias: 0
[05/28 13:10:43   1930s] [NR-eGR] Total length: 9.198819e+05um, number of vias: 196875
[05/28 13:10:43   1930s] [NR-eGR] --------------------------------------------------------------------------
[05/28 13:10:43   1930s] [NR-eGR] Total eGR-routed clock nets wire length: 3.882203e+04um 
[05/28 13:10:43   1930s] [NR-eGR] --------------------------------------------------------------------------
[05/28 13:10:43   1930s] Early Global Route wiring runtime: 0.71 seconds, mem = 1898.8M
[05/28 13:10:43   1930s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.710, REAL:0.713, MEM:1898.8M
[05/28 13:10:43   1930s] 0 delay mode for cte disabled.
[05/28 13:10:43   1930s] SKP cleared!
[05/28 13:10:43   1930s] 
[05/28 13:10:43   1930s] *** Finished incrementalPlace (cpu=0:03:06, real=0:03:06)***
[05/28 13:10:43   1930s] All LLGs are deleted
[05/28 13:10:43   1930s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1898.8M
[05/28 13:10:43   1930s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.007, MEM:1898.8M
[05/28 13:10:43   1930s] Start to check current routing status for nets...
[05/28 13:10:43   1931s] All nets are already routed correctly.
[05/28 13:10:43   1931s] End to check current routing status for nets (mem=1898.8M)
[05/28 13:10:43   1931s] Extraction called for design 'CHIP' of instances=22668 and nets=24158 using extraction engine 'preRoute' .
[05/28 13:10:43   1931s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/28 13:10:43   1931s] Type 'man IMPEXT-3530' for more detail.
[05/28 13:10:43   1931s] PreRoute RC Extraction called for design CHIP.
[05/28 13:10:43   1931s] RC Extraction called in multi-corner(2) mode.
[05/28 13:10:43   1931s] RCMode: PreRoute
[05/28 13:10:43   1931s]       RC Corner Indexes            0       1   
[05/28 13:10:43   1931s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 13:10:43   1931s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 13:10:43   1931s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 13:10:43   1931s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 13:10:43   1931s] Shrink Factor                : 1.00000
[05/28 13:10:43   1931s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 13:10:43   1931s] Using capacitance table file ...
[05/28 13:10:43   1931s] LayerId::1 widthSet size::4
[05/28 13:10:43   1931s] LayerId::2 widthSet size::4
[05/28 13:10:43   1931s] LayerId::3 widthSet size::4
[05/28 13:10:43   1931s] LayerId::4 widthSet size::4
[05/28 13:10:43   1931s] LayerId::5 widthSet size::4
[05/28 13:10:43   1931s] LayerId::6 widthSet size::2
[05/28 13:10:43   1931s] Updating RC grid for preRoute extraction ...
[05/28 13:10:43   1931s] Initializing multi-corner capacitance tables ... 
[05/28 13:10:43   1931s] Initializing multi-corner resistance tables ...
[05/28 13:10:44   1931s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 13:10:44   1931s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.249843 ; uaWl: 1.000000 ; uaWlH: 0.205329 ; aWlH: 0.000000 ; Pmax: 0.833800 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/28 13:10:44   1931s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1898.824M)
[05/28 13:10:44   1932s] Compute RC Scale Done ...
[05/28 13:10:44   1932s] **optDesign ... cpu = 0:05:35, real = 0:05:35, mem = 1422.6M, totSessionCpu=0:32:12 **
[05/28 13:10:44   1932s] #################################################################################
[05/28 13:10:44   1932s] # Design Stage: PreRoute
[05/28 13:10:44   1932s] # Design Name: CHIP
[05/28 13:10:44   1932s] # Design Mode: 90nm
[05/28 13:10:44   1932s] # Analysis Mode: MMMC Non-OCV 
[05/28 13:10:44   1932s] # Parasitics Mode: No SPEF/RCDB
[05/28 13:10:44   1932s] # Signoff Settings: SI Off 
[05/28 13:10:44   1932s] #################################################################################
[05/28 13:10:46   1933s] Calculate delays in BcWc mode...
[05/28 13:10:46   1933s] Topological Sorting (REAL = 0:00:00.0, MEM = 1831.3M, InitMEM = 1827.9M)
[05/28 13:10:46   1933s] Start delay calculation (fullDC) (1 T). (MEM=1831.29)
[05/28 13:10:47   1934s] End AAE Lib Interpolated Model. (MEM=1847.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:10:54   1941s] Total number of fetched objects 23912
[05/28 13:10:54   1941s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/28 13:10:54   1941s] End delay calculation. (MEM=1863.61 CPU=0:00:06.5 REAL=0:00:06.0)
[05/28 13:10:54   1941s] End delay calculation (fullDC). (MEM=1863.61 CPU=0:00:08.0 REAL=0:00:08.0)
[05/28 13:10:54   1941s] *** CDM Built up (cpu=0:00:09.7  real=0:00:10.0  mem= 1863.6M) ***
[05/28 13:10:56   1944s] Deleting Lib Analyzer.
[05/28 13:10:56   1944s] Begin: GigaOpt DRV Optimization
[05/28 13:10:56   1944s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -max_fanout -preCTS
[05/28 13:10:56   1944s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 13:10:56   1944s] Info: 30 io nets excluded
[05/28 13:10:56   1944s] Info: 2 clock nets excluded from IPO operation.
[05/28 13:10:56   1944s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:32:24.2/1:21:53.3 (0.4), mem = 1863.6M
[05/28 13:10:56   1944s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.25
[05/28 13:10:56   1944s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 13:10:56   1944s] ### Creating PhyDesignMc. totSessionCpu=0:32:24 mem=1863.6M
[05/28 13:10:56   1944s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 13:10:56   1944s] OPERPROF: Starting DPlace-Init at level 1, MEM:1863.6M
[05/28 13:10:56   1944s] #spOpts: minPadR=1.1 
[05/28 13:10:56   1944s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1863.6M
[05/28 13:10:56   1944s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1863.6M
[05/28 13:10:56   1944s] Core basic site is core_5040
[05/28 13:10:56   1944s] Fast DP-INIT is on for default
[05/28 13:10:56   1944s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 13:10:56   1944s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.038, MEM:1895.6M
[05/28 13:10:57   1944s] OPERPROF:     Starting CMU at level 3, MEM:1895.6M
[05/28 13:10:57   1944s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1895.6M
[05/28 13:10:57   1944s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.050, MEM:1895.6M
[05/28 13:10:57   1944s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1895.6MB).
[05/28 13:10:57   1944s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.084, MEM:1895.6M
[05/28 13:10:57   1944s] TotalInstCnt at PhyDesignMc Initialization: 22,365
[05/28 13:10:57   1944s] ### Creating PhyDesignMc, finished. totSessionCpu=0:32:24 mem=1895.6M
[05/28 13:10:57   1944s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 13:10:57   1944s] 
[05/28 13:10:57   1944s] Creating Lib Analyzer ...
[05/28 13:10:57   1944s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 13:10:57   1944s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 13:10:57   1944s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 13:10:57   1944s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 13:10:57   1944s] 
[05/28 13:10:57   1944s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 13:11:00   1948s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:32:28 mem=1895.6M
[05/28 13:11:00   1948s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:32:28 mem=1895.6M
[05/28 13:11:00   1948s] Creating Lib Analyzer, finished. 
[05/28 13:11:00   1948s] 
[05/28 13:11:00   1948s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[05/28 13:11:00   1948s] ### Creating LA Mngr. totSessionCpu=0:32:28 mem=1895.6M
[05/28 13:11:00   1948s] ### Creating LA Mngr, finished. totSessionCpu=0:32:28 mem=1895.6M
[05/28 13:11:05   1952s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1914.7M
[05/28 13:11:05   1952s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1914.7M
[05/28 13:11:05   1952s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 13:11:05   1952s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/28 13:11:05   1952s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 13:11:05   1952s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/28 13:11:05   1952s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 13:11:05   1953s] Info: violation cost 148.166687 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 148.166687, fanout count = 0.000000, glitch 0.000000)
[05/28 13:11:05   1953s] |     0|     0|     0.00|     0|     0|     0.00|   129|   129|     0|     0|    -0.17|    -0.70|       0|       0|       0|  68.22|          |         |
[05/28 13:11:12   1959s] Info: violation cost 1.833333 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 1.833333, fanout count = 0.000000, glitch 0.000000)
[05/28 13:11:12   1959s] |     0|     0|     0.00|     0|     0|     0.00|     3|     3|     0|     0|    -0.17|    -1.20|     218|      92|      20|  68.81| 0:00:07.0|  1914.7M|
[05/28 13:11:12   1959s] Info: violation cost 0.333333 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.333333, fanout count = 0.000000, glitch 0.000000)
[05/28 13:11:12   1959s] |     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|    -0.17|    -1.78|       3|       0|       1|  68.82| 0:00:00.0|  1914.7M|
[05/28 13:11:12   1960s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 13:11:12   1960s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.21|    -2.13|       1|       0|       0|  68.82| 0:00:00.0|  1914.7M|
[05/28 13:11:12   1960s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 13:11:12   1960s] Bottom Preferred Layer:
[05/28 13:11:12   1960s]     None
[05/28 13:11:12   1960s] Via Pillar Rule:
[05/28 13:11:12   1960s]     None
[05/28 13:11:12   1960s] 
[05/28 13:11:12   1960s] *** Finish DRV Fixing (cpu=0:00:07.4 real=0:00:07.0 mem=1914.7M) ***
[05/28 13:11:12   1960s] 
[05/28 13:11:12   1960s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1914.7M
[05/28 13:11:12   1960s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1914.7M
[05/28 13:11:12   1960s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1914.7M
[05/28 13:11:12   1960s] OPERPROF:       Starting CMU at level 4, MEM:1914.7M
[05/28 13:11:12   1960s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1914.7M
[05/28 13:11:12   1960s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:1914.7M
[05/28 13:11:12   1960s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1914.7M
[05/28 13:11:12   1960s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1914.7M
[05/28 13:11:12   1960s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.065, MEM:1914.7M
[05/28 13:11:12   1960s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.066, MEM:1914.7M
[05/28 13:11:12   1960s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6864.12
[05/28 13:11:12   1960s] OPERPROF: Starting RefinePlace at level 1, MEM:1914.7M
[05/28 13:11:12   1960s] *** Starting refinePlace (0:32:40 mem=1914.7M) ***
[05/28 13:11:12   1960s] Total net bbox length = 8.163e+05 (3.915e+05 4.248e+05) (ext = 2.056e+04)
[05/28 13:11:12   1960s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 13:11:12   1960s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1914.7M
[05/28 13:11:12   1960s] Starting refinePlace ...
[05/28 13:11:13   1960s] ** Cut row section cpu time 0:00:00.0.
[05/28 13:11:13   1960s]    Spread Effort: high, pre-route mode, useDDP on.
[05/28 13:11:13   1960s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1917.8MB) @(0:32:40 - 0:32:41).
[05/28 13:11:13   1960s] Move report: preRPlace moves 1152 insts, mean move: 1.37 um, max move: 10.62 um
[05/28 13:11:13   1960s] 	Max move on inst (top_in/pricing0/mc_core0/U3778): (590.24, 880.44) --> (595.82, 875.40)
[05/28 13:11:13   1960s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: AOI22S
[05/28 13:11:13   1960s] wireLenOptFixPriorityInst 0 inst fixed
[05/28 13:11:13   1960s] 
[05/28 13:11:13   1960s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 13:11:13   1961s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 13:11:13   1961s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1917.8MB) @(0:32:41 - 0:32:41).
[05/28 13:11:13   1961s] Move report: Detail placement moves 1152 insts, mean move: 1.37 um, max move: 10.62 um
[05/28 13:11:13   1961s] 	Max move on inst (top_in/pricing0/mc_core0/U3778): (590.24, 880.44) --> (595.82, 875.40)
[05/28 13:11:13   1961s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1917.8MB
[05/28 13:11:13   1961s] Statistics of distance of Instance movement in refine placement:
[05/28 13:11:13   1961s]   maximum (X+Y) =        10.62 um
[05/28 13:11:13   1961s]   inst (top_in/pricing0/mc_core0/U3778) with max move: (590.24, 880.44) -> (595.82, 875.4)
[05/28 13:11:13   1961s]   mean    (X+Y) =         1.37 um
[05/28 13:11:13   1961s] Summary Report:
[05/28 13:11:13   1961s] Instances move: 1152 (out of 22679 movable)
[05/28 13:11:13   1961s] Instances flipped: 0
[05/28 13:11:13   1961s] Mean displacement: 1.37 um
[05/28 13:11:13   1961s] Max displacement: 10.62 um (Instance: top_in/pricing0/mc_core0/U3778) (590.24, 880.44) -> (595.82, 875.4)
[05/28 13:11:13   1961s] 	Length: 6 sites, height: 1 rows, site name: core_5040, cell type: AOI22S
[05/28 13:11:13   1961s] Total instances moved : 1152
[05/28 13:11:13   1961s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.010, REAL:1.006, MEM:1917.8M
[05/28 13:11:13   1961s] Total net bbox length = 8.169e+05 (3.920e+05 4.250e+05) (ext = 2.056e+04)
[05/28 13:11:13   1961s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1917.8MB
[05/28 13:11:13   1961s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1917.8MB) @(0:32:40 - 0:32:41).
[05/28 13:11:13   1961s] *** Finished refinePlace (0:32:41 mem=1917.8M) ***
[05/28 13:11:13   1961s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6864.12
[05/28 13:11:13   1961s] OPERPROF: Finished RefinePlace at level 1, CPU:1.060, REAL:1.064, MEM:1917.8M
[05/28 13:11:14   1961s] *** maximum move = 10.62 um ***
[05/28 13:11:14   1961s] *** Finished re-routing un-routed nets (1917.8M) ***
[05/28 13:11:14   1961s] OPERPROF: Starting DPlace-Init at level 1, MEM:1917.8M
[05/28 13:11:14   1961s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1917.8M
[05/28 13:11:14   1961s] OPERPROF:     Starting CMU at level 3, MEM:1917.8M
[05/28 13:11:14   1961s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1917.8M
[05/28 13:11:14   1961s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1917.8M
[05/28 13:11:14   1961s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1917.8M
[05/28 13:11:14   1961s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1917.8M
[05/28 13:11:14   1961s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.063, MEM:1917.8M
[05/28 13:11:14   1961s] 
[05/28 13:11:14   1961s] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=1917.8M) ***
[05/28 13:11:14   1961s] TotalInstCnt at PhyDesignMc Destruction: 22,679
[05/28 13:11:14   1961s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.25
[05/28 13:11:14   1961s] *** DrvOpt [finish] : cpu/real = 0:00:17.6/0:00:17.5 (1.0), totSession cpu/real = 0:32:41.8/1:22:10.8 (0.4), mem = 1898.7M
[05/28 13:11:14   1961s] 
[05/28 13:11:14   1961s] =============================================================================================
[05/28 13:11:14   1961s]  Step TAT Report for DrvOpt #8
[05/28 13:11:14   1961s] =============================================================================================
[05/28 13:11:14   1961s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:11:14   1961s] ---------------------------------------------------------------------------------------------
[05/28 13:11:14   1961s] [ RefinePlace            ]      1   0:00:01.6  (   9.3 % )     0:00:01.7 /  0:00:01.7    1.0
[05/28 13:11:14   1961s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:11:14   1961s] [ LibAnalyzerInit        ]      1   0:00:03.6  (  20.5 % )     0:00:03.6 /  0:00:03.6    1.0
[05/28 13:11:14   1961s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:11:14   1961s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.3    1.2
[05/28 13:11:14   1961s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:03.7 /  0:00:03.7    1.0
[05/28 13:11:14   1961s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:11:14   1961s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:06.7 /  0:00:06.7    1.0
[05/28 13:11:14   1961s] [ OptGetWeight           ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:11:14   1961s] [ OptEval                ]      9   0:00:03.6  (  20.2 % )     0:00:03.6 /  0:00:03.5    1.0
[05/28 13:11:14   1961s] [ OptCommit              ]      9   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:11:14   1961s] [ IncrTimingUpdate       ]      9   0:00:01.0  (   5.8 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 13:11:14   1961s] [ PostCommitDelayCalc    ]     10   0:00:01.9  (  10.6 % )     0:00:01.9 /  0:00:01.9    1.0
[05/28 13:11:14   1961s] [ DrvFindVioNets         ]      4   0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 13:11:14   1961s] [ DrvComputeSummary      ]      4   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 13:11:14   1961s] [ MISC                   ]          0:00:04.7  (  26.8 % )     0:00:04.7 /  0:00:04.7    1.0
[05/28 13:11:14   1961s] ---------------------------------------------------------------------------------------------
[05/28 13:11:14   1961s]  DrvOpt #8 TOTAL                    0:00:17.6  ( 100.0 % )     0:00:17.6 /  0:00:17.6    1.0
[05/28 13:11:14   1961s] ---------------------------------------------------------------------------------------------
[05/28 13:11:14   1961s] 
[05/28 13:11:14   1961s] End: GigaOpt DRV Optimization
[05/28 13:11:14   1961s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/28 13:11:14   1961s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1852.7M
[05/28 13:11:14   1961s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.023, MEM:1852.7M
[05/28 13:11:15   1962s] 
------------------------------------------------------------
     Summary (cpu=0.29min real=0.30min mem=1852.7M)                             
------------------------------------------------------------

Setup views included:
 av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.213  | -0.213  |  0.080  |
|           TNS (ns):| -2.129  | -2.129  |  0.000  |
|    Violating Paths:|   27    |   27    |    0    |
|          All Paths:|  7260   |  3630   |  3722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.817%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:06:06, real = 0:06:06, mem = 1481.1M, totSessionCpu=0:32:43 **
[05/28 13:11:15   1962s] *** Timing NOT met, worst failing slack is -0.213
[05/28 13:11:15   1962s] *** Check timing (0:00:00.0)
[05/28 13:11:15   1962s] Deleting Lib Analyzer.
[05/28 13:11:15   1962s] Begin: GigaOpt Optimization in WNS mode
[05/28 13:11:15   1962s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[05/28 13:11:15   1962s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 13:11:15   1962s] Info: 30 io nets excluded
[05/28 13:11:15   1962s] Info: 2 clock nets excluded from IPO operation.
[05/28 13:11:15   1962s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:32:43.0/1:22:12.0 (0.4), mem = 1852.7M
[05/28 13:11:15   1962s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.26
[05/28 13:11:15   1962s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 13:11:15   1962s] ### Creating PhyDesignMc. totSessionCpu=0:32:43 mem=1852.7M
[05/28 13:11:15   1962s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 13:11:15   1962s] OPERPROF: Starting DPlace-Init at level 1, MEM:1852.7M
[05/28 13:11:15   1962s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 13:11:15   1962s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1852.7M
[05/28 13:11:15   1963s] OPERPROF:     Starting CMU at level 3, MEM:1852.7M
[05/28 13:11:15   1963s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1852.7M
[05/28 13:11:15   1963s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.025, MEM:1852.7M
[05/28 13:11:15   1963s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1852.7MB).
[05/28 13:11:15   1963s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.055, MEM:1852.7M
[05/28 13:11:15   1963s] TotalInstCnt at PhyDesignMc Initialization: 22,679
[05/28 13:11:15   1963s] ### Creating PhyDesignMc, finished. totSessionCpu=0:32:43 mem=1852.7M
[05/28 13:11:15   1963s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 13:11:15   1963s] 
[05/28 13:11:15   1963s] Creating Lib Analyzer ...
[05/28 13:11:15   1963s] **Info: Trial Route has Max Route Layer 15/6.
[05/28 13:11:16   1963s] Total number of usable buffers from Lib Analyzer: 14 ( BUF1S BUF1CK BUF1 BUF2CK BUF2 BUF3 BUF4 BUF3CK BUF4CK BUF6CK BUF6 BUF8 BUF8CK BUF12CK)
[05/28 13:11:16   1963s] Total number of usable inverters from Lib Analyzer: 14 ( INV1S INV2 INV1CK INV3 INV2CK INV4 INV3CK INV4CK INV6 INV6CK INV8 INV8CK INV12 INV12CK)
[05/28 13:11:16   1963s] Total number of usable delay cells from Lib Analyzer: 3 ( DELC DELB DELA)
[05/28 13:11:16   1963s] 
[05/28 13:11:16   1963s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 13:11:19   1966s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:32:47 mem=1852.7M
[05/28 13:11:19   1966s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:32:47 mem=1852.7M
[05/28 13:11:19   1966s] Creating Lib Analyzer, finished. 
[05/28 13:11:19   1966s] 
[05/28 13:11:19   1966s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.8500} {6, 0.060, 0.8500} 
[05/28 13:11:19   1966s] ### Creating LA Mngr. totSessionCpu=0:32:47 mem=1852.7M
[05/28 13:11:19   1966s] ### Creating LA Mngr, finished. totSessionCpu=0:32:47 mem=1852.7M
[05/28 13:11:27   1975s] *info: 30 io nets excluded
[05/28 13:11:27   1975s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 13:11:27   1975s] *info: 2 clock nets excluded
[05/28 13:11:27   1975s] *info: 2 special nets excluded.
[05/28 13:11:27   1975s] *info: 318 no-driver nets excluded.
[05/28 13:11:30   1977s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.6864.4
[05/28 13:11:32   1979s] PathGroup :  reg2reg  TargetSlack : 0.0536 
[05/28 13:11:33   1980s] ** GigaOpt Optimizer WNS Slack -0.213 TNS Slack -2.130 Density 68.82
[05/28 13:11:33   1980s] Optimizer WNS Pass 0
[05/28 13:11:33   1980s] OptDebug: Start of Optimizer WNS Pass 0: default* WNS 0.080 TNS 0.000; reg2reg* WNS -0.213 TNS -2.130; HEPG WNS -0.213 TNS -2.130; all paths WNS -0.213 TNS -2.130
[05/28 13:11:33   1980s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1871.8M
[05/28 13:11:33   1980s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1871.8M
[05/28 13:11:33   1980s] Active Path Group: reg2reg  
[05/28 13:11:33   1981s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 13:11:33   1981s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |   Worst View   |Pathgroup|                     End Point                      |
[05/28 13:11:33   1981s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 13:11:33   1981s] |  -0.213|   -0.213|  -2.130|   -2.130|    68.82%|   0:00:00.0| 1871.8M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/cf_mat_r_reg[122][1]/D    |
[05/28 13:11:33   1981s] |  -0.173|   -0.173|  -1.703|   -1.703|    68.82%|   0:00:00.0| 1910.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xty0/out2_r_reg[11]/D     |
[05/28 13:11:34   1981s] |  -0.161|   -0.161|  -1.640|   -1.640|    68.83%|   0:00:01.0| 1910.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 13:11:34   1981s] |  -0.134|   -0.134|  -1.549|   -1.549|    68.83%|   0:00:00.0| 1910.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/cf_mat_r_reg[122][2]/D    |
[05/28 13:11:34   1982s] |  -0.075|   -0.075|  -0.419|   -0.419|    68.84%|   0:00:00.0| 1910.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/sum_r_reg[19]/D           |
[05/28 13:11:35   1982s] |  -0.045|   -0.045|  -0.286|   -0.286|    68.85%|   0:00:01.0| 1918.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[18]/D    |
[05/28 13:11:36   1983s] |  -0.016|   -0.016|  -0.044|   -0.044|    68.86%|   0:00:01.0| 1918.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/xty0/out2_r_reg[11]/D     |
[05/28 13:11:37   1984s] |   0.012|    0.012|   0.000|    0.000|    68.87%|   0:00:01.0| 1918.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[17]/D    |
[05/28 13:11:38   1985s] |   0.040|    0.040|   0.000|    0.000|    68.89%|   0:00:01.0| 1918.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[23]/D    |
[05/28 13:11:39   1987s] |   0.068|    0.068|   0.000|    0.000|    68.90%|   0:00:01.0| 1918.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/28 13:11:39   1987s] |   0.068|    0.068|   0.000|    0.000|    68.90%|   0:00:00.0| 1918.0M|av_scan_mode_max|  reg2reg| top_in/pricing0/mc_core0/inv0/temp2_r_reg[24]/D    |
[05/28 13:11:39   1987s] +--------+---------+--------+---------+----------+------------+--------+----------------+---------+----------------------------------------------------+
[05/28 13:11:39   1987s] 
[05/28 13:11:39   1987s] *** Finish Core Optimize Step (cpu=0:00:06.2 real=0:00:06.0 mem=1918.0M) ***
[05/28 13:11:39   1987s] 
[05/28 13:11:39   1987s] *** Finished Optimize Step Cumulative (cpu=0:00:06.3 real=0:00:06.0 mem=1918.0M) ***
[05/28 13:11:39   1987s] OptDebug: End of Optimizer WNS Pass 0: default* WNS 0.080 TNS 0.000; reg2reg* WNS 0.068 TNS 0.000; HEPG WNS 0.068 TNS 0.000; all paths WNS 0.068 TNS 0.000
[05/28 13:11:39   1987s] ** GigaOpt Optimizer WNS Slack 0.068 TNS Slack 0.000 Density 68.90
[05/28 13:11:39   1987s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.6864.3
[05/28 13:11:39   1987s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1918.0M
[05/28 13:11:39   1987s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1918.0M
[05/28 13:11:39   1987s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1918.0M
[05/28 13:11:39   1987s] OPERPROF:       Starting CMU at level 4, MEM:1918.0M
[05/28 13:11:39   1987s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1918.0M
[05/28 13:11:39   1987s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.034, MEM:1918.0M
[05/28 13:11:39   1987s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.065, MEM:1918.0M
[05/28 13:11:39   1987s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.066, MEM:1918.0M
[05/28 13:11:39   1987s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6864.13
[05/28 13:11:39   1987s] OPERPROF: Starting RefinePlace at level 1, MEM:1918.0M
[05/28 13:11:39   1987s] *** Starting refinePlace (0:33:07 mem=1918.0M) ***
[05/28 13:11:40   1987s] Total net bbox length = 8.172e+05 (3.921e+05 4.250e+05) (ext = 2.056e+04)
[05/28 13:11:40   1987s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 13:11:40   1987s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1918.0M
[05/28 13:11:40   1987s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1918.0M
[05/28 13:11:40   1987s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.014, MEM:1918.0M
[05/28 13:11:40   1987s] default core: bins with density > 0.750 =  8.48 % ( 29 / 342 )
[05/28 13:11:40   1987s] Density distribution unevenness ratio = 3.336%
[05/28 13:11:40   1987s] RPlace IncrNP Skipped
[05/28 13:11:40   1987s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1918.0MB) @(0:33:07 - 0:33:07).
[05/28 13:11:40   1987s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.010, REAL:0.017, MEM:1918.0M
[05/28 13:11:40   1987s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1918.0M
[05/28 13:11:40   1987s] Starting refinePlace ...
[05/28 13:11:40   1987s] ** Cut row section cpu time 0:00:00.0.
[05/28 13:11:40   1987s]    Spread Effort: high, pre-route mode, useDDP on.
[05/28 13:11:40   1987s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1922.7MB) @(0:33:07 - 0:33:08).
[05/28 13:11:40   1987s] Move report: preRPlace moves 149 insts, mean move: 1.39 um, max move: 6.90 um
[05/28 13:11:40   1987s] 	Max move on inst (top_in/pricing0/mc_core0/FE_RC_265_0): (322.40, 693.96) --> (320.54, 688.92)
[05/28 13:11:40   1987s] 	Length: 10 sites, height: 1 rows, site name: core_5040, cell type: MAO222T
[05/28 13:11:40   1987s] wireLenOptFixPriorityInst 0 inst fixed
[05/28 13:11:40   1987s] 
[05/28 13:11:40   1987s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 13:11:41   1988s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 13:11:41   1988s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1922.7MB) @(0:33:08 - 0:33:08).
[05/28 13:11:41   1988s] Move report: Detail placement moves 149 insts, mean move: 1.39 um, max move: 6.90 um
[05/28 13:11:41   1988s] 	Max move on inst (top_in/pricing0/mc_core0/FE_RC_265_0): (322.40, 693.96) --> (320.54, 688.92)
[05/28 13:11:41   1988s] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1922.7MB
[05/28 13:11:41   1988s] Statistics of distance of Instance movement in refine placement:
[05/28 13:11:41   1988s]   maximum (X+Y) =         6.90 um
[05/28 13:11:41   1988s]   inst (top_in/pricing0/mc_core0/FE_RC_265_0) with max move: (322.4, 693.96) -> (320.54, 688.92)
[05/28 13:11:41   1988s]   mean    (X+Y) =         1.39 um
[05/28 13:11:41   1988s] Summary Report:
[05/28 13:11:41   1988s] Instances move: 149 (out of 22695 movable)
[05/28 13:11:41   1988s] Instances flipped: 0
[05/28 13:11:41   1988s] Mean displacement: 1.39 um
[05/28 13:11:41   1988s] Max displacement: 6.90 um (Instance: top_in/pricing0/mc_core0/FE_RC_265_0) (322.4, 693.96) -> (320.54, 688.92)
[05/28 13:11:41   1988s] 	Length: 10 sites, height: 1 rows, site name: core_5040, cell type: MAO222T
[05/28 13:11:41   1988s] Total instances moved : 149
[05/28 13:11:41   1988s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.020, REAL:1.012, MEM:1922.7M
[05/28 13:11:41   1988s] Total net bbox length = 8.173e+05 (3.922e+05 4.250e+05) (ext = 2.056e+04)
[05/28 13:11:41   1988s] Runtime: CPU: 0:00:01.1 REAL: 0:00:02.0 MEM: 1922.7MB
[05/28 13:11:41   1988s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:02.0, mem=1922.7MB) @(0:33:07 - 0:33:08).
[05/28 13:11:41   1988s] *** Finished refinePlace (0:33:08 mem=1922.7M) ***
[05/28 13:11:41   1988s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6864.13
[05/28 13:11:41   1988s] OPERPROF: Finished RefinePlace at level 1, CPU:1.090, REAL:1.087, MEM:1922.7M
[05/28 13:11:41   1988s] *** maximum move = 6.90 um ***
[05/28 13:11:41   1988s] *** Finished re-routing un-routed nets (1922.7M) ***
[05/28 13:11:41   1988s] OPERPROF: Starting DPlace-Init at level 1, MEM:1922.7M
[05/28 13:11:41   1988s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1922.7M
[05/28 13:11:41   1988s] OPERPROF:     Starting CMU at level 3, MEM:1922.7M
[05/28 13:11:41   1988s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1922.7M
[05/28 13:11:41   1988s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:1922.7M
[05/28 13:11:41   1988s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.062, MEM:1922.7M
[05/28 13:11:41   1988s] 
[05/28 13:11:41   1988s] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=1922.7M) ***
[05/28 13:11:41   1988s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.6864.3
[05/28 13:11:41   1989s] ** GigaOpt Optimizer WNS Slack 0.068 TNS Slack 0.000 Density 68.90
[05/28 13:11:41   1989s] Bottom Preferred Layer:
[05/28 13:11:41   1989s]     None
[05/28 13:11:41   1989s] Via Pillar Rule:
[05/28 13:11:41   1989s]     None
[05/28 13:11:41   1989s] 
[05/28 13:11:41   1989s] *** Finish pre-CTS Setup Fixing (cpu=0:00:11.5 real=0:00:11.0 mem=1922.7M) ***
[05/28 13:11:41   1989s] 
[05/28 13:11:41   1989s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.6864.4
[05/28 13:11:41   1989s] TotalInstCnt at PhyDesignMc Destruction: 22,695
[05/28 13:11:41   1989s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.26
[05/28 13:11:41   1989s] *** SetupOpt [finish] : cpu/real = 0:00:26.2/0:00:26.2 (1.0), totSession cpu/real = 0:33:09.2/1:22:38.2 (0.4), mem = 1903.6M
[05/28 13:11:41   1989s] 
[05/28 13:11:41   1989s] =============================================================================================
[05/28 13:11:41   1989s]  Step TAT Report for WnsOpt #3
[05/28 13:11:41   1989s] =============================================================================================
[05/28 13:11:41   1989s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:11:41   1989s] ---------------------------------------------------------------------------------------------
[05/28 13:11:41   1989s] [ RefinePlace            ]      1   0:00:01.7  (   6.3 % )     0:00:01.7 /  0:00:01.7    1.0
[05/28 13:11:41   1989s] [ SlackTraversorInit     ]      2   0:00:01.3  (   5.0 % )     0:00:01.3 /  0:00:01.3    1.0
[05/28 13:11:41   1989s] [ LibAnalyzerInit        ]      1   0:00:03.6  (  13.7 % )     0:00:03.6 /  0:00:03.6    1.0
[05/28 13:11:41   1989s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:11:41   1989s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:11:41   1989s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:03.7 /  0:00:03.7    1.0
[05/28 13:11:41   1989s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:11:41   1989s] [ TransformInit          ]      1   0:00:10.7  (  41.0 % )     0:00:10.7 /  0:00:10.7    1.0
[05/28 13:11:41   1989s] [ OptSingleIteration     ]      9   0:00:00.0  (   0.1 % )     0:00:06.0 /  0:00:06.0    1.0
[05/28 13:11:41   1989s] [ OptGetWeight           ]      9   0:00:00.5  (   1.9 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 13:11:41   1989s] [ OptEval                ]      9   0:00:02.6  (  10.0 % )     0:00:02.6 /  0:00:02.6    1.0
[05/28 13:11:41   1989s] [ OptCommit              ]      9   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[05/28 13:11:41   1989s] [ IncrTimingUpdate       ]     13   0:00:01.8  (   6.8 % )     0:00:01.8 /  0:00:01.8    1.0
[05/28 13:11:41   1989s] [ PostCommitDelayCalc    ]     10   0:00:00.6  (   2.2 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 13:11:41   1989s] [ SetupOptGetWorkingSet  ]     27   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.3    1.1
[05/28 13:11:41   1989s] [ SetupOptGetActiveNode  ]     27   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.1
[05/28 13:11:41   1989s] [ SetupOptSlackGraph     ]      9   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    0.9
[05/28 13:11:41   1989s] [ MISC                   ]          0:00:02.6  (   9.8 % )     0:00:02.6 /  0:00:02.6    1.0
[05/28 13:11:41   1989s] ---------------------------------------------------------------------------------------------
[05/28 13:11:41   1989s]  WnsOpt #3 TOTAL                    0:00:26.2  ( 100.0 % )     0:00:26.2 /  0:00:26.2    1.0
[05/28 13:11:41   1989s] ---------------------------------------------------------------------------------------------
[05/28 13:11:41   1989s] 
[05/28 13:11:41   1989s] End: GigaOpt Optimization in WNS mode
[05/28 13:11:41   1989s] *** Timing Is met
[05/28 13:11:41   1989s] *** Check timing (0:00:00.0)
[05/28 13:11:42   1989s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[05/28 13:11:42   1989s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 13:11:42   1989s] Info: 30 io nets excluded
[05/28 13:11:42   1989s] Info: 2 clock nets excluded from IPO operation.
[05/28 13:11:42   1989s] ### Creating LA Mngr. totSessionCpu=0:33:09 mem=1860.6M
[05/28 13:11:42   1989s] ### Creating LA Mngr, finished. totSessionCpu=0:33:09 mem=1860.6M
[05/28 13:11:42   1989s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 13:11:42   1989s] ### Creating PhyDesignMc. totSessionCpu=0:33:09 mem=1879.7M
[05/28 13:11:42   1989s] OPERPROF: Starting DPlace-Init at level 1, MEM:1879.7M
[05/28 13:11:42   1989s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 13:11:42   1989s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1879.7M
[05/28 13:11:42   1989s] OPERPROF:     Starting CMU at level 3, MEM:1879.7M
[05/28 13:11:42   1989s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:1879.7M
[05/28 13:11:42   1989s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.026, MEM:1879.7M
[05/28 13:11:42   1989s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1879.7MB).
[05/28 13:11:42   1989s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.057, MEM:1879.7M
[05/28 13:11:42   1989s] TotalInstCnt at PhyDesignMc Initialization: 22,695
[05/28 13:11:42   1989s] ### Creating PhyDesignMc, finished. totSessionCpu=0:33:10 mem=1879.7M
[05/28 13:11:42   1989s] Begin: Area Reclaim Optimization
[05/28 13:11:42   1989s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:33:09.7/1:22:38.7 (0.4), mem = 1879.7M
[05/28 13:11:42   1989s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.27
[05/28 13:11:42   1989s] 
[05/28 13:11:42   1989s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.4617} {6, 0.060, 0.4617} 
[05/28 13:11:42   1989s] ### Creating LA Mngr. totSessionCpu=0:33:10 mem=1879.7M
[05/28 13:11:42   1989s] ### Creating LA Mngr, finished. totSessionCpu=0:33:10 mem=1879.7M
[05/28 13:11:43   1990s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1879.7M
[05/28 13:11:43   1990s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1879.7M
[05/28 13:11:43   1991s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 68.90
[05/28 13:11:43   1991s] +----------+---------+--------+--------+------------+--------+
[05/28 13:11:43   1991s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 13:11:43   1991s] +----------+---------+--------+--------+------------+--------+
[05/28 13:11:43   1991s] |    68.90%|        -|   0.000|   0.000|   0:00:00.0| 1879.7M|
[05/28 13:11:43   1991s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/28 13:11:44   1991s] |    68.90%|        0|   0.000|   0.000|   0:00:01.0| 1879.7M|
[05/28 13:11:57   2004s] |    68.79%|       80|  -0.001|  -0.001|   0:00:13.0| 1917.8M|
[05/28 13:12:06   2013s] |    68.55%|      313|   0.000|   0.000|   0:00:09.0| 1917.8M|
[05/28 13:12:07   2014s] |    68.54%|       32|   0.000|   0.000|   0:00:01.0| 1917.8M|
[05/28 13:12:07   2014s] |    68.54%|        5|   0.000|   0.000|   0:00:00.0| 1917.8M|
[05/28 13:12:07   2014s] |    68.54%|        0|   0.000|   0.000|   0:00:00.0| 1917.8M|
[05/28 13:12:07   2014s] #optDebug: <stH: 5.0400 MiSeL: 88.6730>
[05/28 13:12:07   2014s] |    68.54%|        0|   0.000|   0.000|   0:00:00.0| 1917.8M|
[05/28 13:12:07   2015s] +----------+---------+--------+--------+------------+--------+
[05/28 13:12:07   2015s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 68.54
[05/28 13:12:07   2015s] 
[05/28 13:12:07   2015s] ** Summary: Restruct = 0 Buffer Deletion = 35 Declone = 59 Resize = 345 **
[05/28 13:12:07   2015s] --------------------------------------------------------------
[05/28 13:12:07   2015s] |                                   | Total     | Sequential |
[05/28 13:12:07   2015s] --------------------------------------------------------------
[05/28 13:12:07   2015s] | Num insts resized                 |     310  |       3    |
[05/28 13:12:07   2015s] | Num insts undone                  |       5  |       2    |
[05/28 13:12:07   2015s] | Num insts Downsized               |     310  |       3    |
[05/28 13:12:07   2015s] | Num insts Samesized               |       0  |       0    |
[05/28 13:12:07   2015s] | Num insts Upsized                 |       0  |       0    |
[05/28 13:12:07   2015s] | Num multiple commits+uncommits    |      35  |       -    |
[05/28 13:12:07   2015s] --------------------------------------------------------------
[05/28 13:12:07   2015s] Bottom Preferred Layer:
[05/28 13:12:07   2015s]     None
[05/28 13:12:07   2015s] Via Pillar Rule:
[05/28 13:12:07   2015s]     None
[05/28 13:12:07   2015s] End: Core Area Reclaim Optimization (cpu = 0:00:25.3) (real = 0:00:25.0) **
[05/28 13:12:07   2015s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1917.8M
[05/28 13:12:07   2015s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1917.8M
[05/28 13:12:07   2015s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1917.8M
[05/28 13:12:07   2015s] OPERPROF:       Starting CMU at level 4, MEM:1917.8M
[05/28 13:12:07   2015s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.003, MEM:1917.8M
[05/28 13:12:07   2015s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.039, MEM:1917.8M
[05/28 13:12:07   2015s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1917.8M
[05/28 13:12:07   2015s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1917.8M
[05/28 13:12:07   2015s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.080, REAL:0.072, MEM:1917.8M
[05/28 13:12:07   2015s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.080, REAL:0.072, MEM:1917.8M
[05/28 13:12:07   2015s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6864.14
[05/28 13:12:07   2015s] OPERPROF: Starting RefinePlace at level 1, MEM:1917.8M
[05/28 13:12:07   2015s] *** Starting refinePlace (0:33:35 mem=1917.8M) ***
[05/28 13:12:07   2015s] Total net bbox length = 8.180e+05 (3.926e+05 4.254e+05) (ext = 2.056e+04)
[05/28 13:12:07   2015s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 13:12:07   2015s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1917.8M
[05/28 13:12:07   2015s] Starting refinePlace ...
[05/28 13:12:07   2015s] 
[05/28 13:12:07   2015s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 13:12:08   2015s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 13:12:08   2015s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1917.8MB) @(0:33:35 - 0:33:36).
[05/28 13:12:08   2015s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 13:12:08   2015s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1917.8MB
[05/28 13:12:08   2015s] Statistics of distance of Instance movement in refine placement:
[05/28 13:12:08   2015s]   maximum (X+Y) =         0.00 um
[05/28 13:12:08   2015s]   mean    (X+Y) =         0.00 um
[05/28 13:12:08   2015s] Summary Report:
[05/28 13:12:08   2015s] Instances move: 0 (out of 22601 movable)
[05/28 13:12:08   2015s] Instances flipped: 0
[05/28 13:12:08   2015s] Mean displacement: 0.00 um
[05/28 13:12:08   2015s] Max displacement: 0.00 um 
[05/28 13:12:08   2015s] Total instances moved : 0
[05/28 13:12:08   2015s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.550, REAL:0.558, MEM:1917.8M
[05/28 13:12:08   2015s] Total net bbox length = 8.180e+05 (3.926e+05 4.254e+05) (ext = 2.056e+04)
[05/28 13:12:08   2015s] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1917.8MB
[05/28 13:12:08   2015s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1917.8MB) @(0:33:35 - 0:33:36).
[05/28 13:12:08   2015s] *** Finished refinePlace (0:33:36 mem=1917.8M) ***
[05/28 13:12:08   2015s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6864.14
[05/28 13:12:08   2015s] OPERPROF: Finished RefinePlace at level 1, CPU:0.610, REAL:0.619, MEM:1917.8M
[05/28 13:12:08   2015s] *** maximum move = 0.00 um ***
[05/28 13:12:08   2015s] *** Finished re-routing un-routed nets (1917.8M) ***
[05/28 13:12:08   2016s] OPERPROF: Starting DPlace-Init at level 1, MEM:1917.8M
[05/28 13:12:08   2016s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1917.8M
[05/28 13:12:08   2016s] OPERPROF:     Starting CMU at level 3, MEM:1917.8M
[05/28 13:12:08   2016s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1917.8M
[05/28 13:12:08   2016s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.033, MEM:1917.8M
[05/28 13:12:08   2016s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1917.8M
[05/28 13:12:08   2016s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1917.8M
[05/28 13:12:08   2016s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.065, MEM:1917.8M
[05/28 13:12:08   2016s] 
[05/28 13:12:08   2016s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1917.8M) ***
[05/28 13:12:08   2016s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.27
[05/28 13:12:08   2016s] *** AreaOpt [finish] : cpu/real = 0:00:26.6/0:00:26.6 (1.0), totSession cpu/real = 0:33:36.3/1:23:05.3 (0.4), mem = 1917.8M
[05/28 13:12:08   2016s] 
[05/28 13:12:08   2016s] =============================================================================================
[05/28 13:12:08   2016s]  Step TAT Report for AreaOpt #9
[05/28 13:12:08   2016s] =============================================================================================
[05/28 13:12:08   2016s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:12:08   2016s] ---------------------------------------------------------------------------------------------
[05/28 13:12:08   2016s] [ RefinePlace            ]      1   0:00:01.2  (   4.6 % )     0:00:01.2 /  0:00:01.2    1.0
[05/28 13:12:08   2016s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:12:08   2016s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:12:08   2016s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 13:12:08   2016s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:12:08   2016s] [ OptSingleIteration     ]      7   0:00:00.4  (   1.4 % )     0:00:23.2 /  0:00:23.1    1.0
[05/28 13:12:08   2016s] [ OptGetWeight           ]    279   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 13:12:08   2016s] [ OptEval                ]    279   0:00:15.1  (  56.6 % )     0:00:15.1 /  0:00:15.0    1.0
[05/28 13:12:08   2016s] [ OptCommit              ]    279   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 13:12:08   2016s] [ IncrTimingUpdate       ]     96   0:00:04.5  (  17.0 % )     0:00:04.5 /  0:00:04.5    1.0
[05/28 13:12:08   2016s] [ PostCommitDelayCalc    ]    284   0:00:02.9  (  11.0 % )     0:00:02.9 /  0:00:02.9    1.0
[05/28 13:12:08   2016s] [ MISC                   ]          0:00:01.9  (   7.2 % )     0:00:01.9 /  0:00:01.9    1.0
[05/28 13:12:08   2016s] ---------------------------------------------------------------------------------------------
[05/28 13:12:08   2016s]  AreaOpt #9 TOTAL                   0:00:26.6  ( 100.0 % )     0:00:26.6 /  0:00:26.6    1.0
[05/28 13:12:08   2016s] ---------------------------------------------------------------------------------------------
[05/28 13:12:08   2016s] 
[05/28 13:12:08   2016s] TotalInstCnt at PhyDesignMc Destruction: 22,601
[05/28 13:12:08   2016s] End: Area Reclaim Optimization (cpu=0:00:27, real=0:00:26, mem=1860.73M, totSessionCpu=0:33:36).
[05/28 13:12:09   2016s] **INFO: Flow update: Design timing is met.
[05/28 13:12:09   2016s] Begin: GigaOpt postEco DRV Optimization
[05/28 13:12:09   2016s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preCTS -max_fanout
[05/28 13:12:09   2016s] Info: 14 top-level, potential tri-state nets excluded from IPO operation.
[05/28 13:12:09   2016s] Info: 30 io nets excluded
[05/28 13:12:09   2016s] Info: 2 clock nets excluded from IPO operation.
[05/28 13:12:09   2016s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:33:36.7/1:23:05.7 (0.4), mem = 1860.7M
[05/28 13:12:09   2016s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.6864.28
[05/28 13:12:09   2016s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 13:12:09   2016s] ### Creating PhyDesignMc. totSessionCpu=0:33:37 mem=1860.7M
[05/28 13:12:09   2016s] OPERPROF: Starting DPlace-Init at level 1, MEM:1860.7M
[05/28 13:12:09   2016s] #spOpts: minPadR=1.1 mergeVia=F 
[05/28 13:12:09   2016s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1860.7M
[05/28 13:12:09   2016s] OPERPROF:     Starting CMU at level 3, MEM:1860.7M
[05/28 13:12:09   2016s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1860.7M
[05/28 13:12:09   2016s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.027, MEM:1860.7M
[05/28 13:12:09   2016s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1860.7MB).
[05/28 13:12:09   2016s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.058, MEM:1860.7M
[05/28 13:12:09   2016s] TotalInstCnt at PhyDesignMc Initialization: 22,601
[05/28 13:12:09   2016s] ### Creating PhyDesignMc, finished. totSessionCpu=0:33:37 mem=1860.7M
[05/28 13:12:09   2016s] 
[05/28 13:12:09   2016s] #optDebug: {2, 1.000, 0.8500} {3, 0.765, 0.8500} {4, 0.530, 0.8500} {5, 0.060, 0.3693} {6, 0.060, 0.3693} 
[05/28 13:12:09   2016s] ### Creating LA Mngr. totSessionCpu=0:33:37 mem=1860.7M
[05/28 13:12:09   2016s] ### Creating LA Mngr, finished. totSessionCpu=0:33:37 mem=1860.7M
[05/28 13:12:13   2020s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1879.8M
[05/28 13:12:13   2020s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1879.8M
[05/28 13:12:13   2020s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 13:12:13   2020s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/28 13:12:13   2020s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 13:12:13   2020s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/28 13:12:13   2020s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 13:12:13   2021s] Info: violation cost 1.166667 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 1.166667, fanout count = 0.000000, glitch 0.000000)
[05/28 13:12:13   2021s] |     0|     0|     0.00|     0|     0|     0.00|     1|     1|     0|     0|     0.00|     0.00|       0|       0|       0|  68.54|          |         |
[05/28 13:12:14   2021s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 13:12:14   2021s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       2|       0|       0|  68.54| 0:00:01.0|  1919.5M|
[05/28 13:12:14   2021s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 13:12:14   2021s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  68.54| 0:00:00.0|  1919.5M|
[05/28 13:12:14   2021s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 13:12:14   2021s] Bottom Preferred Layer:
[05/28 13:12:14   2021s]     None
[05/28 13:12:14   2021s] Via Pillar Rule:
[05/28 13:12:14   2021s]     None
[05/28 13:12:14   2021s] 
[05/28 13:12:14   2021s] *** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1919.5M) ***
[05/28 13:12:14   2021s] 
[05/28 13:12:14   2021s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1919.5M
[05/28 13:12:14   2021s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1919.5M
[05/28 13:12:14   2021s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1919.5M
[05/28 13:12:14   2021s] OPERPROF:       Starting CMU at level 4, MEM:1919.5M
[05/28 13:12:14   2021s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:1919.5M
[05/28 13:12:14   2021s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.034, MEM:1919.5M
[05/28 13:12:14   2021s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1919.5M
[05/28 13:12:14   2021s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1919.5M
[05/28 13:12:14   2021s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.066, MEM:1919.5M
[05/28 13:12:14   2021s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.066, MEM:1919.5M
[05/28 13:12:14   2021s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.6864.15
[05/28 13:12:14   2021s] OPERPROF: Starting RefinePlace at level 1, MEM:1919.5M
[05/28 13:12:14   2021s] *** Starting refinePlace (0:33:42 mem=1919.5M) ***
[05/28 13:12:14   2021s] Total net bbox length = 8.180e+05 (3.926e+05 4.254e+05) (ext = 2.056e+04)
[05/28 13:12:14   2021s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 13:12:14   2021s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1919.5M
[05/28 13:12:14   2021s] Starting refinePlace ...
[05/28 13:12:14   2021s] 
[05/28 13:12:14   2021s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[05/28 13:12:14   2022s] Move report: legalization moves 6 insts, mean move: 2.61 um, max move: 6.28 um
[05/28 13:12:14   2022s] 	Max move on inst (top_in/pricing0/mc_core0/xtx0/U208): (274.04, 668.76) --> (275.28, 663.72)
[05/28 13:12:14   2022s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1922.6MB) @(0:33:42 - 0:33:42).
[05/28 13:12:14   2022s] Move report: Detail placement moves 6 insts, mean move: 2.61 um, max move: 6.28 um
[05/28 13:12:14   2022s] 	Max move on inst (top_in/pricing0/mc_core0/xtx0/U208): (274.04, 668.76) --> (275.28, 663.72)
[05/28 13:12:14   2022s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1922.6MB
[05/28 13:12:14   2022s] Statistics of distance of Instance movement in refine placement:
[05/28 13:12:14   2022s]   maximum (X+Y) =         6.28 um
[05/28 13:12:14   2022s]   inst (top_in/pricing0/mc_core0/xtx0/U208) with max move: (274.04, 668.76) -> (275.28, 663.72)
[05/28 13:12:14   2022s]   mean    (X+Y) =         2.61 um
[05/28 13:12:14   2022s] Summary Report:
[05/28 13:12:14   2022s] Instances move: 6 (out of 22603 movable)
[05/28 13:12:14   2022s] Instances flipped: 0
[05/28 13:12:14   2022s] Mean displacement: 2.61 um
[05/28 13:12:14   2022s] Max displacement: 6.28 um (Instance: top_in/pricing0/mc_core0/xtx0/U208) (274.04, 668.76) -> (275.28, 663.72)
[05/28 13:12:14   2022s] 	Length: 3 sites, height: 1 rows, site name: core_5040, cell type: NR2
[05/28 13:12:14   2022s] Total instances moved : 6
[05/28 13:12:14   2022s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.560, REAL:0.561, MEM:1922.6M
[05/28 13:12:14   2022s] Total net bbox length = 8.180e+05 (3.926e+05 4.254e+05) (ext = 2.056e+04)
[05/28 13:12:14   2022s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1922.6MB
[05/28 13:12:14   2022s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1922.6MB) @(0:33:42 - 0:33:42).
[05/28 13:12:14   2022s] *** Finished refinePlace (0:33:42 mem=1922.6M) ***
[05/28 13:12:14   2022s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.6864.15
[05/28 13:12:14   2022s] OPERPROF: Finished RefinePlace at level 1, CPU:0.630, REAL:0.621, MEM:1922.6M
[05/28 13:12:15   2022s] *** maximum move = 6.28 um ***
[05/28 13:12:15   2022s] *** Finished re-routing un-routed nets (1922.6M) ***
[05/28 13:12:15   2022s] OPERPROF: Starting DPlace-Init at level 1, MEM:1922.6M
[05/28 13:12:15   2022s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1922.6M
[05/28 13:12:15   2022s] OPERPROF:     Starting CMU at level 3, MEM:1922.6M
[05/28 13:12:15   2022s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1922.6M
[05/28 13:12:15   2022s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:1922.6M
[05/28 13:12:15   2022s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1922.6M
[05/28 13:12:15   2022s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1922.6M
[05/28 13:12:15   2022s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.064, MEM:1922.6M
[05/28 13:12:15   2022s] 
[05/28 13:12:15   2022s] *** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=1922.6M) ***
[05/28 13:12:15   2022s] TotalInstCnt at PhyDesignMc Destruction: 22,603
[05/28 13:12:15   2022s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.6864.28
[05/28 13:12:15   2022s] *** DrvOpt [finish] : cpu/real = 0:00:06.0/0:00:06.0 (1.0), totSession cpu/real = 0:33:42.7/1:23:11.7 (0.4), mem = 1903.5M
[05/28 13:12:15   2022s] 
[05/28 13:12:15   2022s] =============================================================================================
[05/28 13:12:15   2022s]  Step TAT Report for DrvOpt #9
[05/28 13:12:15   2022s] =============================================================================================
[05/28 13:12:15   2022s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:12:15   2022s] ---------------------------------------------------------------------------------------------
[05/28 13:12:15   2022s] [ RefinePlace            ]      1   0:00:01.2  (  19.8 % )     0:00:01.2 /  0:00:01.2    1.0
[05/28 13:12:15   2022s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:12:15   2022s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:12:15   2022s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 13:12:15   2022s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 13:12:15   2022s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:12:15   2022s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[05/28 13:12:15   2022s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 13:12:15   2022s] [ OptEval                ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 13:12:15   2022s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.6
[05/28 13:12:15   2022s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[05/28 13:12:15   2022s] [ PostCommitDelayCalc    ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 13:12:15   2022s] [ DrvFindVioNets         ]      3   0:00:00.3  (   5.4 % )     0:00:00.3 /  0:00:00.3    0.9
[05/28 13:12:15   2022s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.1    1.4
[05/28 13:12:15   2022s] [ MISC                   ]          0:00:03.9  (  63.9 % )     0:00:03.9 /  0:00:03.9    1.0
[05/28 13:12:15   2022s] ---------------------------------------------------------------------------------------------
[05/28 13:12:15   2022s]  DrvOpt #9 TOTAL                    0:00:06.1  ( 100.0 % )     0:00:06.1 /  0:00:06.1    1.0
[05/28 13:12:15   2022s] ---------------------------------------------------------------------------------------------
[05/28 13:12:15   2022s] 
[05/28 13:12:15   2022s] End: GigaOpt postEco DRV Optimization
[05/28 13:12:15   2022s] 
[05/28 13:12:15   2022s] Active setup views:
[05/28 13:12:15   2022s]  av_scan_mode_max
[05/28 13:12:15   2022s]   Dominating endpoints: 0
[05/28 13:12:15   2022s]   Dominating TNS: -0.000
[05/28 13:12:15   2022s] 
[05/28 13:12:15   2023s] *** Enable all active views. ***
[05/28 13:12:15   2023s] Extraction called for design 'CHIP' of instances=22906 and nets=24389 using extraction engine 'preRoute' .
[05/28 13:12:15   2023s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/28 13:12:15   2023s] Type 'man IMPEXT-3530' for more detail.
[05/28 13:12:15   2023s] PreRoute RC Extraction called for design CHIP.
[05/28 13:12:15   2023s] RC Extraction called in multi-corner(2) mode.
[05/28 13:12:15   2023s] RCMode: PreRoute
[05/28 13:12:15   2023s]       RC Corner Indexes            0       1   
[05/28 13:12:15   2023s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 13:12:15   2023s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 13:12:15   2023s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 13:12:15   2023s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 13:12:15   2023s] Shrink Factor                : 1.00000
[05/28 13:12:15   2023s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 13:12:15   2023s] Using capacitance table file ...
[05/28 13:12:15   2023s] RC Grid backup saved.
[05/28 13:12:15   2023s] LayerId::1 widthSet size::4
[05/28 13:12:15   2023s] LayerId::2 widthSet size::4
[05/28 13:12:15   2023s] LayerId::3 widthSet size::4
[05/28 13:12:15   2023s] LayerId::4 widthSet size::4
[05/28 13:12:15   2023s] LayerId::5 widthSet size::4
[05/28 13:12:15   2023s] LayerId::6 widthSet size::2
[05/28 13:12:15   2023s] Skipped RC grid update for preRoute extraction.
[05/28 13:12:15   2023s] Initializing multi-corner capacitance tables ... 
[05/28 13:12:15   2023s] Initializing multi-corner resistance tables ...
[05/28 13:12:16   2023s] {RT RC_worst 0 6 6 {5 0} 1}
[05/28 13:12:16   2023s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.249843 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.833800 ; wcR: 0.528000 ; newSi: 0.095200 ; pMod: 80 ; 
[05/28 13:12:16   2023s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 1828.848M)
[05/28 13:12:16   2023s] Skewing Data Summary (End_of_FINAL)
[05/28 13:12:18   2025s] --------------------------------------------------
[05/28 13:12:18   2025s]  Total skewed count:0
[05/28 13:12:18   2025s] --------------------------------------------------
[05/28 13:12:18   2025s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1838.89 MB )
[05/28 13:12:18   2025s] (I)       Started Loading and Dumping File ( Curr Mem: 1838.89 MB )
[05/28 13:12:18   2025s] (I)       Reading DB...
[05/28 13:12:18   2025s] (I)       Read data from FE... (mem=1838.9M)
[05/28 13:12:18   2025s] (I)       Read nodes and places... (mem=1838.9M)
[05/28 13:12:18   2025s] (I)       Done Read nodes and places (cpu=0.030s, mem=1845.3M)
[05/28 13:12:18   2025s] (I)       Read nets... (mem=1845.3M)
[05/28 13:12:18   2025s] (I)       Done Read nets (cpu=0.090s, mem=1851.8M)
[05/28 13:12:18   2025s] (I)       Done Read data from FE (cpu=0.120s, mem=1851.8M)
[05/28 13:12:18   2025s] (I)       before initializing RouteDB syMemory usage = 1851.8 MB
[05/28 13:12:18   2025s] (I)       == Non-default Options ==
[05/28 13:12:18   2025s] (I)       Build term to term wires                           : false
[05/28 13:12:18   2025s] (I)       Maximum routing layer                              : 6
[05/28 13:12:18   2025s] (I)       Counted 19987 PG shapes. We will not process PG shapes layer by layer.
[05/28 13:12:18   2025s] (I)       Use row-based GCell size
[05/28 13:12:18   2025s] (I)       GCell unit size  : 5040
[05/28 13:12:18   2025s] (I)       GCell multiplier : 1
[05/28 13:12:18   2025s] (I)       build grid graph
[05/28 13:12:18   2025s] (I)       build grid graph start
[05/28 13:12:18   2025s] [NR-eGR] Track table information for default rule: 
[05/28 13:12:18   2025s] [NR-eGR] metal1 has no routable track
[05/28 13:12:18   2025s] [NR-eGR] metal2 has single uniform track structure
[05/28 13:12:18   2025s] [NR-eGR] metal3 has single uniform track structure
[05/28 13:12:18   2025s] [NR-eGR] metal4 has single uniform track structure
[05/28 13:12:18   2025s] [NR-eGR] metal5 has single uniform track structure
[05/28 13:12:18   2025s] [NR-eGR] metal6 has single uniform track structure
[05/28 13:12:18   2025s] (I)       build grid graph end
[05/28 13:12:18   2025s] (I)       ===========================================================================
[05/28 13:12:18   2025s] (I)       == Report All Rule Vias ==
[05/28 13:12:18   2025s] (I)       ===========================================================================
[05/28 13:12:18   2025s] (I)        Via Rule : (Default)
[05/28 13:12:18   2025s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 13:12:18   2025s] (I)       ---------------------------------------------------------------------------
[05/28 13:12:18   2025s] (I)        1    4 : VIA12_VV                   38 : VIA12_HH_2cut_alt_W      
[05/28 13:12:18   2025s] (I)        2    7 : VIA23_VH                   48 : VIA23_HH_2cut_alt_W      
[05/28 13:12:18   2025s] (I)        3   11 : VIA34_VH                   57 : VIA34_HH_2cut_alt_E      
[05/28 13:12:18   2025s] (I)        4   15 : VIA45_VH                   67 : VIA45_HH_2cut_alt_E      
[05/28 13:12:18   2025s] (I)        5   17 : VIA56_HH                   75 : VIA56_HH_2cut_N          
[05/28 13:12:18   2025s] (I)       ===========================================================================
[05/28 13:12:18   2025s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1851.76 MB )
[05/28 13:12:18   2025s] (I)       Num PG vias on layer 2 : 0
[05/28 13:12:18   2025s] (I)       Num PG vias on layer 3 : 0
[05/28 13:12:18   2025s] (I)       Num PG vias on layer 4 : 0
[05/28 13:12:18   2025s] (I)       Num PG vias on layer 5 : 0
[05/28 13:12:18   2025s] (I)       Num PG vias on layer 6 : 0
[05/28 13:12:18   2025s] [NR-eGR] Read 32960 PG shapes
[05/28 13:12:18   2025s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1851.76 MB )
[05/28 13:12:18   2025s] [NR-eGR] #Routing Blockages  : 0
[05/28 13:12:18   2025s] [NR-eGR] #Instance Blockages : 2061
[05/28 13:12:18   2025s] [NR-eGR] #PG Blockages       : 32960
[05/28 13:12:18   2025s] [NR-eGR] #Halo Blockages     : 0
[05/28 13:12:18   2025s] [NR-eGR] #Boundary Blockages : 0
[05/28 13:12:18   2025s] (I)       Design has 0 blackboxes considered as all layer blockages.
[05/28 13:12:18   2025s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 13:12:18   2025s] (I)       readDataFromPlaceDB
[05/28 13:12:18   2025s] (I)       Read net information..
[05/28 13:12:18   2025s] [NR-eGR] Read numTotalNets=24071  numIgnoredNets=0
[05/28 13:12:18   2025s] (I)       Read testcase time = 0.010 seconds
[05/28 13:12:18   2025s] 
[05/28 13:12:18   2025s] (I)       early_global_route_priority property id does not exist.
[05/28 13:12:18   2025s] (I)       Start initializing grid graph
[05/28 13:12:18   2025s] (I)       Early Global GCell Via Threshold calculated based on cut spacing = 
[05/28 13:12:18   2025s] (I)       End initializing grid graph
[05/28 13:12:18   2025s] (I)       Model blockages into capacity
[05/28 13:12:18   2025s] (I)       Read Num Blocks=36093  Num Prerouted Wires=0  Num CS=0
[05/28 13:12:18   2025s] (I)       Started Modeling ( Curr Mem: 1857.09 MB )
[05/28 13:12:18   2025s] (I)       Layer 1 (V) : #blockages 12477 : #preroutes 0
[05/28 13:12:18   2025s] (I)       Layer 2 (H) : #blockages 12477 : #preroutes 0
[05/28 13:12:18   2025s] (I)       Layer 3 (V) : #blockages 8249 : #preroutes 0
[05/28 13:12:18   2025s] (I)       Layer 4 (H) : #blockages 2441 : #preroutes 0
[05/28 13:12:18   2025s] (I)       Layer 5 (V) : #blockages 449 : #preroutes 0
[05/28 13:12:18   2025s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1857.09 MB )
[05/28 13:12:18   2025s] (I)       -- layer congestion ratio --
[05/28 13:12:18   2025s] (I)       Layer 1 : 0.100000
[05/28 13:12:18   2025s] (I)       Layer 2 : 0.700000
[05/28 13:12:18   2025s] (I)       Layer 3 : 0.700000
[05/28 13:12:18   2025s] (I)       Layer 4 : 0.700000
[05/28 13:12:18   2025s] (I)       Layer 5 : 0.700000
[05/28 13:12:18   2025s] (I)       Layer 6 : 0.700000
[05/28 13:12:18   2025s] (I)       ----------------------------
[05/28 13:12:18   2025s] (I)       Number of ignored nets = 0
[05/28 13:12:18   2025s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 13:12:18   2025s] (I)       Number of clock nets = 2.  Ignored: No
[05/28 13:12:18   2025s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 13:12:18   2025s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 13:12:18   2025s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 13:12:18   2025s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 13:12:18   2025s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 13:12:18   2025s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 13:12:18   2025s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 13:12:18   2025s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[05/28 13:12:18   2025s] (I)       Before initializing Early Global Route syMemory usage = 1857.1 MB
[05/28 13:12:18   2025s] (I)       Ndr track 0 does not exist
[05/28 13:12:18   2025s] (I)       ---------------------Grid Graph Info--------------------
[05/28 13:12:18   2025s] (I)       Routing area        : (0, 0) - (1349740, 1350160)
[05/28 13:12:18   2025s] (I)       Core area           : (220100, 220200) - (1129640, 1129960)
[05/28 13:12:18   2025s] (I)       Site width          :   620  (dbu)
[05/28 13:12:18   2025s] (I)       Row height          :  5040  (dbu)
[05/28 13:12:18   2025s] (I)       GCell width         :  5040  (dbu)
[05/28 13:12:18   2025s] (I)       GCell height        :  5040  (dbu)
[05/28 13:12:18   2025s] (I)       Grid                :   268   268     6
[05/28 13:12:18   2025s] (I)       Layer numbers       :     1     2     3     4     5     6
[05/28 13:12:18   2025s] (I)       Vertical capacity   :     0  5040     0  5040     0  5040
[05/28 13:12:18   2025s] (I)       Horizontal capacity :     0     0  5040     0  5040     0
[05/28 13:12:18   2025s] (I)       Default wire width  :   240   280   280   280   280  1200
[05/28 13:12:18   2025s] (I)       Default wire space  :   240   280   280   280   280  1000
[05/28 13:12:18   2025s] (I)       Default wire pitch  :   480   560   560   560   560  2200
[05/28 13:12:18   2025s] (I)       Default pitch size  :   480   620   560   620   560  2480
[05/28 13:12:18   2025s] (I)       First track coord   :     0   310   400   310   400  2170
[05/28 13:12:18   2025s] (I)       Num tracks per GCell: 10.50  8.13  9.00  8.13  9.00  2.03
[05/28 13:12:18   2025s] (I)       Total num of tracks :     0  2177  2411  2177  2411   544
[05/28 13:12:18   2025s] (I)       Num of masks        :     1     1     1     1     1     1
[05/28 13:12:18   2025s] (I)       Num of trim masks   :     0     0     0     0     0     0
[05/28 13:12:18   2025s] (I)       --------------------------------------------------------
[05/28 13:12:18   2025s] 
[05/28 13:12:18   2025s] [NR-eGR] ============ Routing rule table ============
[05/28 13:12:18   2025s] [NR-eGR] Rule id: 0  Nets: 24041 
[05/28 13:12:18   2025s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 13:12:18   2025s] (I)       Pitch:  L1=480  L2=620  L3=560  L4=620  L5=560  L6=2480
[05/28 13:12:18   2025s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 13:12:18   2025s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[05/28 13:12:18   2025s] [NR-eGR] ========================================
[05/28 13:12:18   2025s] [NR-eGR] 
[05/28 13:12:18   2025s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 13:12:18   2025s] (I)       blocked tracks on layer2 : = 262711 / 583436 (45.03%)
[05/28 13:12:18   2025s] (I)       blocked tracks on layer3 : = 251069 / 646148 (38.86%)
[05/28 13:12:18   2025s] (I)       blocked tracks on layer4 : = 271960 / 583436 (46.61%)
[05/28 13:12:18   2025s] (I)       blocked tracks on layer5 : = 294807 / 646148 (45.63%)
[05/28 13:12:18   2025s] (I)       blocked tracks on layer6 : = 55431 / 145792 (38.02%)
[05/28 13:12:18   2025s] (I)       After initializing Early Global Route syMemory usage = 1860.0 MB
[05/28 13:12:18   2025s] (I)       Finished Loading and Dumping File ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Reset routing kernel
[05/28 13:12:18   2025s] (I)       Started Global Routing ( Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       ============= Initialization =============
[05/28 13:12:18   2025s] (I)       totalPins=79837  totalGlobalPin=75107 (94.08%)
[05/28 13:12:18   2025s] (I)       Started Net group 1 ( Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Started Build MST ( Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Generate topology with single threads
[05/28 13:12:18   2025s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       total 2D Cap : 1503628 = (753051 H, 750577 V)
[05/28 13:12:18   2025s] [NR-eGR] Layer group 1: route 24041 net(s) in layer range [2, 6]
[05/28 13:12:18   2025s] (I)       
[05/28 13:12:18   2025s] (I)       ============  Phase 1a Route ============
[05/28 13:12:18   2025s] (I)       Started Phase 1a ( Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Started Pattern routing ( Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Finished Pattern routing ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 24
[05/28 13:12:18   2025s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Usage: 176248 = (84872 H, 91376 V) = (11.27% H, 12.17% V) = (4.278e+05um H, 4.605e+05um V)
[05/28 13:12:18   2025s] (I)       Finished Phase 1a ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       
[05/28 13:12:18   2025s] (I)       ============  Phase 1b Route ============
[05/28 13:12:18   2025s] (I)       Started Phase 1b ( Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Started Monotonic routing ( Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Finished Monotonic routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Usage: 176224 = (84848 H, 91376 V) = (11.27% H, 12.17% V) = (4.276e+05um H, 4.605e+05um V)
[05/28 13:12:18   2025s] (I)       Overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 8.881690e+05um
[05/28 13:12:18   2025s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       
[05/28 13:12:18   2025s] (I)       ============  Phase 1c Route ============
[05/28 13:12:18   2025s] (I)       Started Phase 1c ( Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Started Two level routing ( Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Level2 Grid: 54 x 54
[05/28 13:12:18   2025s] (I)       Started Two Level Routing ( Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Finished Two Level Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Current Two Level Routing (Strong) [Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Finished Two level routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Usage: 176224 = (84848 H, 91376 V) = (11.27% H, 12.17% V) = (4.276e+05um H, 4.605e+05um V)
[05/28 13:12:18   2025s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       
[05/28 13:12:18   2025s] (I)       ============  Phase 1d Route ============
[05/28 13:12:18   2025s] (I)       Started Phase 1d ( Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Started Detoured routing ( Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Finished Detoured routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Usage: 176227 = (84851 H, 91376 V) = (11.27% H, 12.17% V) = (4.276e+05um H, 4.605e+05um V)
[05/28 13:12:18   2025s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       
[05/28 13:12:18   2025s] (I)       ============  Phase 1e Route ============
[05/28 13:12:18   2025s] (I)       Started Phase 1e ( Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Started Route legalization ( Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Usage: 176227 = (84851 H, 91376 V) = (11.27% H, 12.17% V) = (4.276e+05um H, 4.605e+05um V)
[05/28 13:12:18   2025s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.05% V. EstWL: 8.881841e+05um
[05/28 13:12:18   2025s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Started Layer assignment ( Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Current Layer assignment [Initialization] ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1859.97 MB )
[05/28 13:12:18   2025s] (I)       Running layer assignment with 1 threads
[05/28 13:12:18   2026s] (I)       Finished Layer assignment ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 1859.98 MB )
[05/28 13:12:18   2026s] (I)       Finished Net group 1 ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 1859.98 MB )
[05/28 13:12:18   2026s] (I)       
[05/28 13:12:18   2026s] (I)       ============  Phase 1l Route ============
[05/28 13:12:18   2026s] (I)       Started Phase 1l ( Curr Mem: 1859.98 MB )
[05/28 13:12:18   2026s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1859.98 MB )
[05/28 13:12:18   2026s] (I)       
[05/28 13:12:18   2026s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 13:12:18   2026s] [NR-eGR]                        OverCon           OverCon            
[05/28 13:12:18   2026s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/28 13:12:18   2026s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[05/28 13:12:18   2026s] [NR-eGR] ---------------------------------------------------------------
[05/28 13:12:18   2026s] [NR-eGR]  metal1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:12:18   2026s] [NR-eGR]  metal2  (2)         3( 0.01%)         1( 0.00%)   ( 0.01%) 
[05/28 13:12:18   2026s] [NR-eGR]  metal3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:12:18   2026s] [NR-eGR]  metal4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:12:18   2026s] [NR-eGR]  metal5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:12:18   2026s] [NR-eGR]  metal6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 13:12:18   2026s] [NR-eGR] ---------------------------------------------------------------
[05/28 13:12:18   2026s] [NR-eGR] Total                3( 0.00%)         1( 0.00%)   ( 0.00%) 
[05/28 13:12:18   2026s] [NR-eGR] 
[05/28 13:12:18   2026s] (I)       Finished Global Routing ( CPU: 0.38 sec, Real: 0.35 sec, Curr Mem: 1859.97 MB )
[05/28 13:12:18   2026s] (I)       total 2D Cap : 1510060 = (754260 H, 755800 V)
[05/28 13:12:18   2026s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[05/28 13:12:18   2026s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[05/28 13:12:18   2026s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.61 sec, Real: 0.58 sec, Curr Mem: 1859.97 MB )
[05/28 13:12:18   2026s] OPERPROF: Starting HotSpotCal at level 1, MEM:1860.0M
[05/28 13:12:18   2026s] [hotspot] +------------+---------------+---------------+
[05/28 13:12:18   2026s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 13:12:18   2026s] [hotspot] +------------+---------------+---------------+
[05/28 13:12:18   2026s] [hotspot] | normalized |          0.00 |          0.00 |
[05/28 13:12:18   2026s] [hotspot] +------------+---------------+---------------+
[05/28 13:12:18   2026s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/28 13:12:18   2026s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/28 13:12:18   2026s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.012, MEM:1860.0M
[05/28 13:12:18   2026s] Starting delay calculation for Setup views
[05/28 13:12:18   2026s] #################################################################################
[05/28 13:12:18   2026s] # Design Stage: PreRoute
[05/28 13:12:18   2026s] # Design Name: CHIP
[05/28 13:12:18   2026s] # Design Mode: 90nm
[05/28 13:12:18   2026s] # Analysis Mode: MMMC Non-OCV 
[05/28 13:12:18   2026s] # Parasitics Mode: No SPEF/RCDB
[05/28 13:12:18   2026s] # Signoff Settings: SI Off 
[05/28 13:12:18   2026s] #################################################################################
[05/28 13:12:19   2027s] Calculate delays in BcWc mode...
[05/28 13:12:19   2027s] Calculate delays in BcWc mode...
[05/28 13:12:19   2027s] Topological Sorting (REAL = 0:00:00.0, MEM = 1850.0M, InitMEM = 1850.0M)
[05/28 13:12:19   2027s] Start delay calculation (fullDC) (1 T). (MEM=1849.97)
[05/28 13:12:20   2027s] End AAE Lib Interpolated Model. (MEM=1866.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 13:12:29   2036s] Total number of fetched objects 24143
[05/28 13:12:29   2037s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/28 13:12:29   2037s] End delay calculation. (MEM=1882.29 CPU=0:00:07.9 REAL=0:00:08.0)
[05/28 13:12:29   2037s] End delay calculation (fullDC). (MEM=1882.29 CPU=0:00:09.7 REAL=0:00:10.0)
[05/28 13:12:29   2037s] *** CDM Built up (cpu=0:00:10.9  real=0:00:11.0  mem= 1882.3M) ***
[05/28 13:12:31   2038s] *** Done Building Timing Graph (cpu=0:00:12.3 real=0:00:13.0 totSessionCpu=0:33:58 mem=1882.3M)
[05/28 13:12:31   2038s] Reported timing to dir ./timingReports
[05/28 13:12:31   2038s] **optDesign ... cpu = 0:07:21, real = 0:07:22, mem = 1481.1M, totSessionCpu=0:33:58 **
[05/28 13:12:31   2038s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1824.3M
[05/28 13:12:31   2038s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:1824.3M
[05/28 13:12:35   2041s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 av_func_mode_max av_scan_mode_max 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.080  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  7260   |  3630   |  3722   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 68.539%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:07:24, real = 0:07:26, mem = 1482.6M, totSessionCpu=0:34:01 **
[05/28 13:12:35   2041s] Deleting Cell Server ...
[05/28 13:12:35   2041s] Deleting Lib Analyzer.
[05/28 13:12:35   2041s] *** Finished optDesign ***
[05/28 13:12:35   2041s] 
[05/28 13:12:35   2041s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:07:49 real=  0:07:51)
[05/28 13:12:35   2041s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:06.6 real=0:00:06.6)
[05/28 13:12:35   2041s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=  0:01:54 real=  0:01:54)
[05/28 13:12:35   2041s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:22.0 real=0:00:22.0)
[05/28 13:12:35   2041s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:03:07 real=  0:03:08)
[05/28 13:12:35   2041s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:26.3 real=0:00:26.2)
[05/28 13:12:35   2041s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 13:12:35   2041s] Info: pop threads available for lower-level modules during optimization.
[05/28 13:12:35   2041s] clean pInstBBox. size 0
[05/28 13:12:35   2041s] All LLGs are deleted
[05/28 13:12:35   2041s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1839.6M
[05/28 13:12:35   2041s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1839.6M
[05/28 13:12:35   2041s] #optDebug: fT-D <X 1 0 0 0>
[05/28 13:12:35   2041s] VSMManager cleared!
[05/28 13:12:35   2041s] **place_opt_design ... cpu = 0:07:25, real = 0:07:26, mem = 1793.6M **
[05/28 13:12:35   2041s] *** Finished GigaPlace ***
[05/28 13:12:35   2041s] 
[05/28 13:12:35   2041s] *** Summary of all messages that are not suppressed in this session:
[05/28 13:12:35   2041s] Severity  ID               Count  Summary                                  
[05/28 13:12:35   2041s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[05/28 13:12:35   2041s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[05/28 13:12:35   2041s] WARNING   IMPOPT-6118          1  The following cells have a dont_touch pr...
[05/28 13:12:35   2041s] *** Message Summary: 5 warning(s), 0 error(s)
[05/28 13:12:35   2041s] 
[05/28 13:12:35   2041s] 
[05/28 13:12:35   2041s] =============================================================================================
[05/28 13:12:35   2041s]  Final TAT Report for place_opt_design
[05/28 13:12:35   2041s] =============================================================================================
[05/28 13:12:35   2041s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 13:12:35   2041s] ---------------------------------------------------------------------------------------------
[05/28 13:12:35   2041s] [ WnsOpt                 ]      1   0:00:24.5  (   5.5 % )     0:00:26.2 /  0:00:26.2    1.0
[05/28 13:12:35   2041s] [ GlobalOpt              ]      1   0:00:21.9  (   4.9 % )     0:00:21.9 /  0:00:21.9    1.0
[05/28 13:12:35   2041s] [ DrvOpt                 ]      2   0:00:20.8  (   4.7 % )     0:00:23.7 /  0:00:23.8    1.0
[05/28 13:12:35   2041s] [ SimplifyNetlist        ]      1   0:00:06.6  (   1.5 % )     0:00:06.6 /  0:00:06.6    1.0
[05/28 13:12:35   2041s] [ AreaOpt                ]      3   0:01:52.0  (  25.1 % )     0:01:53.2 /  0:01:53.2    1.0
[05/28 13:12:35   2041s] [ ViewPruning            ]      9   0:00:02.7  (   0.6 % )     0:00:02.7 /  0:00:02.7    1.0
[05/28 13:12:35   2041s] [ IncrReplace            ]      1   0:03:07.7  (  42.0 % )     0:03:07.7 /  0:03:07.1    1.0
[05/28 13:12:35   2041s] [ RefinePlace            ]      4   0:00:05.8  (   1.3 % )     0:00:05.8 /  0:00:05.8    1.0
[05/28 13:12:35   2041s] [ TimingUpdate           ]      5   0:00:02.6  (   0.6 % )     0:00:25.2 /  0:00:25.3    1.0
[05/28 13:12:35   2041s] [ FullDelayCalc          ]      2   0:00:22.6  (   5.1 % )     0:00:22.6 /  0:00:22.7    1.0
[05/28 13:12:35   2041s] [ OptSummaryReport       ]      3   0:00:00.3  (   0.1 % )     0:00:19.5 /  0:00:18.1    0.9
[05/28 13:12:35   2041s] [ TimingReport           ]      3   0:00:01.0  (   0.2 % )     0:00:01.0 /  0:00:01.0    1.0
[05/28 13:12:35   2041s] [ DrvReport              ]      3   0:00:04.7  (   1.1 % )     0:00:04.7 /  0:00:03.2    0.7
[05/28 13:12:35   2041s] [ GenerateReports        ]      1   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 13:12:35   2041s] [ MISC                   ]          0:00:32.7  (   7.3 % )     0:00:32.7 /  0:00:32.9    1.0
[05/28 13:12:35   2041s] ---------------------------------------------------------------------------------------------
[05/28 13:12:35   2041s]  place_opt_design TOTAL             0:07:26.5  ( 100.0 % )     0:07:26.5 /  0:07:24.8    1.0
[05/28 13:12:35   2041s] ---------------------------------------------------------------------------------------------
[05/28 13:12:35   2041s] 
[05/28 13:16:16   2064s] <CMD> saveDesign DBS/ultra/placement
[05/28 13:16:16   2064s] #% Begin save design ... (date=05/28 13:16:16, mem=1423.6M)
[05/28 13:16:16   2064s] % Begin Save ccopt configuration ... (date=05/28 13:16:16, mem=1423.6M)
[05/28 13:16:16   2064s] % End Save ccopt configuration ... (date=05/28 13:16:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1423.6M, current mem=1423.6M)
[05/28 13:16:16   2064s] % Begin Save netlist data ... (date=05/28 13:16:16, mem=1423.6M)
[05/28 13:16:16   2064s] Writing Binary DB to DBS/ultra/placement.dat/CHIP.v.bin in single-threaded mode...
[05/28 13:16:16   2064s] % End Save netlist data ... (date=05/28 13:16:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1423.6M, current mem=1423.6M)
[05/28 13:16:16   2064s] Saving symbol-table file ...
[05/28 13:16:17   2064s] Saving congestion map file DBS/ultra/placement.dat/CHIP.route.congmap.gz ...
[05/28 13:16:17   2064s] % Begin Save AAE data ... (date=05/28 13:16:17, mem=1423.9M)
[05/28 13:16:17   2064s] Saving AAE Data ...
[05/28 13:16:17   2064s] % End Save AAE data ... (date=05/28 13:16:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1423.9M, current mem=1423.9M)
[05/28 13:16:17   2064s] Saving preference file DBS/ultra/placement.dat/gui.pref.tcl ...
[05/28 13:16:17   2064s] Saving mode setting ...
[05/28 13:16:17   2064s] Saving global file ...
[05/28 13:16:17   2064s] % Begin Save floorplan data ... (date=05/28 13:16:17, mem=1424.3M)
[05/28 13:16:17   2064s] Saving floorplan file ...
[05/28 13:16:18   2064s] % End Save floorplan data ... (date=05/28 13:16:18, total cpu=0:00:00.1, real=0:00:01.0, peak res=1424.3M, current mem=1424.3M)
[05/28 13:16:18   2064s] Saving PG file DBS/ultra/placement.dat/CHIP.pg.gz, version#2, (Created by Innovus v20.10-p004_1 on Sat May 28 13:16:18 2022)
[05/28 13:16:18   2065s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1792.9M) ***
[05/28 13:16:18   2065s] Saving Drc markers ...
[05/28 13:16:18   2065s] ... No Drc file written since there is no markers found.
[05/28 13:16:18   2065s] % Begin Save placement data ... (date=05/28 13:16:18, mem=1424.3M)
[05/28 13:16:18   2065s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/28 13:16:18   2065s] Save Adaptive View Pruning View Names to Binary file
[05/28 13:16:18   2065s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1795.9M) ***
[05/28 13:16:18   2065s] % End Save placement data ... (date=05/28 13:16:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1424.3M, current mem=1424.3M)
[05/28 13:16:18   2065s] % Begin Save routing data ... (date=05/28 13:16:18, mem=1424.3M)
[05/28 13:16:18   2065s] Saving route file ...
[05/28 13:16:19   2065s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=1792.9M) ***
[05/28 13:16:19   2065s] % End Save routing data ... (date=05/28 13:16:19, total cpu=0:00:00.3, real=0:00:01.0, peak res=1425.5M, current mem=1424.5M)
[05/28 13:16:19   2065s] Saving property file DBS/ultra/placement.dat/CHIP.prop
[05/28 13:16:19   2065s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1795.9M) ***
[05/28 13:16:19   2065s] Saving rc congestion map DBS/ultra/placement.dat/CHIP.congmap.gz ...
[05/28 13:16:19   2065s] % Begin Save power constraints data ... (date=05/28 13:16:19, mem=1424.5M)
[05/28 13:16:19   2065s] % End Save power constraints data ... (date=05/28 13:16:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1424.5M, current mem=1424.5M)
[05/28 13:16:26   2071s] Generated self-contained design placement.dat
[05/28 13:16:26   2071s] #% End save design ... (date=05/28 13:16:26, total cpu=0:00:07.5, real=0:00:10.0, peak res=1425.6M, current mem=1425.6M)
[05/28 13:16:26   2071s] *** Message Summary: 0 warning(s), 0 error(s)
[05/28 13:16:26   2071s] 
[05/28 15:31:01   2867s] 
[05/28 15:31:01   2867s] *** Memory Usage v#1 (Current mem = 1806.773M, initial mem = 268.250M) ***
[05/28 15:31:01   2867s] 
[05/28 15:31:01   2867s] *** Summary of all messages that are not suppressed in this session:
[05/28 15:31:01   2867s] Severity  ID               Count  Summary                                  
[05/28 15:31:01   2867s] WARNING   IMPLF-58           392  MACRO '%s' has been found in the databas...
[05/28 15:31:01   2867s] WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
[05/28 15:31:01   2867s] WARNING   IMPLF-200            7  Pin '%s' in macro '%s' has no ANTENNAGAT...
[05/28 15:31:01   2867s] WARNING   IMPLF-119           12  LAYER '%s' has been found in the databas...
[05/28 15:31:01   2867s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[05/28 15:31:01   2867s] WARNING   IMPFP-3961          16  The techSite '%s' has no related standar...
[05/28 15:31:01   2867s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[05/28 15:31:01   2867s] WARNING   IMPTS-141            4  Cell (%s) is marked as dont_touch, but i...
[05/28 15:31:01   2867s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[05/28 15:31:01   2867s] WARNING   IMPEXT-3530         10  The process node is not set. Use the com...
[05/28 15:31:01   2867s] WARNING   IMPVL-159          764  Pin '%s' of cell '%s' is defined in LEF ...
[05/28 15:31:01   2867s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[05/28 15:31:01   2867s] WARNING   IMPESI-3086          2  The cell '%s' does not have characterize...
[05/28 15:31:01   2867s] WARNING   IMPSR-4058           2  Sroute option: %s should be used in conj...
[05/28 15:31:01   2867s] WARNING   IMPSP-9025           4  No scan chain specified/traced.          
[05/28 15:31:01   2867s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[05/28 15:31:01   2867s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[05/28 15:31:01   2867s] WARNING   IMPOPT-6118          3  The following cells have a dont_touch pr...
[05/28 15:31:01   2867s] WARNING   IMPTR-2325           1  There are %d nets connecting a pad term ...
[05/28 15:31:01   2867s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[05/28 15:31:01   2867s] WARNING   TCLNL-330            2  set_input_delay on clock root '%s' is no...
[05/28 15:31:01   2867s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[05/28 15:31:01   2867s] *** Message Summary: 1234 warning(s), 0 error(s)
[05/28 15:31:01   2867s] 
[05/28 15:31:01   2867s] --- Ending "Innovus" (totcpu=0:47:47, real=3:42:18, mem=1806.8M) ---
