<stg><name>rx_process_exh<64></name>


<trans_list>

<trans id="252" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="2" op_0_bw="2">
<![CDATA[
entry:21 %state_1_load = load i2 %state_1

]]></Node>
<StgValue><ssdm name="state_1_load"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
entry:22 %opCode_load = load i32 %opCode

]]></Node>
<StgValue><ssdm name="opCode_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
entry:24 %switch_ln105 = switch i2 %state_1_load, void %sw.bb.i, i2 3, void %sw.bb58.i, i2 1, void %sw.bb11.i, i2 2, void %sw.bb27.i

]]></Node>
<StgValue><ssdm name="switch_ln105"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
sw.bb27.i:0 %tmp_22_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_shift2exhFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_22_i"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb27.i:1 %br_ln159 = br i1 %tmp_22_i, void %if.end57.i, void %if.then29.i

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then29.i:0 %rx_shift2exhFifo_read_2 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_shift2exhFifo

]]></Node>
<StgValue><ssdm name="rx_shift2exhFifo_read_2"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="128">
<![CDATA[
if.then29.i:1 %currWord_data_V = trunc i128 %rx_shift2exhFifo_read_2

]]></Node>
<StgValue><ssdm name="currWord_data_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then29.i:2 %currWord_last_V_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_shift2exhFifo_read_2, i128 72

]]></Node>
<StgValue><ssdm name="currWord_last_V_13"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="currWord_last_V_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then55.i:0 %store_ln192 = store i2 0, i2 %state_1

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="currWord_last_V_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
if.then55.i:1 %br_ln193 = br void %if.end56.i

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
if.end56.new.i:0 %br_ln194 = br void %if.end57.i

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
if.end57.i:0 %br_ln195 = br void %rx_process_exh<64>.exit

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
sw.bb11.i:0 %tmp_i_148 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_shift2exhFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_148"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb11.i:1 %br_ln133 = br i1 %tmp_i_148, void %if.end26.i, void %if.then13.i

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then13.i:0 %rx_shift2exhFifo_read_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_shift2exhFifo

]]></Node>
<StgValue><ssdm name="rx_shift2exhFifo_read_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then13.i:1 %currWord_last_V_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_shift2exhFifo_read_1, i128 72

]]></Node>
<StgValue><ssdm name="currWord_last_V_12"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then15.i:3 %icmp_ln140 = icmp_eq  i32 %opCode_load, i32 17

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then15.i:4 %br_ln140 = br i1 %icmp_ln140, void %if.then16.i, void %if.end17.i

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
<literal name="currWord_last_V_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then24.i:0 %store_ln154 = store i2 0, i2 %state_1

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
<literal name="currWord_last_V_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
if.then24.i:1 %br_ln155 = br void %if.end25.i

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
if.end25.new.i:0 %br_ln156 = br void %if.end26.i

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
if.end26.i:0 %br_ln157 = br void %rx_process_exh<64>.exit

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
sw.bb58.i:0 %tmp_21_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %rx_shift2exhFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_21_i"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb58.i:1 %br_ln233 = br i1 %tmp_21_i, void %if.end72.i, void %if.then60.i

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_21_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.then60.i:0 %rx_shift2exhFifo_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %rx_shift2exhFifo

]]></Node>
<StgValue><ssdm name="rx_shift2exhFifo_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_21_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then60.i:1 %currWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i128, i128 %rx_shift2exhFifo_read, i128 72

]]></Node>
<StgValue><ssdm name="currWord_last_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_21_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end66.i:0 %br_ln246 = br i1 %currWord_last_V, void %if.end71.i, void %if.then70.i

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_21_i" val="1"/>
<literal name="currWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.then70.i:0 %store_ln248 = store i2 0, i2 %state_1

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_21_i" val="1"/>
<literal name="currWord_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
if.then70.i:1 %br_ln249 = br void %if.end71.i

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_21_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
if.end71.i:0 %br_ln250 = br void %if.end72.i

]]></Node>
<StgValue><ssdm name="br_ln250"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
if.end72.i:0 %br_ln251 = br void %rx_process_exh<64>.exit

]]></Node>
<StgValue><ssdm name="br_ln251"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
sw.bb.i:0 %tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %rx_ibh2exh_MetaFifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
sw.bb.i:1 %br_ln108 = br i1 %tmp_i, void %if.end10.i, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:0 %rx_ibh2exh_MetaFifo_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %rx_ibh2exh_MetaFifo

]]></Node>
<StgValue><ssdm name="rx_ibh2exh_MetaFifo_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:1 %store_ln110 = store i32 %rx_ibh2exh_MetaFifo_read, i32 %opCode

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="32" op_15_bw="0" op_16_bw="32" op_17_bw="0" op_18_bw="32" op_19_bw="0" op_20_bw="32" op_21_bw="0">
<![CDATA[
if.then.i:3 %switch_ln49 = switch i32 %rx_ibh2exh_MetaFifo_read, void %if.end9.i, i32 16, void %if.then5.critedge.i, i32 13, void %if.then5.critedge.i, i32 15, void %if.then5.critedge.i, i32 17, void %if.then5.critedge.i, i32 10, void %if.then7.critedge.i, i32 6, void %if.then7.critedge.i, i32 24, void %if.then7.critedge.i, i32 25, void %if.then7.critedge.i, i32 12, void %if.then7.critedge.i, i32 29, void %if.then7.critedge.i

]]></Node>
<StgValue><ssdm name="switch_ln49"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="rx_ibh2exh_MetaFifo_read" val="29"/>
</and_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="rx_ibh2exh_MetaFifo_read" val="12"/>
</and_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="rx_ibh2exh_MetaFifo_read" val="25"/>
</and_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="rx_ibh2exh_MetaFifo_read" val="24"/>
</and_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="rx_ibh2exh_MetaFifo_read" val="6"/>
</and_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="rx_ibh2exh_MetaFifo_read" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
if.then7.critedge.i:0 %br_ln119 = br void %if.end9.i

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="rx_ibh2exh_MetaFifo_read" val="17"/>
</and_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="rx_ibh2exh_MetaFifo_read" val="15"/>
</and_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="rx_ibh2exh_MetaFifo_read" val="13"/>
</and_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
<literal name="rx_ibh2exh_MetaFifo_read" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
if.then5.critedge.i:0 %br_ln115 = br void %if.end9.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.end9.i:0 %storemerge1_i = phi i2 1, void %if.then5.critedge.i, i2 2, void %if.then7.critedge.i, i2 3, void %if.then.i

]]></Node>
<StgValue><ssdm name="storemerge1_i"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0">
<![CDATA[
if.end9.i:1 %store_ln114 = store i2 %storemerge1_i, i2 %state_1

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
if.end9.i:2 %br_ln130 = br void %if.end10.i

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
if.end10.i:0 %br_ln131 = br void %rx_process_exh<64>.exit

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1">
<![CDATA[
if.then29.i:3 %rdmaHeader_ready_load = load i1 %rdmaHeader_ready

]]></Node>
<StgValue><ssdm name="rdmaHeader_ready_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16">
<![CDATA[
if.then29.i:4 %rdmaHeader_idx_load = load i16 %rdmaHeader_idx

]]></Node>
<StgValue><ssdm name="rdmaHeader_idx_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="128" op_0_bw="128">
<![CDATA[
if.then29.i:5 %p_Val2_2 = load i128 %rdmaHeader_header_V

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then29.i:6 %br_ln55 = br i1 %rdmaHeader_ready_load, void %if.end.i233.i_ifconv, void %_ZN12packetHeaderILi64ELi128EE9parseWordER7ap_uintILi64EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="16">
<![CDATA[
if.end.i233.i_ifconv:0 %trunc_ln58 = trunc i16 %rdmaHeader_idx_load

]]></Node>
<StgValue><ssdm name="trunc_ln58"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="16">
<![CDATA[
if.end.i233.i_ifconv:1 %trunc_ln58_1 = trunc i16 %rdmaHeader_idx_load

]]></Node>
<StgValue><ssdm name="trunc_ln58_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
if.end.i233.i_ifconv:2 %shl_ln58_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %rdmaHeader_idx_load, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln58_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="23" op_0_bw="22">
<![CDATA[
if.end.i233.i_ifconv:3 %zext_ln58 = zext i22 %shl_ln58_1

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
if.end.i233.i_ifconv:4 %add_ln58 = add i23 %zext_ln58, i23 64

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i233.i_ifconv:5 %tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %add_ln58, i32 7, i32 22

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i233.i_ifconv:6 %icmp_ln58 = icmp_eq  i16 %tmp_16, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="128" op_0_bw="64">
<![CDATA[
if.end.i233.i_ifconv:7 %zext_ln186 = zext i64 %currWord_data_V

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
if.end.i233.i_ifconv:8 %tmp_18 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %trunc_ln58_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="128" op_0_bw="7">
<![CDATA[
if.end.i233.i_ifconv:9 %zext_ln368 = zext i7 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.end.i233.i_ifconv:10 %shl_ln368 = shl i128 18446744073709551615, i128 %zext_ln368

]]></Node>
<StgValue><ssdm name="shl_ln368"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.end.i233.i_ifconv:11 %xor_ln368 = xor i128 %shl_ln368, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln368"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.end.i233.i_ifconv:12 %and_ln368 = and i128 %p_Val2_2, i128 %xor_ln368

]]></Node>
<StgValue><ssdm name="and_ln368"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="128" op_0_bw="64">
<![CDATA[
if.end.i233.i_ifconv:13 %zext_ln368_3 = zext i64 %currWord_data_V

]]></Node>
<StgValue><ssdm name="zext_ln368_3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.end.i233.i_ifconv:14 %shl_ln368_4 = shl i128 %zext_ln368_3, i128 %zext_ln368

]]></Node>
<StgValue><ssdm name="shl_ln368_4"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.end.i233.i_ifconv:15 %p_Result_3 = or i128 %and_ln368, i128 %shl_ln368_4

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
if.end.i233.i_ifconv:16 %tmp_19 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %trunc_ln58, i6 0

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="128" op_0_bw="7">
<![CDATA[
if.end.i233.i_ifconv:17 %zext_ln368_4 = zext i7 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln368_4"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="128" op_0_bw="7">
<![CDATA[
if.end.i233.i_ifconv:18 %zext_ln368_5 = zext i7 %tmp_19

]]></Node>
<StgValue><ssdm name="zext_ln368_5"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.end.i233.i_ifconv:19 %shl_ln368_5 = shl i128 %zext_ln186, i128 %zext_ln368_4

]]></Node>
<StgValue><ssdm name="shl_ln368_5"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.end.i233.i_ifconv:20 %shl_ln368_6 = shl i128 340282366920938463463374607431768211455, i128 %zext_ln368_5

]]></Node>
<StgValue><ssdm name="shl_ln368_6"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.end.i233.i_ifconv:21 %xor_ln368_2 = xor i128 %shl_ln368_6, i128 340282366920938463463374607431768211455

]]></Node>
<StgValue><ssdm name="xor_ln368_2"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.end.i233.i_ifconv:22 %and_ln368_3 = and i128 %p_Val2_2, i128 %xor_ln368_2

]]></Node>
<StgValue><ssdm name="and_ln368_3"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.end.i233.i_ifconv:23 %and_ln368_4 = and i128 %shl_ln368_5, i128 %shl_ln368_6

]]></Node>
<StgValue><ssdm name="and_ln368_4"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
if.end.i233.i_ifconv:24 %p_Result_4 = or i128 %and_ln368_3, i128 %and_ln368_4

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.end.i233.i_ifconv:25 %p_Result_5 = select i1 %icmp_ln58, i128 %p_Result_3, i128 %p_Result_4

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end.i233.i_ifconv:26 %xor_ln58 = xor i1 %icmp_ln58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
if.end.i233.i_ifconv:27 %store_ln368 = store i128 %p_Result_5, i128 %rdmaHeader_header_V

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i233.i_ifconv:28 %add_ln67_1 = add i16 %rdmaHeader_idx_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
if.end.i233.i_ifconv:29 %br_ln73 = br void %_ZN12packetHeaderILi64ELi128EE9parseWordER7ap_uintILi64EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi128EE9parseWordER7ap_uintILi64EE.exit.i:0 %rdmaHeader_ready_flag_1_i = phi i1 0, void %if.then29.i, i1 %xor_ln58, void %if.end.i233.i_ifconv

]]></Node>
<StgValue><ssdm name="rdmaHeader_ready_flag_1_i"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi128EE9parseWordER7ap_uintILi64EE.exit.i:1 %rdmaHeader_idx_flag_0_i = phi i1 0, void %if.then29.i, i1 1, void %if.end.i233.i_ifconv

]]></Node>
<StgValue><ssdm name="rdmaHeader_idx_flag_0_i"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi128EE9parseWordER7ap_uintILi64EE.exit.i:2 %rdmaHeader_idx_new_0_i = phi i16 0, void %if.then29.i, i16 %add_ln67_1, void %if.end.i233.i_ifconv

]]></Node>
<StgValue><ssdm name="rdmaHeader_idx_new_0_i"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end51.i:0 %br_ln189 = br i1 %currWord_last_V_13, void %if.end56.i, void %if.then55.i

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end56.i:0 %rdmaHeader_ready_flag_2_i = phi i1 1, void %if.then55.i, i1 %rdmaHeader_ready_flag_1_i, void %if.end51.i

]]></Node>
<StgValue><ssdm name="rdmaHeader_ready_flag_2_i"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end56.i:1 %rdmaHeader_ready_new_2_i = phi i1 0, void %if.then55.i, i1 1, void %if.end51.i

]]></Node>
<StgValue><ssdm name="rdmaHeader_ready_new_2_i"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end56.i:2 %rdmaHeader_idx_flag_1_i = phi i1 1, void %if.then55.i, i1 %rdmaHeader_idx_flag_0_i, void %if.end51.i

]]></Node>
<StgValue><ssdm name="rdmaHeader_idx_flag_1_i"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end56.i:3 %rdmaHeader_idx_new_1_i = phi i16 0, void %if.then55.i, i16 %rdmaHeader_idx_new_0_i, void %if.end51.i

]]></Node>
<StgValue><ssdm name="rdmaHeader_idx_new_1_i"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end56.i:4 %br_ln0 = br i1 %rdmaHeader_idx_flag_1_i, void %if.end56.new5.i, void %mergeST4.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_idx_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST4.i:0 %store_ln67 = store i16 %rdmaHeader_idx_new_1_i, i16 %rdmaHeader_idx

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_idx_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
mergeST4.i:1 %br_ln0 = br void %if.end56.new5.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end56.new5.i:0 %br_ln58 = br i1 %rdmaHeader_ready_flag_2_i, void %if.end56.new.i, void %mergeST3.i

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_flag_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST3.i:0 %store_ln65 = store i1 %rdmaHeader_ready_new_2_i, i1 %rdmaHeader_ready

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="rdmaHeader_ready_flag_2_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0">
<![CDATA[
mergeST3.i:1 %br_ln0 = br void %if.end56.new.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="241" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_exh2drop_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="241" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_exh2drop_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="241" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_exh2drop_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i23 %rx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i23 %rx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i23 %rx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rx_ibh2exh_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rx_ibh2exh_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rx_ibh2exh_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_shift2exhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_shift2exhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_shift2exhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="241" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i241 %rx_exh2drop_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i23 %rx_exhMetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_exh2dropFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %rx_shift2exhFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rx_ibh2exh_MetaFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:20 %specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln79"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1">
<![CDATA[
entry:23 %metaWritten_1_load = load i1 %metaWritten_1

]]></Node>
<StgValue><ssdm name="metaWritten_1_load"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi128EE9parseWordER7ap_uintILi64EE.exit.i:3 %p_Val2_4 = phi i128 %p_Val2_2, void %if.then29.i, i128 %p_Result_5, void %if.end.i233.i_ifconv

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi128EE9parseWordER7ap_uintILi64EE.exit.i:4 %empty = phi i1 1, void %if.then29.i, i1 %xor_ln58, void %if.end.i233.i_ifconv

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi128EE9parseWordER7ap_uintILi64EE.exit.i:5 %br_ln164 = br i1 %metaWritten_1_load, void %if.end32.i, void %if.then31.i

]]></Node>
<StgValue><ssdm name="br_ln164"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end32.i:0 %br_ln169 = br i1 %empty, void %if.end51.i, void %if.then34.i

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then34.i:0 %br_ln171 = br i1 %metaWritten_1_load, void %if.then35.i, void %if.end47.i

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then35.i:0 %empty_149 = icmp_eq  i32 %opCode_load, i32 29

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then35.i:1 %empty_150 = icmp_eq  i32 %opCode_load, i32 12

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then35.i:2 %empty_151 = or i1 %empty_150, i1 %empty_149

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then35.i:3 %br_ln140 = br i1 %empty_151, void %if.else43.i, void %if.then38.i

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then38.i:0 %tmp_25_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_4, i32 120, i32 127

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then38.i:1 %tmp_26_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_4, i32 112, i32 119

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then38.i:2 %tmp_27_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_4, i32 104, i32 111

]]></Node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then38.i:3 %tmp_28_i = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_4, i32 96, i32 103

]]></Node>
<StgValue><ssdm name="tmp_28_i"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
if.then38.i:4 %p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %tmp_28_i, i8 %tmp_27_i, i8 %tmp_26_i, i8 %tmp_25_i

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="33" op_0_bw="32">
<![CDATA[
if.then38.i:5 %zext_ln1495 = zext i32 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln1495"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
if.then38.i:6 %ret_V = add i33 %zext_ln1495, i33 1407

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="66" op_0_bw="33">
<![CDATA[
if.then38.i:7 %zext_ln1513 = zext i33 %ret_V

]]></Node>
<StgValue><ssdm name="zext_ln1513"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="3" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
if.then38.i:8 %mul_ln1513 = mul i66 %zext_ln1513, i66 12494450316

]]></Node>
<StgValue><ssdm name="mul_ln1513"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.end45.i:3 %store_ln182 = store i1 1, i1 %metaWritten_1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
if.end47.i:0 %br_ln188 = br void %if.end51.i

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end17.i:0 %br_ln144 = br i1 %metaWritten_1_load, void %if.then18.i, void %if.end22.i

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then18.i:8 %store_ln148 = store i1 1, i1 %metaWritten_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_21_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then60.i:3 %br_ln240 = br i1 %metaWritten_1_load, void %if.then63.i, void %if.end66.i

]]></Node>
<StgValue><ssdm name="br_ln240"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_21_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then63.i:2 %store_ln244 = store i1 1, i1 %metaWritten_1

]]></Node>
<StgValue><ssdm name="store_ln244"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="0"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
if.then.i:2 %store_ln111 = store i1 0, i1 %metaWritten_1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="144" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then31.i:0 %write_ln166 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_exh2dropFifo, i128 %rx_shift2exhFifo_read_2

]]></Node>
<StgValue><ssdm name="write_ln166"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
if.then31.i:1 %br_ln167 = br void %if.end32.i

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="2" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
if.then38.i:8 %mul_ln1513 = mul i66 %zext_ln1513, i66 12494450316

]]></Node>
<StgValue><ssdm name="mul_ln1513"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1">
<![CDATA[
if.then13.i:2 %ackHeader_ready_load = load i1 %ackHeader_ready

]]></Node>
<StgValue><ssdm name="ackHeader_ready_load"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="16">
<![CDATA[
if.then13.i:3 %ackHeader_idx_load = load i16 %ackHeader_idx

]]></Node>
<StgValue><ssdm name="ackHeader_idx_load"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
if.then13.i:4 %p_Val2_s = load i32 %ackHeader_header_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then13.i:5 %br_ln55 = br i1 %ackHeader_ready_load, void %if.end.i.i, void %if.then15.i

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
<literal name="ackHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="128">
<![CDATA[
if.end.i.i:0 %tmp_20 = trunc i128 %rx_shift2exhFifo_read_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
<literal name="ackHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end.i.i:1 %add_ln67 = add i16 %ackHeader_idx_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
<literal name="ackHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.end.i.i:2 %store_ln368 = store i32 %tmp_20, i32 %ackHeader_header_V

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
<literal name="ackHeader_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
if.end.i.i:3 %br_ln0 = br void %if.then15.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.then15.i:0 %ackHeader_ready_flag_0_i = phi i1 0, void %if.then13.i, i1 1, void %if.end.i.i

]]></Node>
<StgValue><ssdm name="ackHeader_ready_flag_0_i"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.then15.i:1 %ackHeader_idx_new_0_i = phi i16 0, void %if.then13.i, i16 %add_ln67, void %if.end.i.i

]]></Node>
<StgValue><ssdm name="ackHeader_idx_new_0_i"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
<literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then16.i:0 %write_ln142 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_exh2dropFifo, i128 %rx_shift2exhFifo_read_1

]]></Node>
<StgValue><ssdm name="write_ln142"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
<literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
if.then16.i:1 %br_ln143 = br void %if.end17.i

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end22.i:0 %br_ln151 = br i1 %currWord_last_V_12, void %if.end25.i, void %if.then24.i

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end25.i:0 %ackHeader_ready_flag_1_i = phi i1 1, void %if.then24.i, i1 %ackHeader_ready_flag_0_i, void %if.end22.i

]]></Node>
<StgValue><ssdm name="ackHeader_ready_flag_1_i"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end25.i:1 %ackHeader_ready_new_1_i = phi i1 0, void %if.then24.i, i1 1, void %if.end22.i

]]></Node>
<StgValue><ssdm name="ackHeader_ready_new_1_i"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end25.i:2 %ackHeader_idx_new_1_i = phi i16 0, void %if.then24.i, i16 %ackHeader_idx_new_0_i, void %if.end22.i

]]></Node>
<StgValue><ssdm name="ackHeader_idx_new_1_i"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end25.i:3 %br_ln0 = br i1 %ackHeader_ready_flag_1_i, void %if.end25.new.i, void %mergeST1.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
<literal name="ackHeader_ready_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST1.i:0 %store_ln67 = store i16 %ackHeader_idx_new_1_i, i16 %ackHeader_idx

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
<literal name="ackHeader_ready_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST1.i:1 %store_ln65 = store i1 %ackHeader_ready_new_1_i, i1 %ackHeader_ready

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
<literal name="ackHeader_ready_flag_1_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
mergeST1.i:2 %br_ln0 = br void %if.end25.new.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="tmp_21_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
if.then60.i:2 %write_ln239 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %rx_exh2dropFifo, i128 %rx_shift2exhFifo_read

]]></Node>
<StgValue><ssdm name="write_ln239"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="168" st_id="5" stage="1" lat="3">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
if.then38.i:8 %mul_ln1513 = mul i66 %zext_ln1513, i66 12494450316

]]></Node>
<StgValue><ssdm name="mul_ln1513"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="22" op_0_bw="22" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then38.i:9 %tmp = partselect i22 @_ssdm_op_PartSelect.i22.i66.i32.i32, i66 %mul_ln1513, i32 44, i32 65

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.then15.i:2 %p_Val2_3 = phi i32 %p_Val2_s, void %if.then13.i, i32 %tmp_20, void %if.end.i.i

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="171" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="23">
<![CDATA[
if.else43.i:0 %write_ln179 = write void @_ssdm_op_Write.ap_fifo.volatile.i23P0A, i23 %rx_exhMetaFifo, i23 2

]]></Node>
<StgValue><ssdm name="write_ln179"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_151" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
if.else43.i:1 %br_ln0 = br void %if.end45.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="23" op_0_bw="23" op_1_bw="22" op_2_bw="1">
<![CDATA[
if.then38.i:10 %p_s = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i22.i1, i22 %tmp, i1 0

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="23">
<![CDATA[
if.then38.i:11 %write_ln175 = write void @_ssdm_op_Write.ap_fifo.volatile.i23P0A, i23 %rx_exhMetaFifo, i23 %p_s

]]></Node>
<StgValue><ssdm name="write_ln175"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
<literal name="empty_151" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
if.then38.i:12 %br_ln176 = br void %if.end45.i

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="145" op_0_bw="145" op_1_bw="128" op_2_bw="17">
<![CDATA[
if.end45.i:0 %shl_ln3 = bitconcatenate i145 @_ssdm_op_BitConcatenate.i145.i128.i17, i128 %p_Val2_4, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="241" op_0_bw="145">
<![CDATA[
if.end45.i:1 %zext_ln181 = zext i145 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln181"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="241" op_2_bw="241">
<![CDATA[
if.end45.i:2 %write_ln181 = write void @_ssdm_op_Write.ap_fifo.volatile.i241P0A, i241 %rx_exh2drop_MetaFifo, i241 %zext_ln181

]]></Node>
<StgValue><ssdm name="write_ln181"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-2"/>
<literal name="tmp_22_i" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
if.end45.i:4 %br_ln183 = br void %if.end47.i

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then18.i:0 %tmp_23_i = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %p_Val2_3, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="tmp_23_i"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
if.then18.i:1 %icmp_ln1019 = icmp_eq  i2 %tmp_23_i, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="2" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.then18.i:2 %zext_ln146_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 1, i1 %icmp_ln1019

]]></Node>
<StgValue><ssdm name="zext_ln146_cast"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="23" op_0_bw="2">
<![CDATA[
if.then18.i:3 %zext_ln146 = zext i2 %zext_ln146_cast

]]></Node>
<StgValue><ssdm name="zext_ln146"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="23">
<![CDATA[
if.then18.i:4 %write_ln146 = write void @_ssdm_op_Write.ap_fifo.volatile.i23P0A, i23 %rx_exhMetaFifo, i23 %zext_ln146

]]></Node>
<StgValue><ssdm name="write_ln146"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="49" op_0_bw="49" op_1_bw="32" op_2_bw="17">
<![CDATA[
if.then18.i:5 %shl_ln1 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i32.i17, i32 %p_Val2_3, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="241" op_0_bw="49">
<![CDATA[
if.then18.i:6 %zext_ln147 = zext i49 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln147"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="241" op_2_bw="241">
<![CDATA[
if.then18.i:7 %write_ln147 = write void @_ssdm_op_Write.ap_fifo.volatile.i241P0A, i241 %rx_exh2drop_MetaFifo, i241 %zext_ln147

]]></Node>
<StgValue><ssdm name="write_ln147"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_i_148" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
if.then18.i:9 %br_ln149 = br void %if.end22.i

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_21_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="23">
<![CDATA[
if.then63.i:0 %write_ln242 = write void @_ssdm_op_Write.ap_fifo.volatile.i23P0A, i23 %rx_exhMetaFifo, i23 2

]]></Node>
<StgValue><ssdm name="write_ln242"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_21_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="241" op_2_bw="241">
<![CDATA[
if.then63.i:1 %write_ln243 = write void @_ssdm_op_Write.ap_fifo.volatile.i241P0A, i241 %rx_exh2drop_MetaFifo, i241 0

]]></Node>
<StgValue><ssdm name="write_ln243"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="state_1_load" val="-1"/>
<literal name="metaWritten_1_load" val="0"/>
<literal name="tmp_21_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
if.then63.i:3 %br_ln245 = br void %if.end66.i

]]></Node>
<StgValue><ssdm name="br_ln245"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0">
<![CDATA[
rx_process_exh<64>.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
