
*** Running vivado
    with args -log mux4x1_block_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mux4x1_block_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mux4x1_block_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/yanha/Desktop/Vivado_Ip_core/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mux4x1_block_wrapper:1.0'. The one found in IP location 'c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs' will take precedence over the same IP in location c:/Users/yanha/Desktop/Vivado_Ip_core/ipcore/xilinx.com_user_mux4x1_block_wrapper_1.0
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.cache/ip 
Command: synth_design -top mux4x1_block_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5664 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 394.234 ; gain = 101.770
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mux4x1_block_wrapper' [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/hdl/mux4x1_block_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_block' [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/synth/mux4x1_block.v:13]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_block_andgate_0_0' [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_block_andgate_0_0' (1#1) [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_block_andgate_1_0' [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_block_andgate_1_0' (2#1) [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_block_andgate_10_0' [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_block_andgate_10_0' (3#1) [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_10_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_block_andgate_11_0' [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_11_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_block_andgate_11_0' (4#1) [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_11_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_block_andgate_2_0' [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_block_andgate_2_0' (5#1) [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_block_andgate_3_0' [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_block_andgate_3_0' (6#1) [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_3_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_block_andgate_4_0' [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_block_andgate_4_0' (7#1) [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_block_andgate_5_0' [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_5_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_block_andgate_5_0' (8#1) [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_5_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_block_andgate_6_0' [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_6_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_block_andgate_6_0' (9#1) [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_6_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_block_andgate_7_0' [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_7_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_block_andgate_7_0' (10#1) [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_7_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_block_andgate_8_0' [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_8_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_block_andgate_8_0' (11#1) [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_8_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_block_andgate_9_0' [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_9_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_block_andgate_9_0' (12#1) [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_andgate_9_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_block_notgate_2_0_0' [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_notgate_2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_block_notgate_2_0_0' (13#1) [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_notgate_2_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_block_orgate_0_0' [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_orgate_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_block_orgate_0_0' (14#1) [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_orgate_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_block_orgate_1_0' [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_orgate_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_block_orgate_1_0' (15#1) [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_orgate_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_block_orgate_2_0' [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_orgate_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_block_orgate_2_0' (16#1) [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/.Xil/Vivado-8796-anbera/realtime/mux4x1_block_orgate_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_block' (17#1) [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/synth/mux4x1_block.v:13]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_block_wrapper' (18#1) [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/hdl/mux4x1_block_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 449.355 ; gain = 156.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 449.355 ; gain = 156.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 449.355 ; gain = 156.891
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_notgate_2_0_0/mux4x1_block_notgate_2_0_0/mux4x1_block_notgate_2_0_0_in_context.xdc] for cell 'mux4x1_block_i/notgate_2_0'
Finished Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_notgate_2_0_0/mux4x1_block_notgate_2_0_0/mux4x1_block_notgate_2_0_0_in_context.xdc] for cell 'mux4x1_block_i/notgate_2_0'
Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_0_0/mux4x1_block_andgate_0_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_0'
Finished Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_0_0/mux4x1_block_andgate_0_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_0'
Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_1_0/mux4x1_block_andgate_1_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_1'
Finished Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_1_0/mux4x1_block_andgate_1_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_1'
Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_2_0/mux4x1_block_andgate_2_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_2'
Finished Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_2_0/mux4x1_block_andgate_2_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_2'
Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_3_0/mux4x1_block_andgate_3_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_3'
Finished Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_3_0/mux4x1_block_andgate_3_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_3'
Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_orgate_0_0/mux4x1_block_orgate_0_0/mux4x1_block_orgate_0_0_in_context.xdc] for cell 'mux4x1_block_i/orgate_0'
Finished Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_orgate_0_0/mux4x1_block_orgate_0_0/mux4x1_block_orgate_0_0_in_context.xdc] for cell 'mux4x1_block_i/orgate_0'
Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_orgate_1_0/mux4x1_block_orgate_1_0/mux4x1_block_orgate_0_0_in_context.xdc] for cell 'mux4x1_block_i/orgate_1'
Finished Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_orgate_1_0/mux4x1_block_orgate_1_0/mux4x1_block_orgate_0_0_in_context.xdc] for cell 'mux4x1_block_i/orgate_1'
Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_4_0/mux4x1_block_andgate_4_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_4'
Finished Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_4_0/mux4x1_block_andgate_4_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_4'
Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_5_0/mux4x1_block_andgate_5_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_5'
Finished Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_5_0/mux4x1_block_andgate_5_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_5'
Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_6_0/mux4x1_block_andgate_6_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_6'
Finished Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_6_0/mux4x1_block_andgate_6_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_6'
Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_7_0/mux4x1_block_andgate_7_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_7'
Finished Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_7_0/mux4x1_block_andgate_7_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_7'
Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_8_0/mux4x1_block_andgate_8_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_8'
Finished Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_8_0/mux4x1_block_andgate_8_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_8'
Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_9_0/mux4x1_block_andgate_9_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_9'
Finished Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_9_0/mux4x1_block_andgate_9_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_9'
Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_10_0/mux4x1_block_andgate_10_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_10'
Finished Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_10_0/mux4x1_block_andgate_10_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_10'
Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_11_0/mux4x1_block_andgate_11_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_11'
Finished Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_andgate_11_0/mux4x1_block_andgate_11_0/mux4x1_block_andgate_5_0_in_context.xdc] for cell 'mux4x1_block_i/andgate_11'
Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_orgate_2_0/mux4x1_block_orgate_2_0/mux4x1_block_orgate_0_0_in_context.xdc] for cell 'mux4x1_block_i/orgate_2'
Finished Parsing XDC File [c:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/sources_1/bd/mux4x1_block/ip/mux4x1_block_orgate_2_0/mux4x1_block_orgate_2_0/mux4x1_block_orgate_0_0_in_context.xdc] for cell 'mux4x1_block_i/orgate_2'
Parsing XDC File [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/constrs_1/new/mux4x1_block_de_xdc.xdc]
Finished Parsing XDC File [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/constrs_1/new/mux4x1_block_de_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.srcs/constrs_1/new/mux4x1_block_de_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mux4x1_block_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mux4x1_block_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 735.242 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 735.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 735.242 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 735.242 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 735.242 ; gain = 442.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 735.242 ; gain = 442.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mux4x1_block_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mux4x1_block_i/notgate_2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mux4x1_block_i/andgate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mux4x1_block_i/andgate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mux4x1_block_i/andgate_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mux4x1_block_i/andgate_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mux4x1_block_i/orgate_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mux4x1_block_i/orgate_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mux4x1_block_i/andgate_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mux4x1_block_i/andgate_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mux4x1_block_i/andgate_6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mux4x1_block_i/andgate_7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mux4x1_block_i/andgate_8. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mux4x1_block_i/andgate_9. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mux4x1_block_i/andgate_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mux4x1_block_i/andgate_11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mux4x1_block_i/orgate_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 735.242 ; gain = 442.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 735.242 ; gain = 442.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 735.242 ; gain = 442.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 755.184 ; gain = 462.719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 755.445 ; gain = 462.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 765.039 ; gain = 472.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 765.039 ; gain = 472.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 765.039 ; gain = 472.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 765.039 ; gain = 472.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 765.039 ; gain = 472.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 765.039 ; gain = 472.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 765.039 ; gain = 472.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------+----------+
|      |BlackBox name              |Instances |
+------+---------------------------+----------+
|1     |mux4x1_block_andgate_0_0   |         1|
|2     |mux4x1_block_andgate_1_0   |         1|
|3     |mux4x1_block_andgate_10_0  |         1|
|4     |mux4x1_block_andgate_11_0  |         1|
|5     |mux4x1_block_andgate_2_0   |         1|
|6     |mux4x1_block_andgate_3_0   |         1|
|7     |mux4x1_block_andgate_4_0   |         1|
|8     |mux4x1_block_andgate_5_0   |         1|
|9     |mux4x1_block_andgate_6_0   |         1|
|10    |mux4x1_block_andgate_7_0   |         1|
|11    |mux4x1_block_andgate_8_0   |         1|
|12    |mux4x1_block_andgate_9_0   |         1|
|13    |mux4x1_block_notgate_2_0_0 |         1|
|14    |mux4x1_block_orgate_0_0    |         1|
|15    |mux4x1_block_orgate_1_0    |         1|
|16    |mux4x1_block_orgate_2_0    |         1|
+------+---------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |mux4x1_block_andgate_0_0   |     1|
|2     |mux4x1_block_andgate_10_0  |     1|
|3     |mux4x1_block_andgate_11_0  |     1|
|4     |mux4x1_block_andgate_1_0   |     1|
|5     |mux4x1_block_andgate_2_0   |     1|
|6     |mux4x1_block_andgate_3_0   |     1|
|7     |mux4x1_block_andgate_4_0   |     1|
|8     |mux4x1_block_andgate_5_0   |     1|
|9     |mux4x1_block_andgate_6_0   |     1|
|10    |mux4x1_block_andgate_7_0   |     1|
|11    |mux4x1_block_andgate_8_0   |     1|
|12    |mux4x1_block_andgate_9_0   |     1|
|13    |mux4x1_block_notgate_2_0_0 |     1|
|14    |mux4x1_block_orgate_0_0    |     1|
|15    |mux4x1_block_orgate_1_0    |     1|
|16    |mux4x1_block_orgate_2_0    |     1|
|17    |IBUF                       |     6|
|18    |OBUF                       |     1|
+------+---------------------------+------+

Report Instance Areas: 
+------+-----------------+-------------+------+
|      |Instance         |Module       |Cells |
+------+-----------------+-------------+------+
|1     |top              |             |    24|
|2     |  mux4x1_block_i |mux4x1_block |    17|
+------+-----------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 765.039 ; gain = 472.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 765.039 ; gain = 186.688
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 765.039 ; gain = 472.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 777.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 777.164 ; gain = 496.180
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 777.164 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/yanha/Desktop/Vivado project/project_1_3_mux4x1.block_design/project_1_3_mux4x1.block_design.runs/synth_1/mux4x1_block_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mux4x1_block_wrapper_utilization_synth.rpt -pb mux4x1_block_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 15 19:01:44 2025...
