// Seed: 1073083550
module module_0;
endmodule
module module_1 #(
    parameter id_4 = 32'd36
) (
    input supply1 id_0,
    output wor id_1
    , id_10,
    output wire id_2,
    input wor id_3,
    output wand _id_4,
    output tri id_5,
    input tri0 id_6,
    output tri0 id_7,
    input wire id_8
);
  logic [id_4 : 1] id_11 = -1;
  assign id_10 = 1'h0;
  xor primCall (id_1, id_10, id_11, id_3, id_6, id_8);
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  module_0 modCall_1 ();
  input wire id_1;
  wire id_12;
  tri1 id_13;
  assign id_13 = id_4 & id_6;
  logic [1 : -1] id_14;
endmodule
