// Seed: 508803134
module module_0;
  genvar id_1;
  assign id_1 = 1;
  assign id_1 = id_1;
  module_4 modCall_1 (
      id_1,
      id_1
  );
  assign module_3.id_2 = 0;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input wor id_2
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_4;
  wire id_5;
endmodule
module module_2 ();
  wire id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    output wire id_0,
    output supply1 id_1,
    input wand id_2
);
  not primCall (id_0, id_2);
  module_0 modCall_1 ();
endmodule
module module_4 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  supply1  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ;
  wire id_18;
  assign id_9 = id_13;
  assign id_5 = id_4;
  wire id_19;
  assign id_18 = !1'h0;
  assign module_0.id_1 = 0;
endmodule
