// Copyright 2020 Google LLC
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//      http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
#include "xls/netlist/interpreter.h"

#include "absl/flags/flag.h"
#include "absl/strings/str_format.h"
#include "absl/strings/str_split.h"
#include "xls/codegen/flattening.h"
#include "xls/common/status/ret_check.h"
#include "xls/common/status/status_macros.h"
#include "xls/ir/bits.h"
#include "xls/ir/bits_ops.h"

namespace xls {
namespace netlist {

Interpreter::Interpreter(rtl::Netlist* netlist) : netlist_(netlist) {}

xabsl::StatusOr<absl::flat_hash_map<const rtl::NetRef, bool>>
Interpreter::InterpretModule(
    const rtl::Module* module,
    const absl::flat_hash_map<const rtl::NetRef, bool>& inputs,
    absl::Span<const std::string> dump_cells) {
  // Do a topological sort through all cells, evaluating each as its inputs are
  // fully satisfied, and store those results with each output wire.

  // The list of "unsatisfied" cells.
  absl::flat_hash_map<rtl::Cell*, absl::flat_hash_set<rtl::NetRef>> cell_inputs;

  // The set of wires that have been "activated" (whose source cells have been
  // processed) but not yet processed.
  std::deque<rtl::NetRef> active_wires;

  // Holds the [boolean] value of a wire that's been processed.
  absl::flat_hash_map<const rtl::NetRef, bool> processed_wires;

  // First, populate the unsatisfied cell list.
  for (const auto& cell : module->cells()) {
    // if a cell has no inputs, it's active, so process it now.
    if (cell->inputs().empty()) {
      XLS_RETURN_IF_ERROR(InterpretCell(*cell, &processed_wires));
      for (const auto& output : cell->outputs()) {
        active_wires.push_back(output.netref);
      }
    } else {
      absl::flat_hash_set<rtl::NetRef> inputs;
      for (const auto& input : cell->inputs()) {
        inputs.insert(input.netref);
      }
      cell_inputs[cell.get()] = std::move(inputs);
    }
  }

  absl::flat_hash_set<std::string> dump_cell_set(dump_cells.begin(),
                                                 dump_cells.end());

  // Set all inputs as "active".
  for (const rtl::NetRef ref : module->inputs()) {
    active_wires.push_back(ref);
  }
  XLS_ASSIGN_OR_RETURN(rtl::NetRef net_0, module->ResolveNumber(0));
  XLS_ASSIGN_OR_RETURN(rtl::NetRef net_1, module->ResolveNumber(1));
  active_wires.push_back(net_0);
  active_wires.push_back(net_1);

  for (const auto& input : inputs) {
    processed_wires[input.first] = input.second;
    XLS_VLOG(2) << "Input : " << input.first->name() << " : "
                << static_cast<int>(input.second);
  }
  processed_wires[net_0] = false;
  processed_wires[net_1] = true;

  // Process all active wires : see if this wire satisfies all of a cell's
  // inputs. If so, interpret the cell, and place its outputs on the active wire
  // list.
  while (!active_wires.empty()) {
    rtl::NetRef wire = active_wires.front();
    active_wires.pop_front();
    XLS_VLOG(2) << "Processing wire: " << wire->name();

    for (const auto& cell : wire->connected_cells()) {
      if (IsCellOutput(*cell, wire)) {
        continue;
      }

      cell_inputs[cell].erase(wire);
      if (cell_inputs[cell].empty()) {
        XLS_VLOG(2) << "Processing cell: " << cell->name();
        XLS_RETURN_IF_ERROR(InterpretCell(*cell, &processed_wires));
        for (const auto& output : cell->outputs()) {
          active_wires.push_back(output.netref);
        }

        if (dump_cell_set.contains(cell->name())) {
          XLS_LOG(INFO) << "Cell " << cell->name() << " inputs:";
          for (const auto& input : cell->inputs()) {
            XLS_LOG(INFO) << "   " << input.netref->name() << " : "
                          << static_cast<int>(processed_wires[input.netref]);
          }

          XLS_LOG(INFO) << "Cell " << cell->name() << " outputs:";
          for (const auto& output : cell->outputs()) {
            XLS_LOG(INFO) << "   " << output.netref->name() << " : "
                          << static_cast<int>(processed_wires[output.netref]);
          }
        }
      } else if (XLS_VLOG_IS_ON(2)) {
        XLS_VLOG(2) << "Cell remaining: " << cell->name();
        for (const auto& remaining : cell_inputs[cell]) {
          XLS_VLOG(2) << " - " << remaining->name();
        }
      }
    }
  }

  // Sanity check that we've processed all cells (i.e., that there aren't
  // unsatisfiable cells).
  for (const auto& cell : module->cells()) {
    for (const auto& output : cell->outputs()) {
      if (!processed_wires.contains(output.netref)) {
        return absl::InvalidArgumentError(absl::StrFormat(
            "Netlist contains unconnected subgraphs and cannot be translated. "
            "Example: cell %s, output %s.",
            cell->name(), output.netref->name()));
      }
    }
  }

  absl::flat_hash_map<const rtl::NetRef, bool> outputs;
  outputs.reserve(module->outputs().size());
  for (const rtl::NetRef output : module->outputs()) {
    outputs[output] = processed_wires.at(output);
  }

  return outputs;
}

absl::Status Interpreter::InterpretCell(
    const rtl::Cell& cell,
    absl::flat_hash_map<const rtl::NetRef, bool>* processed_wires) {
  const CellLibraryEntry* entry = cell.cell_library_entry();
  xabsl::StatusOr<const rtl::Module*> status_or_module =
      netlist_->GetModule(entry->name());
  if (status_or_module.ok()) {
    // If this "cell" is actually a module defined in the netlist,
    // then recursively evaluate it.
    absl::flat_hash_map<const rtl::NetRef, bool> inputs;
    // who's input/output name - needs to be internal
    // need to map cell inputs to module inputs?
    auto module = status_or_module.value();
    const std::vector<rtl::NetRef>& module_input_refs = module->inputs();
    const absl::Span<const std::string> module_input_names =
        module->AsCellLibraryEntry()->input_names();

    for (const auto& input : cell.inputs()) {
      // We need to match the inputs - from the NetRefs in this module to the
      // NetRefs in the child module. In Module, the order of inputs
      // (as NetRefs) is the same as the input names in its CellLibraryEntry.
      // That means, for each input (in this module):
      //  - Find the child module input pin/NetRef with the same name.
      //  - Assign the corresponding child module input NetRef to have the value
      //    of the wire in this module.
      // If ever an input isn't found, that's bad. Abort.
      bool input_found = false;
      for (int i = 0; i < module_input_names.size(); i++) {
        if (module_input_names[i] == input.name) {
          inputs[module_input_refs[i]] = processed_wires->at(input.netref);
          input_found = true;
          break;
        }
      }

      XLS_RET_CHECK(input_found) << absl::StrFormat(
          "Could not find input pin \"%s\" in module \"%s\", referenced in "
          "cell \"%s\"!",
          input.name, module->name(), cell.name());
    }

    using ChildOutputsT = absl::flat_hash_map<const rtl::NetRef, bool>;
    XLS_ASSIGN_OR_RETURN(ChildOutputsT child_outputs,
                         InterpretModule(module, inputs));
    // We need to do the same here - map the NetRefs in the module's output
    // to the NetRefs in this module, using pin names as the matching keys.
    for (const auto& child_output : child_outputs) {
      bool output_found = false;
      for (const auto& cell_output : cell.outputs()) {
        if (child_output.first->name() == cell_output.name) {
          (*processed_wires)[cell_output.netref] = child_output.second;
          output_found = true;
          break;
        }
      }
      XLS_RET_CHECK(output_found);
      XLS_RET_CHECK(output_found) << absl::StrFormat(
          "Could not find cell output pin \"%s\" in cell \"%s\", referenced in "
          "child module \"%s\"!",
          child_output.first->name(), cell.name(), module->name());
    }

    return absl::OkStatus();
  }

  if (std::holds_alternative<StateTable>(entry->operation())) {
    const StateTable& state_table = std::get<StateTable>(entry->operation());
    StateTable::InputStimulus stimulus;
    for (const auto& input : cell.inputs()) {
      stimulus[input.name] = (*processed_wires).at(input.netref);
    }

    for (int i = 0; i < cell.outputs().size(); i++) {
      XLS_ASSIGN_OR_RETURN(bool result, state_table.GetSignalValue(
                                            stimulus, cell.outputs()[i].name));
      (*processed_wires)[cell.outputs()[i].netref] = result;
    }
  } else {
    const auto& pins =
        std::get<CellLibraryEntry::SimplePins>(entry->operation());
    for (int i = 0; i < cell.outputs().size(); i++) {
      XLS_ASSIGN_OR_RETURN(
          function::Ast ast,
          function::Parser::ParseFunction(pins.at(cell.outputs()[i].name)));
      XLS_ASSIGN_OR_RETURN(bool result,
                           InterpretFunction(cell, ast, *processed_wires));
      (*processed_wires)[cell.outputs()[i].netref] = result;
    }
  }

  return absl::OkStatus();
}

xabsl::StatusOr<bool> Interpreter::InterpretFunction(
    const rtl::Cell& cell, const function::Ast& ast,
    const absl::flat_hash_map<const rtl::NetRef, bool>& processed_wires) {
  switch (ast.kind()) {
    case function::Ast::Kind::kAnd: {
      XLS_ASSIGN_OR_RETURN(bool lhs, InterpretFunction(cell, ast.children()[0],
                                                       processed_wires));
      XLS_ASSIGN_OR_RETURN(bool rhs, InterpretFunction(cell, ast.children()[1],
                                                       processed_wires));
      return lhs & rhs;
    }
    case function::Ast::Kind::kIdentifier: {
      rtl::NetRef ref = nullptr;
      for (const auto& input : cell.inputs()) {
        if (input.name == ast.name()) {
          ref = input.netref;
        }
      }

      if (ref == nullptr) {
        return absl::NotFoundError(
            absl::StrFormat("Identifier \"%s\" not found in cell %s's inputs.",
                            ast.name(), cell.name()));
      }

      return processed_wires.at(ref);
    }
    case function::Ast::Kind::kLiteralOne:
      return 1;
    case function::Ast::Kind::kLiteralZero:
      return 0;
    case function::Ast::Kind::kNot: {
      XLS_ASSIGN_OR_RETURN(
          bool value,
          InterpretFunction(cell, ast.children()[0], processed_wires));
      return !value;
    }
    case function::Ast::Kind::kOr: {
      XLS_ASSIGN_OR_RETURN(bool lhs, InterpretFunction(cell, ast.children()[0],
                                                       processed_wires));
      XLS_ASSIGN_OR_RETURN(bool rhs, InterpretFunction(cell, ast.children()[1],
                                                       processed_wires));
      return lhs | rhs;
    }
    case function::Ast::Kind::kXor: {
      XLS_ASSIGN_OR_RETURN(bool lhs, InterpretFunction(cell, ast.children()[0],
                                                       processed_wires));
      XLS_ASSIGN_OR_RETURN(bool rhs, InterpretFunction(cell, ast.children()[1],
                                                       processed_wires));
      return lhs ^ rhs;
    }
    default:
      return absl::InvalidArgumentError(
          absl::StrCat("Unknown AST element type: ", ast.kind()));
  }
}

bool Interpreter::IsCellOutput(const rtl::Cell& cell, const rtl::NetRef ref) {
  for (const auto& output : cell.outputs()) {
    if (ref == output.netref) {
      return true;
    }
  }

  return false;
}

}  // namespace netlist
}  // namespace xls
