Using GPU
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/prompt_tb_files/adder/prompt1_adder_64.v
Prompt str:  //Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
Loading LLM model...
Loaded LLM:  codellama/CodeLlama-13b-hf
Initializing MCTS tree/LLM env...
Episode not stated yet!
Simulations per episode:  100
********-- EPISODE-1--************
ORIG MODILE:  adder_64
--------MCTS-------
Env seed:  42
Initializing MCTS tree.
Initialize search (creating root node)

MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  13

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  23.492831  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [1.65047224e+00 7.01201868e-03 5.98661918e-04 4.37990407e-04
 3.16170524e-04 2.96359126e-04 2.88884596e-01 6.93001454e-05
 6.66453030e-05 5.14995870e-05]  taking action:  0
Adding child.
Leaf selection - depth:  1
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  13

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  23.079263  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  2.0
Iteration TIME (sec):  23.655834302000002
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [9.60703705e-01 8.58793391e-03 7.33208114e-04 5.36426504e-04
 3.87228228e-04 3.62964320e-04 3.53809927e-01 8.48749977e-05
 8.16234930e-05 6.30738551e-05]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [1.424478   0.1244695  0.12063997 0.10814098 0.05108219 0.03298113
 0.01418501 0.01232415 0.01037797 0.00639369]  taking action:  0
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  1678

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  22.76382  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  3.0
Iteration TIME (sec):  23.335750935999997
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [7.11373405e-01 9.91649191e-03 8.46635804e-04 6.19411973e-04
 4.47132643e-04 4.19115095e-04 4.08544513e-01 9.80052055e-05
 9.42506913e-05 7.28314144e-05]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.8223111  0.15244338 0.1477532  0.13244511 0.06256264 0.04039348
 0.01737302 0.01509394 0.01271037 0.00783063]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [0.6472585  0.34645253 0.23811312 0.13567276 0.10901612 0.10082343
 0.09926031 0.02113374 0.02096928 0.01807665]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  8014

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  22.555284  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  4.0
Iteration TIME (sec):  23.13450373699999
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [5.77406434e-01 1.10869750e-02 9.46567605e-04 6.92523639e-04
 4.99909492e-04 4.68584922e-04 4.56766652e-01 1.09573151e-04
 1.05375476e-04 8.14279968e-05]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.6048387  0.17602645 0.17061068 0.15293445 0.07224112 0.04664237
 0.02006063 0.01742898 0.01467667 0.00904204]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [0.34636328 0.42431596 0.29162782 0.16616452 0.13351694 0.12348298
 0.12156855 0.02588344 0.02568202 0.02213928]  taking action:  1
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  8014

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

  wire [63:0] sum_wire;
  wire cout_wire;

  assign sum_wire = in1 + in2 + cin;
  assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

  assign sum = sum_wire;
  assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  22.580472  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  5.0
Iteration TIME (sec):  23.16654930300001
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [4.91740357e-01 1.21451726e-02 1.03691286e-03 7.58621637e-04
 5.47623411e-04 5.13309063e-04 5.00362797e-01 1.20031373e-04
 1.15433051e-04 8.91999013e-05]  taking action:  6
Adding child.
Leaf selection - depth:  1
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  13

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);	

	wire [63:0] sum_wire;
	wire cout_wire;

	assign sum = sum_wire;
	assign cout = cout_wire;

	full_adder fa0(sum_wire[0], cout_wire, in1[0], in2[0], cin);
	full_adder fa1(sum_wire[1], cout_wire, in1[1], in2[1], cout_wire);
	full_adder fa2(sum_wire[2], cout_wire, in1[2], in2[2], cout_wire);
	full_adder fa3(sum_wire[3], cout_wire, in1[3], in2[3], cout_wire);
	full_adder fa4(sum_wire[4], cout_wire, in1[4], in2[4], cout_wire);
	full_adder fa5(sum_wire[5], cout_wire, in1[5], in2[5], cout_wire);
	full_adder fa6(sum_wire[6], cout_wire, in1[6], in2[6], cout_wire);
	full_adder fa7(sum_wire[7], cout_wire, in1[7], in2[7], cout_wire);
	full_adder fa8(sum_wire[8], cout_wire, in1[8], in2[8], cout_wire);
	full_adder fa9(sum_wire[9], cout_wire, in1[9], in2[9], cout_wire);
	full_adder fa10(sum_wire[10], cout_wire, in1[10], in2[10], cout_wire);
	full_adder fa11(sum_wire[11], cout_wire, in1[11], in2[11], cout_wire);
	full_adder fa12(sum_wire[12], cout_wire, in1[12], in2[12], cout_wire);
	full_adder fa13(sum_wire[13], cout_wire, in1[13], in2[13], cout_wire);
	full_adder fa14(sum_wire[14], cout_wire, in1[14], in2[14], cout_wire);
	full_adder fa15(sum_wire[15], cout_wire, in1[15], in2[15], cout_wire);
	full_adder fa16(sum_wire[16], cout_wire, in1[16], in2[16], cout_wire);
	full_adder fa17(sum_wire[17], cout_wire, in1[17], in2[17], cout_wire);
	full_adder fa18(sum_wire[18], cout_wire, in1[18], in2[18], cout_wire);
	full_adder fa19(sum_wire[19], cout_wire, in1[19], in2[19], cout_wire);
	full_adder fa20(sum_wire[20], cout_wire, in1[20], in2[20], cout_wire);
	full_adder fa21(sum_wire[21], cout_wire, in1[21], in2[21], cout_wire);
	full_adder fa22(sum_wire[22], cout_wire, in1[22], in2[22], cout_wire);
	full_adder fa23(sum_wire[23], cout_wire, in1[23], in2[23], cout_wire);
	full_adder fa24(sum_wire[24], cout_wire, in1[24], in2[24], cout_wire);
	full_adder fa25(sum_wire[25], cout_wire, in1[25], in2[25], cout_wire);
	full_adder fa26(sum_wire[26], cout_wire, in1[26], in2[26], cout_wire);
	full_adder fa27(sum_wire[27], cout_wire, in1[27], in2[27], cout_wire);
	full_adder fa28(sum_wire[28], cout_wire, in1[28], in2[28], cout_wire);
	full_adder fa29(sum_wire[29], cout_wire, in1[29], in2[29], cout_wire);
	full_adder fa30(sum_wire[30], cout_wire, in1[30], in2[30], cout_wire);
	full_adder fa31(sum_wire[31], cout_wire, in1[31], in2[31], cout_wire);
	full_adder fa32(sum_wire[32], cout_wire, in1[32], in2[32], cout_wire);
	full_adder fa33(sum_wire[33], cout_wire, in1[33], in2[33], cout_wire);
	full_adder fa34(sum_wire[34], cout_wire, in1[34], in2[34], cout_wire);
	full_adder fa35(sum_wire[35], cout_wire, in1[35], in2[35], cout_wire);
	full_adder fa36(sum_wire[36], cout_wire, in1[36], in2[36], cout_wire);
	full_adder fa37(sum_wire[37], cout_wire, in1[37], in2[37], cout_wire);
	full_adder fa38(sum_wire[38], cout_wire, in1[38], in2[38], cout_wire);
	full_adder fa39(sum_wire[39], cout_wire, in1[39], in2[39], cout_wire);
	full_adder fa40(sum_wire[40], cout_wire, in1[40], in2[40], cout_wire);
	full_adder fa41(sum_wire[41], cout_wire, in1[41], in2[41], cout_wire);
	full_adder fa42(sum_wire[42], cout_wire, in1[42], in2[42], cout_wire);
	full_adder fa43(sum_wire[43], cout_wire, in1[43], in2[43], cout_wire);
	full_adder fa44(sum_wire[44], cout_wire, in1[44], in2[44], cout_wire);
	full_adder fa45(sum_wire[45], cout_wire, in1[45], in2[45], cout_wire);
	full_adder fa46(sum_wire[46], cout_wire, in1[46], in2[46], cout_wire);
	full_adder fa47(sum_wire[47], cout_wire, in1[47], in2[47], cout_wire);
	full_adder fa48(sum_wire[48], cout_wire, in1[48], in2[48], cout_wire);
	full_adder fa49(sum_wire[49], cout_wire, in1[49], in2[49], cout_wire);
	full_adder fa50(sum_wire[50], cout_wire, in1[50], in2[50], cout_wire);
	full_adder fa51(sum_wire[51], cout_wire, in1[51], in2[51], cout_wire);
	full_adder fa52(sum_wire[52], cout_wire, in1[52], in2[52], cout_wire);
	full_adder fa53(sum_wire[53], cout_wire, in1[53], in2[53], cout_wire);
	full_adder fa54(sum_wire[54], cout_wire, in1[54], in2[54], cout_wire);
	full_adder fa55(sum_wire
Verilog compilation failed, error:  2
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:71: syntax error\nI give up.\n'
LLM generates return in:  685.911505  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  6.0
Iteration TIME (sec):  683.276546721
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 5.37550167e-01  1.31182857e-02  1.11999389e-03  8.19405020e-04
  5.91500888e-04  5.54437156e-04 -2.29773205e-01  1.29648700e-04
  1.24681945e-04  9.63469051e-05]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.48807436 0.19680355 0.19074854 0.17098589 0.08076802 0.05214775
 0.02242847 0.01948619 0.01640902 0.0101093 ]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [0.40768087 0.19497892 0.33674282 0.19187026 0.15417208 0.14258586
 0.14037527 0.02988762 0.02965504 0.02556424]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.798975   0.38335237 0.3032567  0.05437093 0.04104133 0.00517721
 0.00361428 0.00323982 0.00321461 0.00244554]  taking action:  0
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  518

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  23.342363  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  7.0
Iteration TIME (sec):  23.923271381000063
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 4.66824077e-01  1.40240374e-02  1.19732384e-03  8.75980813e-04
  6.32341048e-04  5.92718252e-04 -2.11115404e-01  1.38600291e-04
  1.33290606e-04  1.02999174e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.41345364 0.21558748 0.20895456 0.18730567 0.08847693 0.057125
 0.02456916 0.02134605 0.01797518 0.01107419]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [0.2744685  0.22389476 0.3764899  0.21451746 0.17236961 0.15941583
 0.15694432 0.03341537 0.03315534 0.02858168]  taking action:  2
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  518

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

reg [63:0] sum_reg;
reg cout_reg;

always @(*) begin
    sum_reg = in1 + in2 + cin;
    cout_reg = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
end

assign sum = sum_reg;
assign cout = cout_reg;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  23.181481  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  8.0
Iteration TIME (sec):  23.764233278999995
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 4.14454332e-01  1.48747379e-02  1.26995371e-03  9.29117960e-04
  6.70698965e-04  6.28672643e-04 -1.93591615e-01  1.47007808e-04
  1.41376037e-04  1.09247122e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.36082572 0.23286112 0.22569673 0.20231326 0.09556602 0.06170205
 0.02653772 0.02305637 0.01941541 0.01196149]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [0.3070282  0.25003666 0.15621202 0.2349921  0.18882145 0.1746313
 0.17192389 0.03660471 0.03631985 0.03130967]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.43927026 0.46950886 0.3714121  0.06659052 0.05026516 0.00634077
 0.00442657 0.00396795 0.00393707 0.00299517]  taking action:  1
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  2533

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    assign sum = in1 + in2 + cin;
    assign cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  12.460777  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  9.0
Iteration TIME (sec):  13.084500036000009
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 3.73821009e-01  1.56793504e-02  1.33864874e-03  9.79376323e-04
  7.06978784e-04  6.62679151e-04 -1.77017203e-01  1.54959836e-04
  1.49023428e-04  1.15156577e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.32127944 0.248939   0.24127994 0.21628197 0.10216437 0.06596227
 0.02837002 0.0246483  0.02075595 0.01278737]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [0.22772746 0.27407664 0.17273444 0.2538205  0.20395048 0.18862337
 0.18569903 0.0395376  0.03922993 0.0338183 ]  taking action:  1
Leaf selection - depth:  3
Leaf selection - action scores:  [0.77093005 0.3757213  0.32643235 0.06038391 0.04281861 0.01275643
 0.00726839 0.00348741 0.00343335 0.00249234]  taking action:  0
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  518

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

  wire [63:0] sum_wire;
  wire cout_wire;

  assign sum_wire = in1 + in2 + cin;
  assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

  assign sum = sum_wire;
  assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  22.539646  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  10.0
Iteration TIME (sec):  23.098430184999984
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 3.41188935e-01  1.64446415e-02  1.40398665e-03  1.02717855e-03
  7.41485604e-04  6.95023758e-04 -1.61252785e-01  1.62523247e-04
  1.56297090e-04  1.20777237e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.29022175 0.26403967 0.25591603 0.22940165 0.10836168 0.06996355
 0.03009095 0.02614347 0.02201501 0.01356305]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [0.24862926 0.1643017  0.18811312 0.27134553 0.21803224 0.20164686
 0.19852062 0.04226748 0.04193855 0.03615329]  taking action:  3
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  2533

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

assign sum = in1 + in2 + cin;
assign cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  12.218712  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  11.0
Iteration TIME (sec):  12.847322386000087
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 3.14281471e-01  1.71758678e-02  1.46641623e-03  1.07285301e-03
  7.74456455e-04  7.25928639e-04 -1.46190073e-01  1.69749995e-04
  1.63246986e-04  1.26147710e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.2650255  0.27832225 0.26975918 0.24181058 0.11422323 0.07374806
 0.03171865 0.02755764 0.02320586 0.01429671]  taking action:  1
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  8014

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  23.027023  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  12.0
Iteration TIME (sec):  23.601643055999943
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 2.91626815e-01  1.78772100e-02  1.52629440e-03  1.11666081e-03
  8.06079836e-04  7.55570483e-04 -1.31742952e-01  1.76681397e-04
  1.69912850e-04  1.31298700e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.2822997  0.09595343 0.28292584 0.25361308 0.11979835 0.07734762
 0.0332668  0.02890269 0.02433851 0.01499452]  taking action:  2
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  13

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
    
    wire [63:0] sum_wire;
    wire cout_wire;
    
    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
    
    assign sum = sum_wire;
    assign cout = cout_wire;
    
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  23.218756  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  13.0
Iteration TIME (sec):  23.802850911000064
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 2.72228248e-01  1.85520576e-02  1.58391056e-03  1.15881369e-03
  8.36508578e-04  7.84092546e-04 -1.17841601e-01  1.83350951e-04
  1.76326898e-04  1.36255100e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.29880494 0.10244338 0.0977532  0.26489022 0.12512529 0.08078695
 0.03474604 0.03018788 0.02542074 0.01566127]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [0.26826066 0.17831224 0.2025571  0.09390269 0.2312581  0.21387878
 0.2105629  0.04483143 0.04448255 0.03834635]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.5149606  0.22107105 0.42886972 0.07689211 0.0580412  0.00732169
 0.00511136 0.00458179 0.00454614 0.00345852]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [1.8445853  0.0251067  0.0173909  0.01386524 0.00983192 0.00747973
 0.00364533 0.00228119 0.00221101 0.00206088]  taking action:  0
Adding child.
Leaf selection - depth:  5
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29953

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  21.600988  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  14.0
Iteration TIME (sec):  22.18297672999995
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 2.55384943e-01  1.92032040e-02  1.63950318e-03  1.19948613e-03
  8.65868640e-04  8.11612892e-04 -1.04428476e-01  1.89786264e-04
  1.82515679e-04  1.41037428e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.27317205 0.1086681  0.10378639 0.2757065  0.13023452 0.08408573
 0.03616482 0.03142054 0.02645875 0.01630076]  taking action:  3
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  13

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  
  wire [63:0] sum_wire;
  wire cout_wire;
  
  assign sum_wire = in1 + in2 + cin;
  assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
  
  assign sum = sum_wire;
  assign cout = cout_wire;
  
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  23.153764  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  15.0
Iteration TIME (sec):  23.72400092500004
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 2.40588587e-01  1.98329838e-02  1.69327161e-03  1.23882395e-03
  8.94265286e-04  8.38230191e-04 -9.14554866e-02  1.96010411e-04
  1.88501383e-04  1.45662829e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.28688142 0.11465767 0.10959168 0.09305707 0.13515075 0.08725987
 0.03753    0.03260663 0.02745754 0.0169161 ]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [0.2094628  0.19156379 0.21621858 0.10168676 0.24376744 0.22544804
 0.2219528  0.04725648 0.04688873 0.04042061]  taking action:  4
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  8014

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

   wire [63:0] sum_wire;
   wire cout_wire;

   assign sum = sum_wire;
   assign cout = cout_wire;

   full_adder fa0(sum_wire[0], cout_wire, in1[0], in2[0], cin);
   full_adder fa1(sum_wire[1], cout_wire, in1[1], in2[1], cout_wire);
   full_adder fa2(sum_wire[2], cout_wire, in1[2], in2[2], cout_wire);
   full_adder fa3(sum_wire[3], cout_wire, in1[3], in2[3], cout_wire);
   full_adder fa4(sum_wire[4], cout_wire, in1[4], in2[4], cout_wire);
   full_adder fa5(sum_wire[5], cout_wire, in1[5], in2[5], cout_wire);
   full_adder fa6(sum_wire[6], cout_wire, in1[6], in2[6], cout_wire);
   full_adder fa7(sum_wire[7], cout_wire, in1[7], in2[7], cout_wire);
   full_adder fa8(sum_wire[8], cout_wire, in1[8], in2[8], cout_wire);
   full_adder fa9(sum_wire[9], cout_wire, in1[9], in2[9], cout_wire);
   full_adder fa10(sum_wire[10], cout_wire, in1[10], in2[10], cout_wire);
   full_adder fa11(sum_wire[11], cout_wire, in1[11], in2[11], cout_wire);
   full_adder fa12(sum_wire[12], cout_wire, in1[12], in2[12], cout_wire);
   full_adder fa13(sum_wire[13], cout_wire, in1[13], in2[13], cout_wire);
   full_adder fa14(sum_wire[14], cout_wire, in1[14], in2[14], cout_wire);
   full_adder fa15(sum_wire[15], cout_wire, in1[15], in2[15], cout_wire);
   full_adder fa16(sum_wire[16], cout_wire, in1[16], in2[16], cout_wire);
   full_adder fa17(sum_wire[17], cout_wire, in1[17], in2[17], cout_wire);
   full_adder fa18(sum_wire[18], cout_wire, in1[18], in2[18], cout_wire);
   full_adder fa19(sum_wire[19], cout_wire, in1[19], in2[19], cout_wire);
   full_adder fa20(sum_wire[20], cout_wire, in1[20], in2[20], cout_wire);
   full_adder fa21(sum_wire[21], cout_wire, in1[21], in2[21], cout_wire);
   full_adder fa22(sum_wire[22], cout_wire, in1[22], in2[22], cout_wire);
   full_adder fa23(sum_wire[23], cout_wire, in1[23], in2[23], cout_wire);
   full_adder fa24(sum_wire[24], cout_wire, in1[24], in2[24], cout_wire);
   full_adder fa25(sum_wire[25], cout_wire, in1[25], in2[25], cout_wire);
   full_adder fa26(sum_wire[26], cout_wire, in1[26], in2[26], cout_wire);
   full_adder fa27(sum_wire[27], cout_wire, in1[27], in2[27], cout_wire);
   full_adder fa28(sum_wire[28], cout_wire, in1[28], in2[28], cout_wire);
   full_adder fa29(sum_wire[29], cout_wire, in1[29], in2[29], cout_wire);
   full_adder fa30(sum_wire[30], cout_wire, in1[30], in2[30], cout_wire);
   full_adder fa31(sum_wire[31], cout_wire, in1[31], in2[31], cout_wire);
   full_adder fa32(sum_wire[32], cout_wire, in1[32], in2[32], cout_wire);
   full_adder fa33(sum_wire[33], cout_wire, in1[33], in2[33], cout_wire);
   full_adder fa34(sum_wire[34], cout_wire, in1[34], in2[34], cout_wire);
   full_adder fa35(sum_wire[35], cout_wire, in1[35], in2[35], cout_wire);
   full_adder fa36(sum_wire[36], cout_wire, in1[36], in2[36], cout_wire);
   full_adder fa37(sum_wire[37], cout_wire, in1[37], in2[37], cout_wire);
   full_adder fa38(sum_wire[38], cout_wire, in1[38], in2[38], cout_wire);
   full_adder fa39(sum_wire[39], cout_wire, in1[39], in2[39], cout_wire);
   full_adder fa40(sum_wire[40], cout_wire, in1[40], in2[40], cout_wire);
   full_adder fa41(sum_wire[41], cout_wire, in1[41], in2[41], cout_wire);
   full_adder fa42(sum_wire[42], cout_wire, in1[42], in2[42], cout_wire);
   full_adder fa43(sum_wire[43], cout_wire, in1[43], in2[43], cout_wire);
   full_adder fa44(sum_wire[44], cout_wire, in1[44], in2[44], cout_wire);
   full_adder fa45(sum_wire[45], cout_wire, in1[45], in2[45], cout_wire);
   full_adder fa46(sum_wire[46], cout_wire, in1[46], in2[46], cout_wire);
   full_adder fa47(sum_wire[47], cout_wire, in1[47], in2[47], cout_wire);
   full_adder fa48(sum_wire[48], cout_wire, in1[48], in2[48], cout_wire);
   full_adder fa49(sum_wire[49], cout_wire, in1[49], in2[49], cout_wire);
   full_adder fa50(sum_wire[50], cout_wire, in1[50], in2[50], cout_wire);
   full_adder fa51(sum_wire[51], cout_wire, in1[51], in2[51], cout_wire);
   full_adder fa52(sum_wire[52], cout_wire, in1[52], in2[52], cout_wire);
   full_adder fa53(sum_wire[53], cout_wire, in1[53], in2[53], cout_wire);
   full_adder fa54(sum_wire[54], cout_wire, in1[54], in2[54], cout_wire);
   full_adder fa55(sum_wire[
Verilog compilation failed, error:  2
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:71: syntax error\nI give up.\n'
LLM generates return in:  679.293332  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  16.0
Iteration TIME (sec):  676.8025053639999
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 1.67460790e-01  2.04433718e-02  1.74538442e-03  1.27695050e-03
  9.21787558e-04  8.64027904e-04 -7.88819547e-02  2.02042907e-04
  1.94302778e-04  1.50145807e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.18191761 0.12043688 0.1151931  0.09807815 0.13989432 0.09032255
 0.03884725 0.03375107 0.02842125 0.01750983]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.2235912   0.20416775  0.22921242  0.10909042 -0.37216726  0.23645191
  0.23278607  0.04956301  0.04917732  0.04239349]  taking action:  5
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  732

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

always @(*) begin
    sum = in1 + in2 + cin;
    cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
end

endmodule
Verilog compilation failed, error:  2
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:11: error: sum is not a valid l-value in tb_adder_64.uut.\n/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:5:      : sum is declared here as wire.\n/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:12: error: cout is not a valid l-value in tb_adder_64.uut.\n/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:6:      : cout is declared here as wire.\n/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:10: warning: @* found no sensitivities so it will never trigger.\n2 error(s) during elaboration.\n'
LLM generates return in:  13.793766  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  17.0
Iteration TIME (sec):  14.436768827999913
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 0.10321353  0.02103606  0.00179599  0.00131397  0.00094851  0.00088908
 -0.06667311  0.0002079   0.00019994  0.0001545 ]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.09408602 0.12602645 0.12061068 0.10293445 0.14448224 0.09328473
 0.04012126 0.03485796 0.02935334 0.01808407]  taking action:  4
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  8014

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] sum_wire;
  wire cout_wire;

  assign sum_wire = in1 + in2 + cin;
  assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

  assign sum = sum_wire;
  assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  22.436434  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  18.0
Iteration TIME (sec):  22.995567493999943
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 0.099241    0.02161249  0.0018452   0.00134998  0.0009745   0.00091344
 -0.05479894  0.0002136   0.00020541  0.00015873]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.10441926 0.13144392 0.12586147 0.10764122 0.02446444 0.0961557
 0.04135605 0.03593076 0.03025674 0.01864064]  taking action:  1
Leaf selection - depth:  2
Leaf selection - action scores:  [0.524486   0.4348142  0.42807305 0.23273925 0.04582908 0.03859195
 0.00719478 0.00578117 0.00486823 0.00358961]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  518

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  21.874571  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  19.0
Iteration TIME (sec):  22.454521402000182
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 0.09551397  0.02217395  0.00189314  0.00138505  0.00099982  0.00093717
 -0.04323335  0.00021915  0.00021075  0.00016286]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.11445284 0.05780283 0.13095996 0.11221147 0.02662328 0.0989434
 0.04255503 0.03697245 0.03113392 0.01918106]  taking action:  2
Leaf selection - depth:  2
Leaf selection - action scores:  [1.9325836e+00 6.0556275e-03 3.1416183e-03 2.6044932e-03 1.9969339e-03
 1.7622882e-03 2.8768563e-04 1.7723799e-04 1.3911567e-04 1.1806594e-04]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  1678

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
    
    wire [63:0] sum_wire;
    wire cout_wire;
    
    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
    
    assign sum = sum_wire;
    assign cout = cout_wire;
    
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  23.015772  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  20.0
Iteration TIME (sec):  23.59599485900003
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 0.09200745  0.02272154  0.00193989  0.00141925  0.00102451  0.00096031
 -0.03195346  0.00022456  0.00021596  0.00016688]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.12421134 0.06121359 0.05727912 0.11665645 0.02872294 0.10165469
 0.04372114 0.03798558 0.03198707 0.01970666]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.23709063  0.21621063  0.24162783  0.11616452 -0.36648306 -0.37651703
  0.2431371   0.05176688  0.05136403  0.04427856]  taking action:  6
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  518

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

wire [63:0] sum_wire;
wire cout_wire;

assign sum = sum_wire;
assign cout = cout_wire;

full_adder fa0(sum_wire[0], cout_wire, in1[0], in2[0], cin);
full_adder fa1(sum_wire[1], cout_wire, in1[1], in2[1], cout_wire);
full_adder fa2(sum_wire[2], cout_wire, in1[2], in2[2], cout_wire);
full_adder fa3(sum_wire[3], cout_wire, in1[3], in2[3], cout_wire);
full_adder fa4(sum_wire[4], cout_wire, in1[4], in2[4], cout_wire);
full_adder fa5(sum_wire[5], cout_wire, in1[5], in2[5], cout_wire);
full_adder fa6(sum_wire[6], cout_wire, in1[6], in2[6], cout_wire);
full_adder fa7(sum_wire[7], cout_wire, in1[7], in2[7], cout_wire);
full_adder fa8(sum_wire[8], cout_wire, in1[8], in2[8], cout_wire);
full_adder fa9(sum_wire[9], cout_wire, in1[9], in2[9], cout_wire);
full_adder fa10(sum_wire[10], cout_wire, in1[10], in2[10], cout_wire);
full_adder fa11(sum_wire[11], cout_wire, in1[11], in2[11], cout_wire);
full_adder fa12(sum_wire[12], cout_wire, in1[12], in2[12], cout_wire);
full_adder fa13(sum_wire[13], cout_wire, in1[13], in2[13], cout_wire);
full_adder fa14(sum_wire[14], cout_wire, in1[14], in2[14], cout_wire);
full_adder fa15(sum_wire[15], cout_wire, in1[15], in2[15], cout_wire);
full_adder fa16(sum_wire[16], cout_wire, in1[16], in2[16], cout_wire);
full_adder fa17(sum_wire[17], cout_wire, in1[17], in2[17], cout_wire);
full_adder fa18(sum_wire[18], cout_wire, in1[18], in2[18], cout_wire);
full_adder fa19(sum_wire[19], cout_wire, in1[19], in2[19], cout_wire);
full_adder fa20(sum_wire[20], cout_wire, in1[20], in2[20], cout_wire);
full_adder fa21(sum_wire[21], cout_wire, in1[21], in2[21], cout_wire);
full_adder fa22(sum_wire[22], cout_wire, in1[22], in2[22], cout_wire);
full_adder fa23(sum_wire[23], cout_wire, in1[23], in2[23], cout_wire);
full_adder fa24(sum_wire[24], cout_wire, in1[24], in2[24], cout_wire);
full_adder fa25(sum_wire[25], cout_wire, in1[25], in2[25], cout_wire);
full_adder fa26(sum_wire[26], cout_wire, in1[26], in2[26], cout_wire);
full_adder fa27(sum_wire[27], cout_wire, in1[27], in2[27], cout_wire);
full_adder fa28(sum_wire[28], cout_wire, in1[28], in2[28], cout_wire);
full_adder fa29(sum_wire[29], cout_wire, in1[29], in2[29], cout_wire);
full_adder fa30(sum_wire[30], cout_wire, in1[30], in2[30], cout_wire);
full_adder fa31(sum_wire[31], cout_wire, in1[31], in2[31], cout_wire);
full_adder fa32(sum_wire[32], cout_wire, in1[32], in2[32], cout_wire);
full_adder fa33(sum_wire[33], cout_wire, in1[33], in2[33], cout_wire);
full_adder fa34(sum_wire[34], cout_wire, in1[34], in2[34], cout_wire);
full_adder fa35(sum_wire[35], cout_wire, in1[35], in2[35], cout_wire);
full_adder fa36(sum_wire[36], cout_wire, in1[36], in2[36], cout_wire);
full_adder fa37(sum_wire[37], cout_wire, in1[37], in2[37], cout_wire);
full_adder fa38(sum_wire[38], cout_wire, in1[38], in2[38], cout_wire);
full_adder fa39(sum_wire[39], cout_wire, in1[39], in2[39], cout_wire);
full_adder fa40(sum_wire[40], cout_wire, in1[40], in2[40], cout_wire);
full_adder fa41(sum_wire[41], cout_wire, in1[41], in2[41], cout_wire);
full_adder fa42(sum_wire[42], cout_wire, in1[42], in2[42], cout_wire);
full_adder fa43(sum_wire[43], cout_wire, in1[43], in2[43], cout_wire);
full_adder fa44(sum_wire[44], cout_wire, in1[44], in2[44], cout_wire);
full_adder fa45(sum_wire[45], cout_wire, in1[45], in2[45], cout_wire);
full_adder fa46(sum_wire[46], cout_wire, in1[46], in2[46], cout_wire);
full_adder fa47(sum_wire[47], cout_wire, in1[47], in2[47], cout_wire);
full_adder fa48(sum_wire[48], cout_wire, in1[48], in2[48], cout_wire);
full_adder fa49(sum_wire[49], cout_wire, in1[49], in2[49], cout_wire);
full_adder fa50(sum_wire[50], cout_wire, in1[50], in2[50], cout_wire);
full_adder fa51(sum_wire[51], cout_wire, in1[51], in2[51], cout_wire);
full_adder fa52(sum_wire[52], cout_wire, in1[52], in2[52], cout_wire);
full_adder fa53(sum_wire[53], cout_wire, in1[53], in2[53], cout_wire);
full_adder fa54(sum_wire[54], cout_wire, in1[54], in2[54], cout_wire);
full_adder fa55(sum_wire[55], cout_wire, in1[55], in2[55], cout_wire);
full_adder fa56(sum_wire[56], cout_wire, in1[56], in2[56], cout_wire);

Verilog compilation failed, error:  2
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:73: syntax error\nI give up.\n'
LLM generates return in:  678.224442  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  21.0
Iteration TIME (sec):  675.760677085
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 0.04369987  0.02325623  0.00198554  0.00145265  0.00104862  0.00098291
 -0.02093909  0.00022984  0.00022104  0.0001708 ]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.04650727 0.0645357  0.06049902 0.1209859  0.03076802 0.1042955
 0.04485694 0.03897238 0.03281803 0.02021861]  taking action:  3
Leaf selection - depth:  2
Leaf selection - action scores:  [1.2100059  0.23457034 0.18848257 0.15383498 0.04691702 0.01925471
 0.00409956 0.00246716 0.00242891 0.00212683]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29871

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  
  wire [63:0] sum_wire;
  wire cout_wire;
  
  assign sum_wire = in1 + in2 + cin;
  assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
  
  assign sum = sum_wire;
  assign cout = cout_wire;
  
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  23.773588  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  22.0
Iteration TIME (sec):  24.350528553999993
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 0.04271543  0.02377891  0.00203016  0.0014853   0.00107219  0.001005
 -0.01017234  0.00023501  0.00022601  0.00017464]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.05506432 0.06777576 0.06363939 0.05013894 0.0327626  0.10687109
 0.04596468 0.03993481 0.03362848 0.02071791]  taking action:  5
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  539

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
                      
    wire [63:0] sum_wire;
    wire cout_wire;
    
    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
    
    assign sum = sum_wire;
    assign cout = cout_wire;
    
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  23.639142  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  23.0
Iteration TIME (sec):  24.211893045000124
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [0.04170018 0.02429035 0.00207383 0.00151724 0.00109525 0.00102662
 0.0003628  0.00024006 0.00023087 0.0001784 ]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.06341988 0.07093953 0.06670583 0.05288768 0.03471022 0.00469302
 0.04704635 0.04087458 0.03441985 0.02120546]  taking action:  1
Leaf selection - depth:  2
Leaf selection - action scores:  [0.27118078 0.5325365  0.52428025 0.28504622 0.05612893 0.0472653
 0.00881177 0.00708046 0.00596235 0.00439636]  taking action:  1
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  518

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
    reg [63:0] sum_reg;
    reg cout_reg;
    
    always @(*) begin
        sum_reg = in1 + in2 + cin;
        cout_reg = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
    end
    
    assign sum = sum_reg;
    assign cout = cout_reg;
    
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  24.329162  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  24.0
Iteration TIME (sec):  24.900029603999883
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [0.04066525 0.02479123 0.00211659 0.00154853 0.00111783 0.00104779
 0.01068064 0.00024501 0.00023563 0.00018208]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.07158768 0.03052415 0.06970335 0.05557463 0.03661406 0.00592224
 0.04810371 0.04179322 0.03519342 0.02168204]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.2500384   0.22776136  0.25353587  0.12294951 -0.36103117 -0.37147486
 -0.37346745  0.05388067  0.05346138  0.04608658]  taking action:  2
Leaf selection - depth:  3
Leaf selection - action scores:  [1.9187686e+00 5.8730636e-03 4.0364936e-03 3.2944900e-03 2.9763237e-03
 2.7959973e-03 1.6826609e-03 1.5201574e-03 1.3104576e-03 8.5273106e-04]  taking action:  0
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29953

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

reg [63:0] sum_reg;
reg cout_reg;

always @(*) begin
    sum_reg = in1 + in2 + cin;
    cout_reg = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
end

assign sum = sum_reg;
assign cout = cout_reg;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  22.219384  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  25.0
Iteration TIME (sec):  22.796120766000058
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [0.03961928 0.02528219 0.00215851 0.0015792  0.00113997 0.00106854
 0.02079411 0.00024987 0.00024029 0.00018568]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.06675258 0.03279374 0.07263637 0.05820378 0.03847693 0.007125
 0.04913831 0.04269211 0.03595036 0.02214837]  taking action:  2
Leaf selection - depth:  2
Leaf selection - action scores:  [1.1334610e+00 7.4165990e-03 3.8476810e-03 3.1898397e-03 2.4457348e-03
 2.1583533e-03 3.5234151e-04 2.1707131e-04 1.7038122e-04 1.4460065e-04]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [1.7550799  0.0713177  0.02315347 0.02011609 0.01239316 0.00800162
 0.00717261 0.00637945 0.00470391 0.00418375]  taking action:  0
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  8014

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
    
    wire [63:0] sum_wire;
    wire cout_wire;
    
    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
    
    assign sum = sum_wire;
    assign cout = cout_wire;
    
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  22.761654  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  26.0
Iteration TIME (sec):  23.33132476400033
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [0.03856891 0.0257638  0.00219962 0.00160928 0.00116168 0.00108889
 0.03071489 0.00025462 0.00024487 0.00018922]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.07402071 0.03501653 0.03163168 0.0607787  0.0403014  0.00830296
 0.05015158 0.04357245 0.03669168 0.02260509]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.262497    0.23887572  0.14332935  0.12947819 -0.35578525 -0.36662316
 -0.36869097  0.05591461  0.05547949  0.04782631]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.3544301  0.25306663 0.4794909  0.08596799 0.06489204 0.00818589
 0.00571467 0.0051226  0.00508274 0.00386674]  taking action:  2
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  518

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    reg [63:0] sum_reg;
    reg cout_reg;

    always @(*) begin
        sum_reg = in1 + in2 + cin;
        cout_reg = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
    end

    assign sum = sum_reg;
    assign cout = cout_reg;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  23.43717  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  27.0
Iteration TIME (sec):  24.005778615000054
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [0.03751932 0.02623657 0.00223999 0.00163881 0.001183   0.00110887
 0.04045359 0.0002593  0.00024936 0.00019269]  taking action:  6
Leaf selection - depth:  1
Leaf selection - action scores:  [1.0487232  0.666609   0.0691708  0.0316687  0.01340937 0.01044323
 0.00729055 0.00212167 0.00178663 0.00126691]  taking action:  0
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  13

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);	

	wire [63:0] sum_wire;
	wire cout_wire;

	assign sum = sum_wire;
	assign cout = cout_wire;

	full_adder fa0(sum_wire[0], cout_wire, in1[0], in2[0], cin);
	full_adder fa1(sum_wire[1], cout_wire, in1[1], in2[1], cout_wire);
	full_adder fa2(sum_wire[2], cout_wire, in1[2], in2[2], cout_wire);
	full_adder fa3(sum_wire[3], cout_wire, in1[3], in2[3], cout_wire);
	full_adder fa4(sum_wire[4], cout_wire, in1[4], in2[4], cout_wire);
	full_adder fa5(sum_wire[5], cout_wire, in1[5], in2[5], cout_wire);
	full_adder fa6(sum_wire[6], cout_wire, in1[6], in2[6], cout_wire);
	full_adder fa7(sum_wire[7], cout_wire, in1[7], in2[7], cout_wire);
	full_adder fa8(sum_wire[8], cout_wire, in1[8], in2[8], cout_wire);
	full_adder fa9(sum_wire[9], cout_wire, in1[9], in2[9], cout_wire);
	full_adder fa10(sum_wire[10], cout_wire, in1[10], in2[10], cout_wire);
	full_adder fa11(sum_wire[11], cout_wire, in1[11], in2[11], cout_wire);
	full_adder fa12(sum_wire[12], cout_wire, in1[12], in2[12], cout_wire);
	full_adder fa13(sum_wire[13], cout_wire, in1[13], in2[13], cout_wire);
	full_adder fa14(sum_wire[14], cout_wire, in1[14], in2[14], cout_wire);
	full_adder fa15(sum_wire[15], cout_wire, in1[15], in2[15], cout_wire);
	full_adder fa16(sum_wire[16], cout_wire, in1[16], in2[16], cout_wire);
	full_adder fa17(sum_wire[17], cout_wire, in1[17], in2[17], cout_wire);
	full_adder fa18(sum_wire[18], cout_wire, in1[18], in2[18], cout_wire);
	full_adder fa19(sum_wire[19], cout_wire, in1[19], in2[19], cout_wire);
	full_adder fa20(sum_wire[20], cout_wire, in1[20], in2[20], cout_wire);
	full_adder fa21(sum_wire[21], cout_wire, in1[21], in2[21], cout_wire);
	full_adder fa22(sum_wire[22], cout_wire, in1[22], in2[22], cout_wire);
	full_adder fa23(sum_wire[23], cout_wire, in1[23], in2[23], cout_wire);
	full_adder fa24(sum_wire[24], cout_wire, in1[24], in2[24], cout_wire);
	full_adder fa25(sum_wire[25], cout_wire, in1[25], in2[25], cout_wire);
	full_adder fa26(sum_wire[26], cout_wire, in1[26], in2[26], cout_wire);
	full_adder fa27(sum_wire[27], cout_wire, in1[27], in2[27], cout_wire);
	full_adder fa28(sum_wire[28], cout_wire, in1[28], in2[28], cout_wire);
	full_adder fa29(sum_wire[29], cout_wire, in1[29], in2[29], cout_wire);
	full_adder fa30(sum_wire[30], cout_wire, in1[30], in2[30], cout_wire);
	full_adder fa31(sum_wire[31], cout_wire, in1[31], in2[31], cout_wire);
	full_adder fa32(sum_wire[32], cout_wire, in1[32], in2[32], cout_wire);
	full_adder fa33(sum_wire[33], cout_wire, in1[33], in2[33], cout_wire);
	full_adder fa34(sum_wire[34], cout_wire, in1[34], in2[34], cout_wire);
	full_adder fa35(sum_wire[35], cout_wire, in1[35], in2[35], cout_wire);
	full_adder fa36(sum_wire[36], cout_wire, in1[36], in2[36], cout_wire);
	full_adder fa37(sum_wire[37], cout_wire, in1[37], in2[37], cout_wire);
	full_adder fa38(sum_wire[38], cout_wire, in1[38], in2[38], cout_wire);
	full_adder fa39(sum_wire[39], cout_wire, in1[39], in2[39], cout_wire);
	full_adder fa40(sum_wire[40], cout_wire, in1[40], in2[40], cout_wire);
	full_adder fa41(sum_wire[41], cout_wire, in1[41], in2[41], cout_wire);
	full_adder fa42(sum_wire[42], cout_wire, in1[42], in2[42], cout_wire);
	full_adder fa43(sum_wire[43], cout_wire, in1[43], in2[43], cout_wire);
	full_adder fa44(sum_wire[44], cout_wire, in1[44], in2[44], cout_wire);
	full_adder fa45(sum_wire[45], cout_wire, in1[45], in2[45], cout_wire);
	full_adder fa46(sum_wire[46], cout_wire, in1[46], in2[46], cout_wire);
	full_adder fa47(sum_wire[47], cout_wire, in1[47], in2[47], cout_wire);
	full_adder fa48(sum_wire[48], cout_wire, in1[48], in2[48], cout_wire);
	full_adder fa49(sum_wire[49], cout_wire, in1[49], in2[49], cout_wire);
	full_adder fa50(sum_wire[50], cout_wire, in1[50], in2[50], cout_wire);
	full_adder fa51(sum_wire[51], cout_wire, in1[51], in2[51], cout_wire);
	full_adder fa52(sum_wire[52], cout_wire, in1[52], in2[52], cout_wire);
	full_adder fa53(sum_wire[53], cout_wire, in1[53], in2[53], cout_wire);
	full_adder fa54(sum_wire[54], cout_wire, in1[54], in2[54], cout_wire);
	full_adder fa55(sum_wire
Verilog compilation failed, error:  2
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:71: syntax error\nI give up.\n'
LLM generates return in:  676.600817  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  28.0
Iteration TIME (sec):  674.092767392
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 4.17235287e-02  2.67009716e-02  2.27963667e-03  1.66781778e-03
  1.20394149e-03  1.12850193e-03 -2.99986764e-01  2.63887092e-04
  2.53777753e-04  1.96104585e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.06906855 0.03719529 0.0337434  0.06330261 0.04208971 0.00945758
 0.05114478 0.04443535 0.03741832 0.02305276]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.21209842  0.24959978  0.15069988  0.13577758 -0.35072353 -0.3619418
 -0.36408222  0.05787713  0.05742673  0.04950493]  taking action:  1
Leaf selection - depth:  3
Leaf selection - action scores:  [0.4220963  0.46016276 0.39979637 0.07395489 0.05244187 0.01562337
 0.00890193 0.00427119 0.00420497 0.00305248]  taking action:  1
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  2533

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

  assign sum = in1 + in2 + cin;
  assign cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  12.22765  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  29.0
Iteration TIME (sec):  12.849827528000333
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 4.04537808e-02  2.71574316e-02  2.31860764e-03  1.69632955e-03
  1.22452317e-03  1.14779396e-03 -2.93718277e-01  2.68398309e-04
  2.58116149e-04  1.99457043e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.06461668 0.03933253 0.0358149  0.06577844 0.04384397 0.01059021
 0.05211905 0.04528182 0.03813111 0.0234919 ]  taking action:  3
Leaf selection - depth:  2
Leaf selection - action scores:  [0.6909743  0.2872888  0.23084307 0.1884086  0.05746138 0.0235821
 0.00502092 0.00302164 0.0029748  0.00260482]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [1.6814413  0.11264954 0.08113842 0.0116891  0.0080968  0.00803379
 0.00547857 0.00440215 0.00430018 0.0030732 ]  taking action:  0
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  8014

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  
  wire [63:0] sum_wire;
  wire cout_wire;
  
  assign sum_wire = in1 + in2 + cin;
  assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
  
  assign sum = sum_wire;
  assign cout = cout_wire;
  
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  22.799417  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  30.0
Iteration TIME (sec):  23.36960599999975
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 3.92113016e-02  2.76063451e-02  2.35693433e-03  1.72436996e-03
  1.24476460e-03  1.16676705e-03 -2.87553423e-01  2.72834945e-04
  2.62382820e-04  2.02754077e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.07061931 0.04143056 0.03784836 0.02615663 0.04556602 0.01170205
 0.05307544 0.04611275 0.03883082 0.02392298]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.22178724  0.16997892  0.15782854  0.14187026 -0.34582794 -0.35741413
 -0.35962474  0.05977524  0.05931007  0.05112847]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.39462176 0.28199285 0.21262799 0.09417321 0.07108567 0.0089672
 0.00626011 0.00561153 0.00556786 0.0042358 ]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [1.0795733  0.03074931 0.02129942 0.01698138 0.0120416  0.00916077
 0.0044646  0.00279388 0.00270792 0.00252406]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [1.6383953  0.16222312 0.08416024 0.04366176 0.00648974 0.00453057
 0.0038752  0.00336683 0.00250202 0.00235043]  taking action:  0
Adding child.
Leaf selection - depth:  6
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29941

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  21.192752  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  31.0
Iteration TIME (sec):  21.765105955999843
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 3.79962034e-02  2.80480747e-02  2.39464767e-03  1.75196163e-03
  1.26468210e-03  1.18543650e-03 -2.81487225e-01  2.77200582e-04
  2.66581212e-04  2.05998348e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.0661324  0.04349143 0.03984583 0.02794714 0.04725758 0.01279421
 0.05401491 0.04692896 0.03951815 0.02434643]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.18386665  0.1775185   0.1647377   0.14777534 -0.34108305 -0.35302585
 -0.35530448  0.06161491  0.06113542  0.05270202]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.29868633 0.3085933  0.23367067 0.10171869 0.0767813  0.00968568
 0.0067617  0.00606114 0.00601398 0.00457519]  taking action:  1
Leaf selection - depth:  4
Leaf selection - action scores:  [1.4658748e+00 3.8841820e-01 8.4001318e-02 3.9906632e-03 1.2362499e-03
 1.1344466e-03 8.6304144e-04 4.7290773e-04 3.7999204e-04 3.5143516e-04]  taking action:  0
Adding child.
Leaf selection - depth:  5
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  353

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    assign sum = in1 + in2 + cin;
    assign cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  11.620459  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  32.0
Iteration TIME (sec):  12.236042626000199
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 3.68083600e-02  2.84829545e-02  2.43177621e-03  1.77912544e-03
  1.28429074e-03  1.20381646e-03 -2.75515095e-01  2.81498521e-04
  2.70714500e-04  2.09192311e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.06205446 0.04551707 0.04180915 0.02970705 0.04892023 0.01386769
 0.05493831 0.04773122 0.04019372 0.02476264]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.15522194  0.18483938  0.17144644  0.15350914 -0.33647582 -0.34876484
 -0.35110953  0.06340121  0.06290783  0.05422993]  taking action:  1
Leaf selection - depth:  3
Leaf selection - action scores:  [0.49512988 0.21567507 0.46164507 0.08539575 0.06055465 0.01804031
 0.01027906 0.00493195 0.00485548 0.0035247 ]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [1.8428591  0.02649315 0.01581978 0.01184847 0.01029413 0.00759041
 0.00463993 0.0023331  0.00229693 0.00194938]  taking action:  0
Adding child.
Leaf selection - depth:  5
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29953

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

  wire [63:0] sum_wire;
  wire cout_wire;

  assign sum_wire = in1 + in2 + cin;
  assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

  assign sum = sum_wire;
  assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  21.232496  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  33.0
Iteration TIME (sec):  21.805440680000174
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 3.56475050e-02  2.89112936e-02  2.46834632e-03  1.80588071e-03
  1.30360447e-03  1.22191998e-03 -2.69632786e-01  2.85731819e-04
  2.74785624e-04  2.12338237e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.05832504 0.04750922 0.04374    0.03143786 0.05055537 0.01492343
 0.05584643 0.04852022 0.04085813 0.02517196]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.1618731   0.13356769  0.1779713   0.15908577 -0.3319949  -0.34462065
 -0.34702957  0.06513856  0.06463166  0.05571596]  taking action:  2
Leaf selection - depth:  3
Leaf selection - action scores:  [1.1250011e+00 7.1930047e-03 4.9436749e-03 4.0349099e-03 3.6452373e-03
 3.4243835e-03 2.0608304e-03 1.8618051e-03 1.6049762e-03 1.0443780e-03]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [1.8454807e+00 4.4779260e-02 3.8301729e-02 1.1865322e-02 4.9462025e-03
 2.3732139e-03 1.2702898e-03 9.1495534e-04 8.5952110e-04 7.7046966e-04]  taking action:  0
Adding child.
Leaf selection - depth:  5
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29941

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

reg [63:0] sum_reg;
reg cout_reg;

always @(*) begin
    sum_reg = in1 + in2 + cin;
    cout_reg = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
end

assign sum = sum_reg;
assign cout = cout_reg;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  21.509652  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  34.0
Iteration TIME (sec):  22.080938462000177
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 3.45131869e-02  2.93333787e-02  2.50438248e-03  1.83224533e-03
  1.32263619e-03  1.23975917e-03 -2.63836364e-01  2.89903307e-04
  2.78797305e-04  2.15438229e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [0.05489562 0.04946949 0.04563997 0.03314098 0.05216437 0.01596227
 0.05674004 0.0492966  0.0415119  0.02557474]  taking action:  6
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  518

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
wire [63:0] sum_wire;
wire cout_wire;

assign sum_wire = in1 + in2 + cin;
assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

assign sum = sum_wire;
assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  20.308606  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  35.0
Iteration TIME (sec):  20.88120483900002
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 3.34049054e-02  2.97494757e-02  2.53990741e-03  1.85823592e-03
  1.34139793e-03  1.25734529e-03 -2.58122173e-01  2.94015617e-04
  2.82752074e-04  2.18494243e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.05931287  0.05139937  0.04751047  0.03481768  0.0537484   0.016985
 -0.02119011  0.05006093  0.04215553  0.02597127]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.16835138  0.13911581  0.11324495  0.16451746 -0.3276304  -0.34058416
 -0.34305567  0.06683075  0.06631067  0.05716337]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.3244875  0.18890157 0.25325668 0.10874186 0.08208266 0.01035443
 0.00722856 0.00647964 0.00642921 0.00489109]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.8028792  0.03550624 0.02459445 0.01960841 0.01390444 0.01057794
 0.00515528 0.00322609 0.00312683 0.00291453]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [0.95330817 0.19868192 0.10307482 0.05347452 0.00794828 0.00554879
 0.00474613 0.00412351 0.00306433 0.00287868]  taking action:  0
Leaf selection - depth:  6
Leaf selection - action scores:  [1.7751020e+00 1.2463172e-01 3.6269899e-02 7.8439163e-03 3.3736259e-03
 1.7230796e-03 1.3006488e-03 4.7848193e-04 4.4252348e-04 3.2375706e-04]  taking action:  0
Adding child.
Leaf selection - depth:  7
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29901

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  20.558052  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  36.0
Iteration TIME (sec):  21.127753918000053
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 3.23220852e-02  3.01598327e-02  2.57494227e-03  1.88386797e-03
  1.35990084e-03  1.27468880e-03 -2.52486810e-01  2.98071196e-04
  2.86652287e-04  2.21508099e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.05587019  0.05330022  0.04935284  0.03646917  0.05530862  0.01799235
 -0.02075686  0.05081377  0.04278949  0.02636184]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.1441508   0.14452691  0.11789368  0.169815   -0.3233737  -0.3366474
 -0.33917993  0.06848114  0.06794822  0.05857502]  taking action:  3
Leaf selection - depth:  3
Leaf selection - action scores:  [1.3956414e+00 4.6748134e-01 6.9484897e-02 5.2750302e-03 3.6825647e-03
 1.3547398e-03 7.0834218e-04 5.9184199e-04 4.7185761e-04 4.3981968e-04]  taking action:  0
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  353

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

assign sum = in1 + in2 + cin;
assign cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  11.313806  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  37.0
Iteration TIME (sec):  11.922694324000076
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 3.12640978e-02  3.05646808e-02  2.60950680e-03  1.90915592e-03
  1.37815536e-03  1.29179948e-03 -2.46927100e-01  3.02072331e-04
  2.90500141e-04  2.24481496e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.05268273  0.05517332  0.05116831  0.03809655  0.05684606  0.01898499
 -0.02032992  0.05155562  0.04341418  0.02674671]  taking action:  4
Leaf selection - depth:  2
Leaf selection - action scores:  [0.5197759  0.3743806  0.36286208 0.36286208 0.06111595 0.040712
 0.0092995  0.0085337  0.00664605 0.00435859]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  518

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  wire [63:0] sum_wire;
  wire cout_wire;

  assign sum_wire = in1 + in2 + cin;
  assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

  assign sum = sum_wire;
  assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  21.318692  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  38.0
Iteration TIME (sec):  21.895201907000228
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 3.02302642e-02  3.09642361e-02  2.64361945e-03  1.93411327e-03
  1.39617123e-03  1.30868647e-03 -2.41440075e-01  3.06021156e-04
  2.94297689e-04  2.27416019e-04]  taking action:  1
Adding child.
Leaf selection - depth:  1
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  13

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin); 

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum = sum_wire;
    assign cout = cout_wire;

    full_adder fa0(sum_wire[0], cout_wire, in1[0], in2[0], cin);
    full_adder fa1(sum_wire[1], cout_wire, in1[1], in2[1], cout_wire);
    full_adder fa2(sum_wire[2], cout_wire, in1[2], in2[2], cout_wire);
    full_adder fa3(sum_wire[3], cout_wire, in1[3], in2[3], cout_wire);
    full_adder fa4(sum_wire[4], cout_wire, in1[4], in2[4], cout_wire);
    full_adder fa5(sum_wire[5], cout_wire, in1[5], in2[5], cout_wire);
    full_adder fa6(sum_wire[6], cout_wire, in1[6], in2[6], cout_wire);
    full_adder fa7(sum_wire[7], cout_wire, in1[7], in2[7], cout_wire);
    full_adder fa8(sum_wire[8], cout_wire, in1[8], in2[8], cout_wire);
    full_adder fa9(sum_wire[9], cout_wire, in1[9], in2[9], cout_wire);
    full_adder fa10(sum_wire[10], cout_wire, in1[10], in2[10], cout_wire);
    full_adder fa11(sum_wire[11], cout_wire, in1[11], in2[11], cout_wire);
    full_adder fa12(sum_wire[12], cout_wire, in1[12], in2[12], cout_wire);
    full_adder fa13(sum_wire[13], cout_wire, in1[13], in2[13], cout_wire);
    full_adder fa14(sum_wire[14], cout_wire, in1[14], in2[14], cout_wire);
    full_adder fa15(sum_wire[15], cout_wire, in1[15], in2[15], cout_wire);
    full_adder fa16(sum_wire[16], cout_wire, in1[16], in2[16], cout_wire);
    full_adder fa17(sum_wire[17], cout_wire, in1[17], in2[17], cout_wire);
    full_adder fa18(sum_wire[18], cout_wire, in1[18], in2[18], cout_wire);
    full_adder fa19(sum_wire[19], cout_wire, in1[19], in2[19], cout_wire);
    full_adder fa20(sum_wire[20], cout_wire, in1[20], in2[20], cout_wire);
    full_adder fa21(sum_wire[21], cout_wire, in1[21], in2[21], cout_wire);
    full_adder fa22(sum_wire[22], cout_wire, in1[22], in2[22], cout_wire);
    full_adder fa23(sum_wire[23], cout_wire, in1[23], in2[23], cout_wire);
    full_adder fa24(sum_wire[24], cout_wire, in1[24], in2[24], cout_wire);
    full_adder fa25(sum_wire[25], cout_wire, in1[25], in2[25], cout_wire);
    full_adder fa26(sum_wire[26], cout_wire, in1[26], in2[26], cout_wire);
    full_adder fa27(sum_wire[27], cout_wire, in1[27], in2[27], cout_wire);
    full_adder fa28(sum_wire[28], cout_wire, in1[28], in2[28], cout_wire);
    full_adder fa29(sum_wire[29], cout_wire, in1[29], in2[29], cout_wire);
    full_adder fa30(sum_wire[30], cout_wire, in1[30], in2[30], cout_wire);
    full_adder fa31(sum_wire[31], cout_wire, in1[31], in2[31], cout_wire);
    full_adder fa32(sum_wire[32], cout_wire, in1[32], in2[32], cout_wire);
    full_adder fa33(sum_wire[33], cout_wire, in1[33], in2[33], cout_wire);
    full_adder fa34(sum_wire[34], cout_wire, in1[34], in2[34], cout_wire);
    full_adder fa35(sum_wire[35], cout_wire, in1[35], in2[35], cout_wire);
    full_adder fa36(sum_wire[36], cout_wire, in1[36], in2[36], cout_wire);
    full_adder fa37(sum_wire[37], cout_wire, in1[37], in2[37], cout_wire);
    full_adder fa38(sum_wire[38], cout_wire, in1[38], in2[38], cout_wire);
    full_adder fa39(sum_wire[39], cout_wire, in1[39], in2[39], cout_wire);
    full_adder fa40(sum_wire[40], cout_wire, in1[40], in2[40], cout_wire);
    full_adder fa41(sum_wire[41], cout_wire, in1[41], in2[41], cout_wire);
    full_adder fa42(sum_wire[42], cout_wire, in1[42], in2[42], cout_wire);
    full_adder fa43(sum_wire[43], cout_wire, in1[43], in2[43], cout_wire);
    full_adder fa44(sum_wire[44], cout_wire, in1[44], in2[44], cout_wire);
    full_adder fa45(sum_wire[45], cout_wire, in1[45], in2[45], cout_wire);
    full_adder fa46(sum_wire[46], cout_wire, in1[46], in2[46], cout_wire);
    full_adder fa47(sum_wire[47], cout_wire, in1[47], in2[47], cout_wire);
    full_adder fa48(sum_wire[48], cout_wire, in1[48], in2[48], cout_wire);
    full_adder fa49(sum_wire[49], cout_wire, in1[49], in2[49], cout_wire);
    full_adder fa50(sum_wire[50], cout_wire, in1[50], in2[50], cout_wire);
    full_adder fa51(sum_wire[51], cout_wire, in1[51], in2[51], cout_wire);
    full_adder fa52(sum_wire[52], cout_wire, in1[52], in2[52], cout_wire);
    full_adder fa53(sum_wire[53], cout_wire, in1[53], in2[53], cout_wire);
    full_adder fa54(sum_wire[54], cout_wire, in1[54], in2[54], cout_wire);
    full_adder fa55(sum_wire
Verilog compilation failed, error:  2
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:71: syntax error\nI give up.\n'
LLM generates return in:  672.99805  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  39.0
Iteration TIME (sec):  670.5309881290004
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 3.28093802e-02 -4.84320650e-01  2.67729749e-03  1.95875265e-03
  1.41395757e-03  1.32535830e-03 -2.36022957e-01  3.09919672e-04
  2.98046856e-04  2.30313155e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.05652493  0.05701983  0.05295801  0.03970082  0.00557445  0.01996355
 -0.01990905  0.05228694  0.04403001  0.02712611]  taking action:  1
Leaf selection - depth:  2
Leaf selection - action scores:  [0.3208676  0.25746006 0.6053867  0.32914302 0.0648121  0.05457726
 0.01017496 0.00817581 0.00688472 0.00507648]  taking action:  2
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  2533

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
    assign sum = in1 + in2 + cin;
    assign cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  11.890693  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  40.0
Iteration TIME (sec):  12.49625667700002
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 3.16981831e-02 -4.84125868e-01  2.71055712e-03  1.98308591e-03
  1.43152293e-03  1.34182301e-03 -2.30673141e-01  3.13769753e-04
  3.01749443e-04  2.33174298e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.06031421  0.02707271  0.05472304  0.04128299  0.00657093  0.02092862
 -0.01949398  0.05300817  0.04463736  0.02750028]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.14963482  0.1498106   0.12243296  0.0833252  -0.3192172  -0.33280325
 -0.3353954   0.07009268  0.06954722  0.05995345]  taking action:  1
Leaf selection - depth:  3
Leaf selection - action scores:  [0.33964914 0.24703376 0.51613486 0.09547535 0.06770216 0.02016968
 0.01149234 0.00551408 0.0054286  0.00394074]  taking action:  2
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  518

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

  reg [63:0] sum_reg;
  reg cout_reg;

  always @(*) begin
    sum_reg = in1 + in2 + cin;
    cout_reg = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
  end

  assign sum = sum_reg;
  assign cout = cout_reg;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  23.308591  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  41.0
Iteration TIME (sec):  23.862594605000595
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 3.06162095e-02 -4.83933447e-01  2.74341356e-03  2.00712419e-03
  1.44887536e-03  1.35808813e-03 -2.25388177e-01  3.17573162e-04
  3.05407146e-04  2.36000756e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.05691986  0.02851     0.05646436  0.0428439   0.00755402  0.02188071
 -0.01908449  0.05371972  0.04523654  0.02786943]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.15499559  0.1124796   0.12687021  0.08669623 -0.3151542  -0.32904556
 -0.33169597  0.071668    0.07111028  0.06130088]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.25897634 0.20440438 0.27165228 0.11533815 0.08706181 0.01098253
 0.00766704 0.00687269 0.00681921 0.00518778]  taking action:  2
Leaf selection - depth:  4
Leaf selection - action scores:  [1.9154797e+00 9.2237890e-03 3.9982167e-03 3.5560871e-03 3.4466782e-03
 2.7912047e-03 1.4823978e-03 1.0930515e-03 8.5126940e-04 8.2507858e-04]  taking action:  0
Adding child.
Leaf selection - depth:  5
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29953

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    reg [63:0] sum_reg;
    reg cout_reg;

    always @(*) begin
        sum_reg = in1 + in2 + cin;
        cout_reg = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
    end

    assign sum = sum_reg;
    assign cout = cout_reg;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  22.690572  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  42.0
Iteration TIME (sec):  23.255781997999293
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 2.95622327e-02 -4.83743303e-01  2.77588112e-03  2.03087797e-03
  1.46602241e-03  1.37416074e-03 -2.20165765e-01  3.21331555e-04
  3.09021557e-04  2.38793761e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.05376355  0.02992849  0.05818292  0.04438441  0.00852427  0.02282037
 -0.01868035  0.05442197  0.0458279   0.02823375]  taking action:  2
Leaf selection - depth:  2
Leaf selection - action scores:  [8.4436196e-01 8.5639507e-03 4.4429190e-03 3.6833093e-03 2.8240911e-03
 2.4922518e-03 4.0684891e-04 2.5065237e-04 1.9673927e-04 1.6697045e-04]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [1.0247626  0.087346   0.02835709 0.02463707 0.01517846 0.00979995
 0.00878462 0.0078132  0.00576109 0.00512402]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.6588295  0.48200995 0.31120905 0.05493166 0.04625709 0.00454443
 0.00397924 0.00388706 0.0028217  0.0027136 ]  taking action:  0
Adding child.
Leaf selection - depth:  5
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  518

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
    
    wire [63:0] sum_wire;
    wire cout_wire;
    
    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
    
    assign sum = sum_wire;
    assign cout = cout_wire;
    
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  22.041948  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  43.0
Iteration TIME (sec):  22.602644761999727
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 2.85350782e-02 -4.83555359e-01  2.80797330e-03  2.05435711e-03
  1.48297121e-03  1.39004752e-03 -2.15003733e-01  3.25046494e-04
  3.12594179e-04  2.41554475e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.05710249  0.0313289   0.02790368  0.04590528  0.00948215  0.02374806
 -0.01828136  0.05511527  0.04641171  0.02859343]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.1342169   0.11669111  0.13121201  0.08999474 -0.31117857 -0.3253687
 -0.32807612  0.07320942  0.0726397   0.06261934]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.27731246 0.2190673  0.1593675  0.12157709 0.0917712  0.0115766
 0.00808177 0.00724445 0.00718808 0.0054684 ]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.65413636 0.03969718 0.02749743 0.02192286 0.01554564 0.0118265
 0.00576377 0.00360688 0.00349591 0.00325854]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [0.7056803  0.22941811 0.11902054 0.06174705 0.00917788 0.00640719
 0.00548036 0.00476142 0.00353839 0.00332401]  taking action:  0
Leaf selection - depth:  6
Leaf selection - action scores:  [1.0370237e+00 1.5264206e-01 4.4421375e-02 9.6067963e-03 4.1318312e-03
 2.1103329e-03 1.5929630e-03 5.8601832e-04 5.4197840e-04 3.9651981e-04]  taking action:  0
Leaf selection - depth:  7
Leaf selection - action scores:  [1.9511352e+00 3.1404832e-04 7.9403850e-05 3.2587275e-05 1.7996403e-05
 9.4834377e-06 6.1229675e-06 2.8697773e-06 1.9723673e-06 1.9723673e-06]  taking action:  0
Adding child.
Leaf selection - depth:  8
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29900

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  20.410874  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  44.0
Iteration TIME (sec):  20.98574917299993
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 2.75336427e-02 -4.83369537e-01  2.83970282e-03  2.07757092e-03
  1.49972848e-03  1.40575477e-03 -2.09900035e-01  3.28719453e-04
  3.16126429e-04  2.44283990e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.05398397  0.03271192  0.02924415  0.04740728  0.01042814  0.02466422
 -0.01788732  0.05579996  0.04698828  0.02894864]  taking action:  7
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  12

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
					  
			
Verilog compilation failed, error:  2
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:301: syntax error\nI give up.\n'
LLM generates return in:  667.476201  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  45.0
Iteration TIME (sec):  665.0285427279996
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 5.12831268e-03 -4.83185770e-01  2.87108170e-03  2.10052820e-03
  1.51630057e-03  1.42128844e-03 -2.04852736e-01  3.32351822e-04
  3.19619645e-04  2.46983343e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.05711119  0.03407818  0.03056837  0.04889106  0.01136266  0.02556927
 -0.01749806 -0.47176182  0.04755785  0.02929955]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.11712766  0.12081578  0.13546425  0.09322522 -0.3072849  -0.3217677
 -0.3245309   0.07471905  0.07413759  0.06391059]  taking action:  2
Leaf selection - depth:  3
Leaf selection - action scores:  [0.83784956 0.00830577 0.00570846 0.00465911 0.00420916 0.00395414
 0.00237964 0.00214983 0.00185327 0.00120594]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [1.0801215e+00 5.4843169e-02 4.6909846e-02 1.4531992e-02 6.0578361e-03
 2.9065816e-03 1.5557810e-03 1.1205869e-03 1.0526940e-03 9.4362878e-04]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [1.9013604e+00 3.8247369e-02 5.5968272e-03 4.4274544e-03 1.1194359e-03
 2.7007645e-04 2.2390125e-04 1.4011383e-04 1.0250947e-04 7.9834448e-05]  taking action:  0
Adding child.
Leaf selection - depth:  6
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29901

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

reg [63:0] sum_reg;
reg cout_reg;

always @(*) begin
    sum_reg = in1 + in2 + cin;
    cout_reg = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
end

assign sum = sum_reg;
assign cout = cout_reg;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  21.786881  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  46.0
Iteration TIME (sec):  22.36154168899975
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 4.67356893e-03 -4.83003989e-01  2.90212132e-03  2.12323727e-03
  1.53269348e-03  1.43665417e-03 -1.99860008e-01  3.35944919e-04
  3.23075093e-04  2.49653511e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.05403975  0.03542826  0.03187691  0.05035727  0.01228611  0.02646361
 -0.01711341 -0.47142765  0.04812069  0.0296463 ]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.12124761  0.12485871  0.09170581  0.09639169 -0.3034684  -0.31823796
 -0.32105595  0.07619878  0.0756058   0.06517627]  taking action:  1
Leaf selection - depth:  3
Leaf selection - action scores:  [0.37842998 0.27538416 0.2326987  0.104588   0.074164   0.02209478
 0.01258923 0.00604038 0.00594673 0.00431686]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [1.0785162  0.03244735 0.01937519 0.01451135 0.01260768 0.00929632
 0.00568273 0.00285745 0.00281315 0.00238749]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [1.5791141  0.17996173 0.10415386 0.05751923 0.00882086 0.00569517
 0.00569517 0.00464827 0.00324501 0.00269021]  taking action:  0
Adding child.
Leaf selection - depth:  6
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29941

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

  wire [63:0] sum_wire;
  wire cout_wire;

  assign sum_wire = in1 + in2 + cin;
  assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

  assign sum = sum_wire;
  assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  20.982565  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  47.0
Iteration TIME (sec):  21.555677862000266
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 4.21890758e-03 -4.82824132e-01  2.93283246e-03  2.14570602e-03
  1.54891291e-03  1.45185728e-03 -1.94920117e-01  3.39499991e-04
  3.26493972e-04  2.52295420e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.05116281  0.03676274  0.03317034  0.05180654  0.0131989   0.02734762
 -0.0167332  -0.4710973   0.04867702  0.02998904]  taking action:  3
Leaf selection - depth:  2
Leaf selection - action scores:  [0.5037356  0.33173254 0.2665546  0.21755551 0.06635069 0.02723027
 0.00579766 0.00348909 0.003435   0.00300779]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.9796683  0.13796695 0.09937386 0.01431616 0.00991652 0.00983935
 0.00670985 0.00539152 0.00526662 0.00376389]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.74669635 0.39967778 0.31126934 0.05494231 0.05242631 0.01098915
 0.00519091 0.00491465 0.00309963 0.00309963]  taking action:  0
Adding child.
Leaf selection - depth:  5
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  518

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  
  wire [63:0] sum_wire;
  wire cout_wire;
  
  assign sum_wire = in1 + in2 + cin;
  assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
  
  assign sum = sum_wire;
  assign cout = cout_wire;
  
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  21.991913  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  48.0
Iteration TIME (sec):  22.561103956999432
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 3.76496176e-03 -4.82646139e-01  2.96322531e-03  2.16794191e-03
  1.56496425e-03  1.46690283e-03 -1.90031421e-01  3.43018219e-04
  3.29877420e-04  2.54909951e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.05395901  0.03808213  0.03444913  0.02259154  0.01410136  0.02822163
 -0.0163573  -0.47077072  0.04922706  0.03032791]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.12528905  0.09613542  0.09497671  0.09949785 -0.29972458 -0.31477553
 -0.31764716  0.07765032  0.07704604  0.06641784]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.2289604  0.23301366 0.1704     0.12751114 0.09625045 0.01214164
 0.00847623 0.00759805 0.00753892 0.00573531]  taking action:  1
Leaf selection - depth:  4
Leaf selection - action scores:  [8.4766132e-01 4.7571319e-01 1.0288018e-01 4.8875441e-03 1.5140907e-03
 1.3894077e-03 1.0570056e-03 5.7919131e-04 4.6539330e-04 4.3041841e-04]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [1.8978070e+00 4.3940187e-02 3.8394502e-03 2.6388133e-03 1.1528120e-03
 5.7068333e-04 5.5312528e-04 2.4931310e-04 2.1324880e-04 1.2341894e-04]  taking action:  0
Adding child.
Leaf selection - depth:  6
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  297

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    assign sum = in1 + in2 + cin;
    assign cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  11.312785  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  49.0
Iteration TIME (sec):  11.92948542800059
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 3.31225389e-03 -4.82469953e-01  2.99330959e-03  2.18995203e-03
  1.58085262e-03  1.48179563e-03 -1.85192360e-01  3.46500727e-04
  3.33226515e-04  2.57497935e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.05112705  0.03938695  0.0357138   0.02372518  0.01499385  0.02908598
 -0.01598554 -0.47044772  0.04977102  0.03066304]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.11015163  0.09947237  0.09818755  0.102547   -0.29604954 -0.31137663
 -0.31430095  0.07907521  0.07845985  0.06763661]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.24284685 0.15975443 0.1809414  0.13318104 0.10053032 0.01268153
 0.00885314 0.0079359  0.00787414 0.00599033]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.5589831  0.04348608 0.03012193 0.02401529 0.01702939 0.01295528
 0.0063139  0.00395114 0.00382957 0.00356955]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [0.5726326  0.25649723 0.13306901 0.0690353  0.01026118 0.00716346
 0.00612723 0.00532343 0.00395604 0.00371635]  taking action:  0
Leaf selection - depth:  6
Leaf selection - action scores:  [7.7012444e-01 1.7625585e-01 5.1293381e-02 1.1092972e-02 4.7710277e-03
 2.4368025e-03 1.8393951e-03 6.7667564e-04 6.2582269e-04 4.5786161e-04]  taking action:  0
Leaf selection - depth:  7
Leaf selection - action scores:  [1.1448214e+00 3.8462909e-04 9.7249460e-05 3.9911101e-05 2.2041002e-05
 1.1614791e-05 7.4990735e-06 3.5147450e-06 2.4156466e-06 2.4156466e-06]  taking action:  0
Leaf selection - depth:  8
Leaf selection - action scores:  [1.9407551e+00 8.1831934e-03 1.2549333e-03 6.2123704e-04 4.4052300e-04
 1.2232883e-04 8.9497684e-05 6.5477900e-05 4.8280381e-05 2.0927993e-05]  taking action:  0
Adding child.
Leaf selection - depth:  9
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29962

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  20.199804  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  50.0
Iteration TIME (sec):  20.772183398999914
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 2.86124184e-03 -4.82295521e-01  3.02309450e-03  2.21174314e-03
  1.59658288e-03  1.49654023e-03 -1.80401453e-01  3.49948580e-04
  3.36542283e-04  2.60060167e-04]  taking action:  2
Adding child.
Leaf selection - depth:  1
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  13

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);  

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  22.187489  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  51.0
Iteration TIME (sec):  22.758219531999202
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 4.59132459e-03 -4.82122790e-01 -4.84737063e-02  2.23332163e-03
  1.61215967e-03  1.51114097e-03 -1.75657289e-01  3.53362794e-04
  3.39825700e-04  2.62597399e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.04846257  0.04067765  0.0369648   0.02484658  0.01587669  0.02994099
 -0.01561781 -0.47012824  0.0503091   0.03099454]  taking action:  8
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  518

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
reg [63:0] sum;
reg cout;

always @(*) begin
    sum = in1 + in2 + cin;
    cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
end

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  16.291893  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  52.0
Iteration TIME (sec):  16.88588467200043
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 4.09015308e-03 -4.81951712e-01 -4.84591003e-02  2.25469362e-03
  1.62758739e-03  1.52560197e-03 -1.70958528e-01  3.56744333e-04
  3.43077695e-04  2.65110350e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.05098243  0.0419547   0.03820255  0.02595609  0.01675019  0.03078695
 -0.01525396 -0.46981212 -0.02457926  0.03132254]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.09728362  0.10275026  0.10134156  0.10554216 -0.2924395  -0.3080379
 -0.311014    0.08047488  0.07984863  0.06883381]  taking action:  3
Leaf selection - depth:  3
Leaf selection - action scores:  [8.0465233e-01 5.7254541e-01 8.5101277e-02 6.4605665e-03 4.5102024e-03
 1.6592107e-03 8.6753850e-04 7.2485546e-04 5.7790522e-04 5.3866691e-04]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [1.9076694e+00 3.3865191e-02 3.8594031e-03 3.4059114e-03 9.1668864e-04
 4.7557184e-04 4.0047162e-04 2.3177516e-04 1.4504121e-04 1.4279256e-04]  taking action:  0
Adding child.
Leaf selection - depth:  5
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  297

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

assign sum = in1 + in2 + cin;
assign cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  11.05494  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  53.0
Iteration TIME (sec):  11.67352514599952
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 3.59401140e-03 -4.81782241e-01 -4.84446315e-02  2.27586491e-03
  1.64287023e-03  1.53992719e-03 -1.66303889e-01  3.60094118e-04
  3.46299152e-04  2.67599704e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.04836024  0.04321852  0.03942748  0.0270541   0.01761463  0.03162414
 -0.0148939  -0.4694993  -0.02431582  0.03164713]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.10052471  0.10597212  0.10444164  0.05636458 -0.2888912  -0.30475628
 -0.30778325  0.08185062  0.08121366  0.07001054]  taking action:  1
Leaf selection - depth:  3
Leaf selection - action scores:  [0.28556955 0.30145508 0.2553495  0.11296795 0.08010628 0.02386509
 0.01359792 0.00652435 0.0064232  0.00466274]  taking action:  1
Leaf selection - depth:  4
Leaf selection - action scores:  [1.4907005e+00 3.8887250e-01 5.9635531e-02 3.4712036e-03 1.1996159e-03
 9.9451654e-04 9.6391840e-04 4.9618277e-04 3.7747590e-04 2.7188568e-04]  taking action:  0
Adding child.
Leaf selection - depth:  5
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  353

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

  assign sum = in1 + in2 + cin;
  assign cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  11.518507  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  54.0
Iteration TIME (sec):  12.127953253000669
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 3.10300199e-03 -4.81614332e-01 -4.84302960e-02  2.29684107e-03
  1.65801222e-03  1.55412037e-03 -1.61692153e-01  3.63413028e-04
  3.49490917e-04  2.70066113e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.04588361  0.04446951  0.04063998  0.02814098  0.01847031  0.03245284
 -0.01453748 -0.4691896  -0.02405506  0.03196843]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.10371225  0.08299811  0.10749045  0.05853604 -0.28540158 -0.30152887
 -0.3046059   0.08320361  0.08255612  0.07116782]  taking action:  2
Leaf selection - depth:  3
Leaf selection - action scores:  [0.6834599  0.00928613 0.00638226 0.00520905 0.00470598 0.00442086
 0.00266052 0.00240358 0.00207202 0.00134829]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.8033013  0.06332743 0.05416682 0.0167801  0.00699499 0.00335623
 0.00179646 0.00129394 0.00121555 0.00108961]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [1.1143408e+00 4.6843272e-02 6.8546860e-03 5.4225023e-03 1.3710234e-03
 3.3077475e-04 2.7422194e-04 1.7160369e-04 1.2554794e-04 9.7776836e-05]  taking action:  0
Leaf selection - depth:  6
Leaf selection - action scores:  [1.9514009e+00 1.2299985e-04 3.5240042e-05 2.2399936e-05 1.3375613e-05
 4.2088236e-06 3.5999974e-06 1.5007022e-06 1.0979372e-06 8.8221725e-07]  taking action:  0
Adding child.
Leaf selection - depth:  7
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29900

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

reg [63:0] sum_reg;
reg cout_reg;

always @(*) begin
    sum_reg = in1 + in2 + cin;
    cout_reg = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
end

assign sum = sum_reg;
assign cout = cout_reg;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  20.960504  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  55.0
Iteration TIME (sec):  21.534574225999677
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [ 2.61722936e-03 -4.81447942e-01 -4.84160902e-02  2.31762738e-03
  1.67301716e-03  1.56818509e-03 -1.57122154e-01  3.66701901e-04
  3.52653795e-04  2.72510200e-04]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.04353946  0.04570803  0.0418404   0.02921703  0.01931746  0.03327328
 -0.01418461 -0.46888304 -0.0237969   0.03228653]  taking action:  1
Leaf selection - depth:  2
Leaf selection - action scores:  [0.36464256 0.2937508  0.28842142 0.36799306 0.07246213 0.06101924
 0.01137595 0.00914083 0.00769735 0.00567567]  taking action:  3
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  259

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
   
   wire [63:0] sum_wire;
   wire cout_wire;
   
   assign sum = sum_wire;
   assign cout = cout_wire;
   
   full_adder fa0(sum_wire[0], cout_wire, in1[0], in2[0], cin);
   full_adder fa1(sum_wire[1], cout_wire, in1[1], in2[1], cout_wire);
   full_adder fa2(sum_wire[2], cout_wire, in1[2], in2[2], cout_wire);
   full_adder fa3(sum_wire[3], cout_wire, in1[3], in2[3], cout_wire);
   full_adder fa4(sum_wire[4], cout_wire, in1[4], in2[4], cout_wire);
   full_adder fa5(sum_wire[5], cout_wire, in1[5], in2[5], cout_wire);
   full_adder fa6(sum_wire[6], cout_wire, in1[6], in2[6], cout_wire);
   full_adder fa7(sum_wire[7], cout_wire, in1[7], in2[7], cout_wire);
   full_adder fa8(sum_wire[8], cout_wire, in1[8], in2[8], cout_wire);
   full_adder fa9(sum_wire[9], cout_wire, in1[9], in2[9], cout_wire);
   full_adder fa10(sum_wire[10], cout_wire, in1[10], in2[10], cout_wire);
   full_adder fa11(sum_wire[11], cout_wire, in1[11], in2[11], cout_wire);
   full_adder fa12(sum_wire[12], cout_wire, in1[12], in2[12], cout_wire);
   full_adder fa13(sum_wire[13], cout_wire, in1[13], in2[13], cout_wire);
   full_adder fa14(sum_wire[14], cout_wire, in1[14], in2[14], cout_wire);
   full_adder fa15(sum_wire[15], cout_wire, in1[15], in2[15], cout_wire);
   full_adder fa16(sum_wire[16], cout_wire, in1[16], in2[16], cout_wire);
   full_adder fa17(sum_wire[17], cout_wire, in1[17], in2[17], cout_wire);
   full_adder fa18(sum_wire[18], cout_wire, in1[18], in2[18], cout_wire);
   full_adder fa19(sum_wire[19], cout_wire, in1[19], in2[19], cout_wire);
   full_adder fa20(sum_wire[20], cout_wire, in1[20], in2[20], cout_wire);
   full_adder fa21(sum_wire[21], cout_wire, in1[21], in2[21], cout_wire);
   full_adder fa22(sum_wire[22], cout_wire, in1[22], in2[22], cout_wire);
   full_adder fa23(sum_wire[23], cout_wire, in1[23], in2[23], cout_wire);
   full_adder fa24(sum_wire[24], cout_wire, in1[24], in2[24], cout_wire);
   full_adder fa25(sum_wire[25], cout_wire, in1[25], in2[25], cout_wire);
   full_adder fa26(sum_wire[26], cout_wire, in1[26], in2[26], cout_wire);
   full_adder fa27(sum_wire[27], cout_wire, in1[27], in2[27], cout_wire);
   full_adder fa28(sum_wire[28], cout_wire, in1[28], in2[28], cout_wire);
   full_adder fa29(sum_wire[29], cout_wire, in1[29], in2[29], cout_wire);
   full_adder fa30(sum_wire[30], cout_wire, in1[30], in2[30], cout_wire);
   full_adder fa31(sum_wire[31], cout_wire, in1[31], in2[31], cout_wire);
   full_adder fa32(sum_wire[32], cout_wire, in1[32], in2[32], cout_wire);
   full_adder fa33(sum_wire[33], cout_wire, in1[33], in2[33], cout_wire);
   full_adder fa34(sum_wire[34], cout_wire, in1[34], in2[34], cout_wire);
   full_adder fa35(sum_wire[35], cout_wire, in1[35], in2[35], cout_wire);
   full_adder fa36(sum_wire[36], cout_wire, in1[36], in2[36], cout_wire);
   full_adder fa37(sum_wire[37], cout_wire, in1[37], in2[37], cout_wire);
   full_adder fa38(sum_wire[38], cout_wire, in1[38], in2[38], cout_wire);
   full_adder fa39(sum_wire[39], cout_wire, in1[39], in2[39], cout_wire);
   full_adder fa40(sum_wire[40], cout_wire, in1[40], in2[40], cout_wire);
   full_adder fa41(sum_wire[41], cout_wire, in1[41], in2[41], cout_wire);
   full_adder fa42(sum_wire[42], cout_wire, in1[42], in2[42], cout_wire);
   full_adder fa43(sum_wire[43], cout_wire, in1[43], in2[43], cout_wire);
   full_adder fa44(sum_wire[44], cout_wire, in1[44], in2[44], cout_wire);
   full_adder fa45(sum_wire[45], cout_wire, in1[45], in2[45], cout_wire);
   full_adder fa46(sum_wire[46], cout_wire, in1[46], in2[46], cout_wire);
   full_adder fa47(sum_wire[47], cout_wire, in1[47], in2[47], cout_wire);
   full_adder fa48(sum_wire[48], cout_wire, in1[48], in2[48], cout_wire);
   full_adder fa49(sum_wire[49], cout_wire, in1[49], in2[49], cout_wire);
   full_adder fa50(sum_wire[50], cout_wire, in1[50], in2[50], cout_wire);
   full_adder fa51(sum_wire[51], cout_wire, in1[51], in2[51], cout_wire);
   full_adder fa52(sum_wire[52], cout_wire, in1[52], in2[52], cout_wire);
   full_adder fa53(sum_wire[53], cout_wire, in1[53], in2[53], cout_wire);
   full_adder fa54(sum_wire[54], cout_wire, in1[54], in2[54], cout_wire);
   full_adder fa55(sum
Verilog compilation failed, error:  2
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:71: syntax error\nI give up.\n'
LLM generates return in:  672.059776  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  56.0
Iteration TIME (sec):  669.3672203810002
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-1.51709384e-02 -4.81283032e-01 -4.84020107e-02  2.33822892e-03
  1.68788871e-03  1.58212479e-03 -1.52592781e-01  3.69961538e-04
  3.55788557e-04  2.74932560e-04]  taking action:  3
Adding child.
Leaf selection - depth:  1
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  13

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);    

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  22.847455  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  57.0
Iteration TIME (sec):  23.41207886200027
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-1.36910463e-02 -4.81119562e-01 -4.83880542e-02 -4.88206755e-02
  1.70263038e-03  1.59594274e-03 -1.48102967e-01  3.73192704e-04
  3.58895940e-04  2.77333764e-04]  taking action:  4
Adding child.
Leaf selection - depth:  1
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  13

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);   

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  22.251849  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  58.0
Iteration TIME (sec):  22.812085927000226
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-1.22238578e-02 -4.80957495e-01 -4.83742175e-02 -4.88105523e-02
 -4.91413780e-02  1.60964207e-03 -1.43651695e-01  3.76396134e-04
  3.61976648e-04  2.79714355e-04]  taking action:  5
Adding child.
Leaf selection - depth:  1
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  539

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);                      

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum = sum_wire;
    assign cout = cout_wire;

    full_adder fa0(sum_wire[0], cout_wire, in1[0], in2[0], cin);
    full_adder fa1(sum_wire[1], cout_wire, in1[1], in2[1], cout_wire);
    full_adder fa2(sum_wire[2], cout_wire, in1[2], in2[2], cout_wire);
    full_adder fa3(sum_wire[3], cout_wire, in1[3], in2[3], cout_wire);
    full_adder fa4(sum_wire[4], cout_wire, in1[4], in2[4], cout_wire);
    full_adder fa5(sum_wire[5], cout_wire, in1[5], in2[5], cout_wire);
    full_adder fa6(sum_wire[6], cout_wire, in1[6], in2[6], cout_wire);
    full_adder fa7(sum_wire[7], cout_wire, in1[7], in2[7], cout_wire);
    full_adder fa8(sum_wire[8], cout_wire, in1[8], in2[8], cout_wire);
    full_adder fa9(sum_wire[9], cout_wire, in1[9], in2[9], cout_wire);
    full_adder fa10(sum_wire[10], cout_wire, in1[10], in2[10], cout_wire);
    full_adder fa11(sum_wire[11], cout_wire, in1[11], in2[11], cout_wire);
    full_adder fa12(sum_wire[12], cout_wire, in1[12], in2[12], cout_wire);
    full_adder fa13(sum_wire[13], cout_wire, in1[13], in2[13], cout_wire);
    full_adder fa14(sum_wire[14], cout_wire, in1[14], in2[14], cout_wire);
    full_adder fa15(sum_wire[15], cout_wire, in1[15], in2[15], cout_wire);
    full_adder fa16(sum_wire[16], cout_wire, in1[16], in2[16], cout_wire);
    full_adder fa17(sum_wire[17], cout_wire, in1[17], in2[17], cout_wire);
    full_adder fa18(sum_wire[18], cout_wire, in1[18], in2[18], cout_wire);
    full_adder fa19(sum_wire[19], cout_wire, in1[19], in2[19], cout_wire);
    full_adder fa20(sum_wire[20], cout_wire, in1[20], in2[20], cout_wire);
    full_adder fa21(sum_wire[21], cout_wire, in1[21], in2[21], cout_wire);
    full_adder fa22(sum_wire[22], cout_wire, in1[22], in2[22], cout_wire);
    full_adder fa23(sum_wire[23], cout_wire, in1[23], in2[23], cout_wire);
    full_adder fa24(sum_wire[24], cout_wire, in1[24], in2[24], cout_wire);
    full_adder fa25(sum_wire[25], cout_wire, in1[25], in2[25], cout_wire);
    full_adder fa26(sum_wire[26], cout_wire, in1[26], in2[26], cout_wire);
    full_adder fa27(sum_wire[27], cout_wire, in1[27], in2[27], cout_wire);
    full_adder fa28(sum_wire[28], cout_wire, in1[28], in2[28], cout_wire);
    full_adder fa29(sum_wire[29], cout_wire, in1[29], in2[29], cout_wire);
    full_adder fa30(sum_wire[30], cout_wire, in1[30], in2[30], cout_wire);
    full_adder fa31(sum_wire[31], cout_wire, in1[31], in2[31], cout_wire);
    full_adder fa32(sum_wire[32], cout_wire, in1[32], in2[32], cout_wire);
    full_adder fa33(sum_wire[33], cout_wire, in1[33], in2[33], cout_wire);
    full_adder fa34(sum_wire[34], cout_wire, in1[34], in2[34], cout_wire);
    full_adder fa35(sum_wire[35], cout_wire, in1[35], in2[35], cout_wire);
    full_adder fa36(sum_wire[36], cout_wire, in1[36], in2[36], cout_wire);
    full_adder fa37(sum_wire[37], cout_wire, in1[37], in2[37], cout_wire);
    full_adder fa38(sum_wire[38], cout_wire, in1[38], in2[38], cout_wire);
    full_adder fa39(sum_wire[39], cout_wire, in1[39], in2[39], cout_wire);
    full_adder fa40(sum_wire[40], cout_wire, in1[40], in2[40], cout_wire);
    full_adder fa41(sum_wire[41], cout_wire, in1[41], in2[41], cout_wire);
    full_adder fa42(sum_wire[42], cout_wire, in1[42], in2[42], cout_wire);
    full_adder fa43(sum_wire[43], cout_wire, in1[43], in2[43], cout_wire);
    full_adder fa44(sum_wire[44], cout_wire, in1[44], in2[44], cout_wire);
    full_adder fa45(sum_wire[45], cout_wire, in1[45], in2[45], cout_wire);
    full_adder fa46(sum_wire[46], cout_wire, in1[46], in2[46], cout_wire);
    full_adder fa47(sum_wire[47], cout_wire, in1[47], in2[47], cout_wire);
    full_adder fa48(sum_wire[48], cout_wire, in1[48], in2[48], cout_wire);
    full_adder fa49(sum_wire[49], cout_wire, in1[49], in2[49], cout_wire);
    full_adder fa50(sum_wire[50], cout_wire, in1[50], in2[50], cout_wire);
    full_adder fa51(sum_wire[51], cout_wire, in1[51], in2[51], cout_wire);
    full_adder fa52(sum_wire[52], cout_wire, in1[52], in2[52], cout_wire);
    full_adder fa53(sum_wire[53], cout_wire, in1[53], in2[53], cout_wire);
    full_adder fa54(sum_wire[54], cout_wire, in1[54], in2[54], cout_wire);
    full_adder fa55(sum_
Verilog compilation failed, error:  2
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:71: syntax error\nI give up.\n'
LLM generates return in:  672.84548  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  59.0
Iteration TIME (sec):  670.3280038510002
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-1.07690512e-02 -4.80796796e-01 -4.83604976e-02 -4.88005146e-02
 -4.91341321e-02 -4.99188387e-01 -1.39237988e-01  3.79572529e-04
  3.65031358e-04  2.82074855e-04]  taking action:  7
Adding child.
Leaf selection - depth:  1
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  13

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);     

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  22.877594  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  60.0
Iteration TIME (sec):  23.44753751999997
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-9.32631844e-03 -4.80637431e-01 -4.83468915e-02 -4.87905602e-02
 -4.91269464e-02 -4.99181652e-01 -1.34860911e-01 -4.98086395e-02
  3.68060716e-04  2.84415766e-04]  taking action:  8
Adding child.
Leaf selection - depth:  1
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  13

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);        

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum = sum_wire;
    assign cout = cout_wire;

    full_adder fa0(sum_wire[0], cout_wire, in1[0], in2[0], cin);
    full_adder fa1(sum_wire[1], cout_wire, in1[1], in2[1], cout_wire);
    full_adder fa2(sum_wire[2], cout_wire, in1[2], in2[2], cout_wire);
    full_adder fa3(sum_wire[3], cout_wire, in1[3], in2[3], cout_wire);
    full_adder fa4(sum_wire[4], cout_wire, in1[4], in2[4], cout_wire);
    full_adder fa5(sum_wire[5], cout_wire, in1[5], in2[5], cout_wire);
    full_adder fa6(sum_wire[6], cout_wire, in1[6], in2[6], cout_wire);
    full_adder fa7(sum_wire[7], cout_wire, in1[7], in2[7], cout_wire);
    full_adder fa8(sum_wire[8], cout_wire, in1[8], in2[8], cout_wire);
    full_adder fa9(sum_wire[9], cout_wire, in1[9], in2[9], cout_wire);
    full_adder fa10(sum_wire[10], cout_wire, in1[10], in2[10], cout_wire);
    full_adder fa11(sum_wire[11], cout_wire, in1[11], in2[11], cout_wire);
    full_adder fa12(sum_wire[12], cout_wire, in1[12], in2[12], cout_wire);
    full_adder fa13(sum_wire[13], cout_wire, in1[13], in2[13], cout_wire);
    full_adder fa14(sum_wire[14], cout_wire, in1[14], in2[14], cout_wire);
    full_adder fa15(sum_wire[15], cout_wire, in1[15], in2[15], cout_wire);
    full_adder fa16(sum_wire[16], cout_wire, in1[16], in2[16], cout_wire);
    full_adder fa17(sum_wire[17], cout_wire, in1[17], in2[17], cout_wire);
    full_adder fa18(sum_wire[18], cout_wire, in1[18], in2[18], cout_wire);
    full_adder fa19(sum_wire[19], cout_wire, in1[19], in2[19], cout_wire);
    full_adder fa20(sum_wire[20], cout_wire, in1[20], in2[20], cout_wire);
    full_adder fa21(sum_wire[21], cout_wire, in1[21], in2[21], cout_wire);
    full_adder fa22(sum_wire[22], cout_wire, in1[22], in2[22], cout_wire);
    full_adder fa23(sum_wire[23], cout_wire, in1[23], in2[23], cout_wire);
    full_adder fa24(sum_wire[24], cout_wire, in1[24], in2[24], cout_wire);
    full_adder fa25(sum_wire[25], cout_wire, in1[25], in2[25], cout_wire);
    full_adder fa26(sum_wire[26], cout_wire, in1[26], in2[26], cout_wire);
    full_adder fa27(sum_wire[27], cout_wire, in1[27], in2[27], cout_wire);
    full_adder fa28(sum_wire[28], cout_wire, in1[28], in2[28], cout_wire);
    full_adder fa29(sum_wire[29], cout_wire, in1[29], in2[29], cout_wire);
    full_adder fa30(sum_wire[30], cout_wire, in1[30], in2[30], cout_wire);
    full_adder fa31(sum_wire[31], cout_wire, in1[31], in2[31], cout_wire);
    full_adder fa32(sum_wire[32], cout_wire, in1[32], in2[32], cout_wire);
    full_adder fa33(sum_wire[33], cout_wire, in1[33], in2[33], cout_wire);
    full_adder fa34(sum_wire[34], cout_wire, in1[34], in2[34], cout_wire);
    full_adder fa35(sum_wire[35], cout_wire, in1[35], in2[35], cout_wire);
    full_adder fa36(sum_wire[36], cout_wire, in1[36], in2[36], cout_wire);
    full_adder fa37(sum_wire[37], cout_wire, in1[37], in2[37], cout_wire);
    full_adder fa38(sum_wire[38], cout_wire, in1[38], in2[38], cout_wire);
    full_adder fa39(sum_wire[39], cout_wire, in1[39], in2[39], cout_wire);
    full_adder fa40(sum_wire[40], cout_wire, in1[40], in2[40], cout_wire);
    full_adder fa41(sum_wire[41], cout_wire, in1[41], in2[41], cout_wire);
    full_adder fa42(sum_wire[42], cout_wire, in1[42], in2[42], cout_wire);
    full_adder fa43(sum_wire[43], cout_wire, in1[43], in2[43], cout_wire);
    full_adder fa44(sum_wire[44], cout_wire, in1[44], in2[44], cout_wire);
    full_adder fa45(sum_wire[45], cout_wire, in1[45], in2[45], cout_wire);
    full_adder fa46(sum_wire[46], cout_wire, in1[46], in2[46], cout_wire);
    full_adder fa47(sum_wire[47], cout_wire, in1[47], in2[47], cout_wire);
    full_adder fa48(sum_wire[48], cout_wire, in1[48], in2[48], cout_wire);
    full_adder fa49(sum_wire[49], cout_wire, in1[49], in2[49], cout_wire);
    full_adder fa50(sum_wire[50], cout_wire, in1[50], in2[50], cout_wire);
    full_adder fa51(sum_wire[51], cout_wire, in1[51], in2[51], cout_wire);
    full_adder fa52(sum_wire[52], cout_wire, in1[52], in2[52], cout_wire);
    full_adder fa53(sum_wire[53], cout_wire, in1[53], in2[53], cout_wire);
    full_adder fa54(sum_wire[54], cout_wire, in1[54], in2[54], cout_wire);
    full_adder fa55(sum_wire
Verilog compilation failed, error:  2
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:71: syntax error\nI give up.\n'
LLM generates return in:  673.009082  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  61.0
Iteration TIME (sec):  670.5587509300003
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-7.89536363e-03 -4.80479366e-01 -4.83333965e-02 -4.87806871e-02
 -4.91198193e-02 -4.99174971e-01 -1.30519567e-01 -4.98070773e-02
 -4.99814467e-01  2.86737565e-04]  taking action:  9
Adding child.
Leaf selection - depth:  1
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  13

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);      

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  22.866478  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  62.0
Iteration TIME (sec):  23.42793708299996
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.0064759  -0.48032257 -0.04832001 -0.04877089 -0.04911275 -0.49916834
 -0.1262131  -0.04980553 -0.49981298 -0.04985548]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.04573259 -0.1275546   0.04302911  0.0302826   0.02015635  0.03408572
 -0.01383518 -0.46857947 -0.02354125  0.03260153]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.10684876  0.08572626  0.07540875  0.06067276 -0.28196776 -0.29835314
 -0.3014794   0.08453496  0.08387711  0.07230658]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.20528492 0.16934015 0.19105196 0.13861921 0.10463527 0.01319936
 0.00921464 0.00825995 0.00819567 0.00623494]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.4918172  0.04697034 0.0325354  0.02593948 0.01839385 0.0139933
 0.00681979 0.00426772 0.00413641 0.00385556]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [0.48755676 0.28097865 0.1457698  0.07562438 0.01124056 0.00784718
 0.00671205 0.00583153 0.00433362 0.00407106]  taking action:  0
Leaf selection - depth:  6
Leaf selection - action scores:  [6.2667066e-01 1.9706003e-01 5.7347741e-02 1.2402319e-02 5.3341710e-03
 2.7244280e-03 2.0565062e-03 7.5654633e-04 6.9969107e-04 5.1190483e-04]  taking action:  0
Leaf selection - depth:  7
Leaf selection - action scores:  [8.53107214e-01 4.44131409e-04 1.12293994e-04 4.60853662e-05
 2.54507559e-05 1.34116053e-05 8.65918355e-06 4.05847777e-06
 2.78934840e-06 2.78934840e-06]  taking action:  0
Leaf selection - depth:  8
Leaf selection - action scores:  [1.13846493e+00 1.00223245e-02 1.53697317e-03 7.60856899e-04
 5.39528264e-04 1.49821601e-04 1.09611829e-04 8.01937204e-05
 5.91311473e-05 2.56314524e-05]  taking action:  0
Leaf selection - depth:  9
Leaf selection - action scores:  [1.9509656e+00 5.4257974e-04 2.1537002e-05 1.9457060e-05 1.1527926e-05
 8.7699837e-06 7.4429890e-06 6.9920411e-06 6.8300710e-06 3.8015069e-06]  taking action:  0
Adding child.
Leaf selection - depth:  10
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  2533

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  20.095138  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  63.0
Iteration TIME (sec):  20.67082854199998
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.00685885 -0.48016702 -0.04830673 -0.04876118 -0.04910574 -0.49916177
 -0.12194067 -0.04980399 -0.4998115  -0.04985434]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.04342276 -0.12654234  0.04420646  0.03133796  0.02098721  0.03489039
 -0.0134891  -0.46827877 -0.02328805  0.03291351]  taking action:  2
Leaf selection - depth:  2
Leaf selection - action scores:  [6.8892074e-01 9.5747877e-03 4.9673347e-03 4.1180649e-03 3.1574296e-03
 2.7864221e-03 4.5487090e-04 2.8023784e-04 2.1996119e-04 1.8667863e-04]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.7606859  0.10085846 0.03274395 0.02844844 0.01752658 0.01131601
 0.0101436  0.00902191 0.00665234 0.00591671]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.35344905 0.59033924 0.38115168 0.06727727 0.05665313 0.00556577
 0.00487355 0.00476065 0.00345586 0.00332347]  taking action:  1
Adding child.
Leaf selection - depth:  5
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  2533

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
    
    assign sum = in1 + in2 + cin;
    assign cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
    
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  11.972933  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  64.0
Iteration TIME (sec):  12.591838346000259
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.00723816 -0.48001267 -0.04829355 -0.04875154 -0.04909878 -0.49915525
 -0.11770149 -0.04980246 -0.49981003 -0.0498532 ]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.04550928 -0.12553959  0.02114394  0.0323834   0.02181026  0.0356875
 -0.01314627 -0.46798092 -0.02303723  0.03322256]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.09494118  0.08841209  0.07787     0.06277633 -0.27858722 -0.29522663
 -0.29840136  0.08584566  0.08517761  0.07342768]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.17673612 0.17856373 0.2007806  0.14385195 0.10858515 0.01369762
 0.00956248 0.00857175 0.00850505 0.0064703 ]  taking action:  2
Leaf selection - depth:  4
Leaf selection - action scores:  [1.1229870e+00 1.1296788e-02 4.8967954e-03 4.3552998e-03 4.2213015e-03
 3.4185138e-03 1.8155591e-03 1.3387093e-03 1.0425879e-03 1.0105107e-03]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [1.8411378e+00 4.2628117e-02 4.1967228e-02 1.4057259e-02 5.0122701e-03
 2.1223291e-03 1.4360397e-03 1.2673005e-03 1.1538900e-03 7.8076118e-04]  taking action:  0
Adding child.
Leaf selection - depth:  6
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29941

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    reg [63:0] sum_reg;
    reg cout_reg;

    always @(*) begin
        sum_reg = in1 + in2 + cin;
        cout_reg = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
    end

    assign sum = sum_reg;
    assign cout = cout_reg;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  22.52025  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  65.0
Iteration TIME (sec):  23.08413899199968
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.0076138  -0.47985951 -0.04828048 -0.04874197 -0.04909187 -0.49914877
 -0.1134948  -0.04980095 -0.49980858 -0.04985208]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.04323611 -0.12454607  0.02210689  0.03341922  0.02262574  0.03647726
 -0.01280659 -0.46768582 -0.02278872  0.03352877]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.084581    0.09105754  0.08029426  0.06484827 -0.27525753 -0.29214716
 -0.29536963  0.08713664  0.08645855  0.07453192]  taking action:  1
Leaf selection - depth:  3
Leaf selection - action scores:  [0.31046504 0.1838142  0.27643234 0.12076782 0.08563721 0.02551285
 0.01453679 0.00697483 0.00686669 0.00498468]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.8020655  0.03746697 0.02237255 0.01675626 0.01455809 0.01073446
 0.00656185 0.0032995  0.00324835 0.00275684]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [0.91700596 0.2204072  0.12756191 0.07044638 0.0108033  0.00697514
 0.00697514 0.00569294 0.00397431 0.00329482]  taking action:  0
Leaf selection - depth:  6
Leaf selection - action scores:  [1.7933775e+00 1.1111948e-01 2.7230999e-02 1.1711907e-02 4.4453386e-03
 1.4431902e-03 9.9188904e-04 4.3332425e-04 3.6489562e-04 3.5366896e-04]  taking action:  0
Adding child.
Leaf selection - depth:  7
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29901

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

  wire [63:0] sum_wire;
  wire cout_wire;

  assign sum_wire = in1 + in2 + cin;
  assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

  assign sum = sum_wire;
  assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  20.686195  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  66.0
Iteration TIME (sec):  21.239630512000076
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.00798576 -0.4797075  -0.0482675  -0.04873247 -0.04908502 -0.49914235
 -0.10931986 -0.04979945 -0.49980713 -0.04985096]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.04107517 -0.12356155  0.02306111  0.03444565  0.02343383  0.03725987
 -0.01247    -0.46739337 -0.02254246  0.0338322 ]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.08717842  0.0721461   0.08268311  0.06688997 -0.2719764  -0.28911266
 -0.29238218  0.08840878  0.08772078  0.07562003]  taking action:  7
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  1678

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);


    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  21.762019  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  67.0
Iteration TIME (sec):  22.30830950699965
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.00835398 -0.47955663 -0.04825462 -0.04872305 -0.04907821 -0.49913597
 -0.10517596 -0.04979796 -0.4998057  -0.04984985]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.0390176  -0.12258579  0.02400687  0.03546298  0.02423474  0.03803554
 -0.01213639 -0.4671035  -0.02229839  0.03413294]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.08973899  0.07443039  0.08503806  0.06890269 -0.2687419  -0.28612122
 -0.28943712 -0.00516857  0.0889651   0.07669271]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.18601039 0.18746342 0.13262565 0.14890093 0.11239631 0.01417838
 0.00989811 0.00887261 0.00880356 0.00669739]  taking action:  1
Leaf selection - depth:  4
Leaf selection - action scores:  [6.2435335e-01 5.4930627e-01 1.1879580e-01 5.6436500e-03 1.7483213e-03
 1.6043498e-03 1.2205249e-03 6.6879252e-04 5.3738989e-04 4.9700437e-04]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [1.1121647e+00 5.3815518e-02 4.7023469e-03 3.2318733e-03 1.4119006e-03
 6.9894153e-04 6.7743735e-04 3.0534493e-04 2.6117539e-04 1.5115672e-04]  taking action:  0
Leaf selection - depth:  6
Leaf selection - action scores:  [1.5957229e+00 2.5248006e-01 6.0913645e-02 2.4611337e-02 5.4063932e-03
 3.3832344e-03 1.9889011e-03 1.9428282e-03 1.7828392e-03 3.7370343e-04]  taking action:  0
Adding child.
Leaf selection - depth:  7
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29896

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    assign sum = in1 + in2 + cin;
    assign cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  11.085751  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  68.0
Iteration TIME (sec):  11.702969973000108
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.00871849 -0.47940686 -0.04824183 -0.0487137  -0.04907146 -0.49912964
 -0.10106242 -0.04979648 -0.49980427 -0.04984875]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.03705543 -0.12161855  0.02494435  0.0364714   0.02502866  0.03880442
 -0.01180569 -0.46681622 -0.02205645  0.03443105]  taking action:  5
Leaf selection - depth:  2
Leaf selection - action scores:  [1.721896   0.05281559 0.04049511 0.04049511 0.01688088 0.01513192
 0.01235031 0.01215884 0.01124509 0.01107075]  taking action:  0
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  13

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
                      
    wire [63:0] sum_wire;
    wire cout_wire;
    
    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
    
    assign sum = sum_wire;
    assign cout = cout_wire;
    
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  22.682087  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  69.0
Iteration TIME (sec):  23.223732716000086
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.00907927 -0.47925817 -0.04822913 -0.04870441 -0.04906476 -0.49912336
 -0.09697858 -0.04979501 -0.49980286 -0.04984766]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.03883509 -0.1206596   0.0258738   0.03747118  0.02581576 -0.00695553
 -0.01147784 -0.46653137 -0.02181659  0.0347266 ]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.08024776  0.07668318  0.08736055  0.07088766 -0.26555195 -0.283171
 -0.28653264 -0.00455017  0.09019227  0.07775059]  taking action:  8
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  13

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    
    wire [63:0] sum_wire;
    wire cout_wire;
    
    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
    
    assign sum = sum_wire;
    assign cout = cout_wire;
    
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  22.58515  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  70.0
Iteration TIME (sec):  23.14653663199988
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.00943632 -0.47911054 -0.04821653 -0.04869519 -0.0490581  -0.49911712
 -0.09292381 -0.04979355 -0.49980146 -0.04984658]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.03689973 -0.11970875  0.02679539  0.03846252  0.02659621 -0.00645163
 -0.01115275 -0.46624893 -0.02157875  0.03501965]  taking action:  3
Leaf selection - depth:  2
Leaf selection - action scores:  [0.40329683 0.37088826 0.2980171  0.24323444 0.07418232 0.03044436
 0.00648198 0.00390092 0.00384045 0.00336281]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.72597235 0.1593105  0.11474705 0.01653088 0.01145061 0.0113615
 0.00774787 0.00622559 0.00608137 0.00434616]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.40725628 0.48950332 0.38122556 0.06729031 0.06420886 0.01345891
 0.00635754 0.0060192  0.00379626 0.00379626]  taking action:  1
Adding child.
Leaf selection - depth:  5
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  518

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  
  reg [63:0] sum_reg;
  reg cout_reg;
  
  always @(*) begin
    sum_reg = in1 + in2 + cin;
    cout_reg = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
  end
  
  assign sum = sum_reg;
  assign cout = cout_reg;
  
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  23.603914  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  71.0
Iteration TIME (sec):  24.139094273999945
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.00978966 -0.47896394 -0.04820401 -0.04868603 -0.04905149 -0.49911092
 -0.08889749 -0.0497921  -0.49980006 -0.0498455 ]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.03860368 -0.11876579  0.02770934  0.01620468  0.0273702  -0.00595191
 -0.01083037 -0.46596882 -0.02134288  0.03531028]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.08258338  0.07890572  0.08965185  0.07284595 -0.2624049  -0.28026044
 -0.28366718 -0.00394008 -0.00429852  0.07879426]  taking action:  2
Leaf selection - depth:  3
Leaf selection - action scores:  [0.584681   0.01017244 0.00699141 0.00570622 0.00515514 0.00484281
 0.00291445 0.00263299 0.00226978 0.00147697]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.6544903  0.07080222 0.06056035 0.01876072 0.00782063 0.00375238
 0.0020085  0.00144667 0.00135902 0.00121822]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [8.2964319e-01 5.4089949e-02 7.9151094e-03 6.2613664e-03 1.5831214e-03
 3.8194578e-04 3.1664420e-04 1.9815087e-04 1.4497027e-04 1.1290296e-04]  taking action:  0
Leaf selection - depth:  6
Leaf selection - action scores:  [1.1449842e+00 1.5064343e-04 4.3160060e-05 2.7434207e-05 1.6381713e-05
 5.1547349e-06 4.4090784e-06 1.8379774e-06 1.3446929e-06 1.0804911e-06]  taking action:  0
Leaf selection - depth:  7
Leaf selection - action scores:  [1.9497913e+00 1.2219861e-03 3.5010491e-04 9.8751632e-05 8.0598729e-05
 2.2912220e-05 1.8994899e-05 1.8125056e-05 3.8290159e-06 2.4721987e-06]  taking action:  0
Adding child.
Leaf selection - depth:  8
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29962

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

reg [63:0] sum_reg;
reg cout_reg;

always @(*) begin
    sum_reg = in1 + in2 + cin;
    cout_reg = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
end

assign sum = sum_reg;
assign cout = cout_reg;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  20.698224  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  72.0
Iteration TIME (sec):  21.27230709899959
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.0101393  -0.47881836 -0.04819159 -0.04867694 -0.04904493 -0.49910477
 -0.08489904 -0.04979066 -0.49979868 -0.04984443]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.03669642 -0.11783053  0.02861582  0.01701725  0.02813786 -0.00545628
 -0.01051061 -0.46569103 -0.02110894  0.03559853]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.0848885   0.0810992   0.06449702  0.07477866 -0.25929892 -0.27738792
 -0.28083917 -0.00333797 -0.00370109  0.07982431]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.1949803  0.13685684 0.13943486 0.15378422 0.11608241 0.01464337
 0.01022272 0.00916359 0.00909228 0.00691704]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.4413101  0.0502134  0.03478181 0.02773047 0.01966385 0.01495947
 0.00729066 0.00456238 0.00442201 0.00412177]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [0.4275262  0.30349165 0.1574494  0.08168367 0.01214119 0.00847592
 0.00724984 0.00629877 0.00468085 0.00439725]  taking action:  0
Leaf selection - depth:  6
Leaf selection - action scores:  [0.53491336 0.21586846 0.06282131 0.01358606 0.00584329 0.00298446
 0.00225279 0.00082875 0.00076647 0.00056076]  taking action:  0
Leaf selection - depth:  7
Leaf selection - action scores:  [6.9625384e-01 4.9655396e-04 1.2554850e-04 5.1525007e-05 2.8454810e-05
 1.4994631e-05 9.6812619e-06 4.5375159e-06 3.1185862e-06 3.1185862e-06]  taking action:  0
Leaf selection - depth:  8
Leaf selection - action scores:  [8.4821403e-01 1.1572783e-02 1.7747437e-03 8.7856181e-04 6.2299357e-04
 1.7299908e-04 1.2656883e-04 9.2599730e-05 6.8278765e-05 2.9596651e-05]  taking action:  0
Leaf selection - depth:  9
Leaf selection - action scores:  [1.1447177e+00 6.6452177e-04 2.6377335e-05 2.3829934e-05 1.4118768e-05
 1.0740992e-05 9.1157626e-06 8.5634665e-06 8.3650939e-06 4.6558762e-06]  taking action:  0
Leaf selection - depth:  10
Leaf selection - action scores:  [0.46220636 0.29842284 0.11151248 0.11064468 0.08684601 0.07313167
 0.06923967 0.06710939 0.06453847 0.04684991]  taking action:  0
Adding child.
Leaf selection - depth:  11
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29918

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  19.806831  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  73.0
Iteration TIME (sec):  20.386468924999463
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.01048529 -0.47867378 -0.04817924 -0.0486679  -0.04903841 -0.49909866
 -0.08092789 -0.04978923 -0.49979731 -0.04984337]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.03487164 -0.11690278  0.02951503  0.01782329  0.02889934 -0.00496462
 -0.01019342 -0.46541545 -0.02087688  0.03588447]  taking action:  9
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  732

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
always @(*) begin
    sum = in1 + in2 + cin;
    cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
end
endmodule
Verilog compilation failed, error:  2
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:10: error: sum is not a valid l-value in tb_adder_64.uut.\n/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:5:      : sum is declared here as wire.\n/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:11: error: cout is not a valid l-value in tb_adder_64.uut.\n/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:6:      : cout is declared here as wire.\n/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:9: warning: @* found no sensitivities so it will never trigger.\n2 error(s) during elaboration.\n'
LLM generates return in:  12.857913  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  74.0
Iteration TIME (sec):  13.485025822999887
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.0248901  -0.47853017 -0.04816698 -0.04865893 -0.04903193 -0.49909259
 -0.07698347 -0.04978781 -0.49979594 -0.04984232]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.03645168 -0.11598237  0.03040712  0.01862296  0.02965482 -0.00447685
 -0.00987874 -0.46514204 -0.02064666 -0.48191592]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.07615457  0.08326474  0.06641061  0.07668675 -0.25623256 -0.27455196
 -0.2780472  -0.00274352 -0.00311127  0.08084121]  taking action:  1
Leaf selection - depth:  3
Leaf selection - action scores:  [0.24707793 0.1990084  0.29623377 0.12809362 0.09083198 0.02706047
 0.01541859 0.00739792 0.00728323 0.00528705]  taking action:  2
Leaf selection - depth:  4
Leaf selection - action scores:  [1.9182483e+00 6.7054308e-03 3.6742729e-03 3.3717023e-03 3.3454637e-03
 2.7092390e-03 1.6432365e-03 1.3411705e-03 9.2177215e-04 8.1984117e-04]  taking action:  0
Adding child.
Leaf selection - depth:  5
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29953

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

  reg [63:0] sum_reg;
  reg cout_reg;

  always @(*) begin
    sum_reg = in1 + in2 + cin;
    cout_reg = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
  end

  assign sum = sum_reg;
  assign cout = cout_reg;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  22.695406  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  75.0
Iteration TIME (sec):  23.26031912400049
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.02501246 -0.47838751 -0.0481548  -0.04865002 -0.0490255  -0.49908656
 -0.07306527 -0.0497864  -0.49979459 -0.04984127]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.0346531  -0.11506911  0.03129227  0.0194164   0.03040441 -0.00399287
 -0.0095665  -0.46487078 -0.02041822 -0.4817752 ]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.07826983  0.06686304  0.06830043  0.07857113 -0.2532043  -0.27175125
 -0.27528992 -0.00215647 -0.00252878  0.08184549]  taking action:  9
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  22376

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

	wire [63:0] sum_wire;
	wire cout_wire;

	assign sum = sum_wire;
	assign cout = cout_wire;

	full_adder fa0(sum_wire[0], cout_wire, in1[0], in2[0], cin);
	full_adder fa1(sum_wire[1], cout_wire, in1[1], in2[1], cout_wire);
	full_adder fa2(sum_wire[2], cout_wire, in1[2], in2[2], cout_wire);
	full_adder fa3(sum_wire[3], cout_wire, in1[3], in2[3], cout_wire);
	full_adder fa4(sum_wire[4], cout_wire, in1[4], in2[4], cout_wire);
	full_adder fa5(sum_wire[5], cout_wire, in1[5], in2[5], cout_wire);
	full_adder fa6(sum_wire[6], cout_wire, in1[6], in2[6], cout_wire);
	full_adder fa7(sum_wire[7], cout_wire, in1[7], in2[7], cout_wire);
	full_adder fa8(sum_wire[8], cout_wire, in1[8], in2[8], cout_wire);
	full_adder fa9(sum_wire[9], cout_wire, in1[9], in2[9], cout_wire);
	full_adder fa10(sum_wire[10], cout_wire, in1[10], in2[10], cout_wire);
	full_adder fa11(sum_wire[11], cout_wire, in1[11], in2[11], cout_wire);
	full_adder fa12(sum_wire[12], cout_wire, in1[12], in2[12], cout_wire);
	full_adder fa13(sum_wire[13], cout_wire, in1[13], in2[13], cout_wire);
	full_adder fa14(sum_wire[14], cout_wire, in1[14], in2[14], cout_wire);
	full_adder fa15(sum_wire[15], cout_wire, in1[15], in2[15], cout_wire);
	full_adder fa16(sum_wire[16], cout_wire, in1[16], in2[16], cout_wire);
	full_adder fa17(sum_wire[17], cout_wire, in1[17], in2[17], cout_wire);
	full_adder fa18(sum_wire[18], cout_wire, in1[18], in2[18], cout_wire);
	full_adder fa19(sum_wire[19], cout_wire, in1[19], in2[19], cout_wire);
	full_adder fa20(sum_wire[20], cout_wire, in1[20], in2[20], cout_wire);
	full_adder fa21(sum_wire[21], cout_wire, in1[21], in2[21], cout_wire);
	full_adder fa22(sum_wire[22], cout_wire, in1[22], in2[22], cout_wire);
	full_adder fa23(sum_wire[23], cout_wire, in1[23], in2[23], cout_wire);
	full_adder fa24(sum_wire[24], cout_wire, in1[24], in2[24], cout_wire);
	full_adder fa25(sum_wire[25], cout_wire, in1[25], in2[25], cout_wire);
	full_adder fa26(sum_wire[26], cout_wire, in1[26], in2[26], cout_wire);
	full_adder fa27(sum_wire[27], cout_wire, in1[27], in2[27], cout_wire);
	full_adder fa28(sum_wire[28], cout_wire, in1[28], in2[28], cout_wire);
	full_adder fa29(sum_wire[29], cout_wire, in1[29], in2[29], cout_wire);
	full_adder fa30(sum_wire[30], cout_wire, in1[30], in2[30], cout_wire);
	full_adder fa31(sum_wire[31], cout_wire, in1[31], in2[31], cout_wire);
	full_adder fa32(sum_wire[32], cout_wire, in1[32], in2[32], cout_wire);
	full_adder fa33(sum_wire[33], cout_wire, in1[33], in2[33], cout_wire);
	full_adder fa34(sum_wire[34], cout_wire, in1[34], in2[34], cout_wire);
	full_adder fa35(sum_wire[35], cout_wire, in1[35], in2[35], cout_wire);
	full_adder fa36(sum_wire[36], cout_wire, in1[36], in2[36], cout_wire);
	full_adder fa37(sum_wire[37], cout_wire, in1[37], in2[37], cout_wire);
	full_adder fa38(sum_wire[38], cout_wire, in1[38], in2[38], cout_wire);
	full_adder fa39(sum_wire[39], cout_wire, in1[39], in2[39], cout_wire);
	full_adder fa40(sum_wire[40], cout_wire, in1[40], in2[40], cout_wire);
	full_adder fa41(sum_wire[41], cout_wire, in1[41], in2[41], cout_wire);
	full_adder fa42(sum_wire[42], cout_wire, in1[42], in2[42], cout_wire);
	full_adder fa43(sum_wire[43], cout_wire, in1[43], in2[43], cout_wire);
	full_adder fa44(sum_wire[44], cout_wire, in1[44], in2[44], cout_wire);
	full_adder fa45(sum_wire[45], cout_wire, in1[45], in2[45], cout_wire);
	full_adder fa46(sum_wire[46], cout_wire, in1[46], in2[46], cout_wire);
	full_adder fa47(sum_wire[47], cout_wire, in1[47], in2[47], cout_wire);
	full_adder fa48(sum_wire[48], cout_wire, in1[48], in2[48], cout_wire);
	full_adder fa49(sum_wire[49], cout_wire, in1[49], in2[49], cout_wire);
	full_adder fa50(sum_wire[50], cout_wire, in1[50], in2[50], cout_wire);
	full_adder fa51(sum_wire[51], cout_wire, in1[51], in2[51], cout_wire);
	full_adder fa52(sum_wire[52], cout_wire, in1[52], in2[52], cout_wire);
	full_adder fa53(sum_wire[53], cout_wire, in1[53], in2[53], cout_wire);
	full_adder fa54(sum_wire[54], cout_wire, in1[54], in2[54], cout_wire);
	full_adder fa55(sum_wire[
Verilog compilation failed, error:  2
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:71: syntax error\nI give up.\n'
LLM generates return in:  672.559289  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  76.0
Iteration TIME (sec):  670.1244398879999
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.03877413 -0.47824578 -0.0481427  -0.04864117 -0.04901911 -0.49908057
 -0.06917276 -0.049785   -0.49979324 -0.04984023]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.01150014 -0.11416285  0.03217065  0.02020377  0.03114827 -0.00351261
 -0.00925666 -0.46460158 -0.02019154 -0.48163554]  taking action:  2
Leaf selection - depth:  2
Leaf selection - action scores:  [5.89466572e-01 1.04886545e-02 5.44144260e-03 4.51111421e-03
 3.45879095e-03 3.05237249e-03 4.98286099e-04 3.06985195e-04
 2.40955414e-04 2.04496188e-04]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.61875623 0.11276319 0.03660885 0.03180632 0.01959531 0.01265168
 0.01134089 0.0100868  0.00743754 0.00661508]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.4158628  0.2908325  0.44011605 0.0776851  0.0654174  0.00642679
 0.00562749 0.00549713 0.00399049 0.00383761]  taking action:  2
Adding child.
Leaf selection - depth:  5
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  518

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
    
    reg [63:0] sum_reg;
    reg cout_reg;
    
    always @(*) begin
        sum_reg = in1 + in2 + cin;
        cout_reg = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
    end
    
    assign sum = sum_reg;
    assign cout = cout_reg;
    
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  24.28846  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  77.0
Iteration TIME (sec):  24.850915029000134
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.03869864 -0.47810498 -0.04813068 -0.04863238 -0.04901276 -0.49907462
 -0.06530545 -0.04978361 -0.4997919  -0.04983919]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.0129706  -0.11326345  0.01403634  0.02098519  0.0318865  -0.00303596
 -0.00894916 -0.46433443 -0.01996657 -0.48149693]  taking action:  4
Leaf selection - depth:  2
Leaf selection - action scores:  [0.26829645 0.45852074 0.44441345 0.44441345 0.07485145 0.04986181
 0.01138951 0.0104516  0.00813972 0.00533816]  taking action:  1
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  518

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  reg [63:0] sum_reg;
  reg cout_reg;

  always @(*) begin
    sum_reg = in1 + in2 + cin;
    cout_reg = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
  end

  assign sum = sum_reg;
  assign cout = cout_reg;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  23.022853  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  78.0
Iteration TIME (sec):  23.55730996300008
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.03863158 -0.47796507 -0.04811873 -0.04862364 -0.04900645 -0.49906871
 -0.06146284 -0.04978223 -0.49979057 -0.04983817]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.01443012 -0.11237072  0.01477797  0.02176081 -0.00053556 -0.00256287
 -0.00864395 -0.46406925 -0.01974327 -0.48135936]  taking action:  3
Leaf selection - depth:  2
Leaf selection - action scores:  [0.3391583  0.40628773 0.32646137 0.26645    0.08126266 0.03335013
 0.00710065 0.00427325 0.004207   0.00368377]  taking action:  1
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  2533

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
   assign sum = in1 + in2 + cin;
   assign cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  11.548035  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  79.0
Iteration TIME (sec):  12.163142233000144
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.03857249 -0.47782605 -0.04810687 -0.04861495 -0.04900018 -0.49906283
 -0.05764448 -0.04978085 -0.49978925 -0.04983714]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 1.5878960e-02 -1.1148454e-01  1.5514195e-02  5.0263405e-03
  9.9688768e-06 -2.0932406e-03 -8.3409697e-03 -4.6380600e-01
 -1.9521603e-02 -4.8122281e-01]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.08035947  0.06876449  0.07016734  0.08043267 -0.25021267 -0.2689845
 -0.27256608 -0.00157652 -0.00195335 -0.4585812 ]  taking action:  3
Leaf selection - depth:  3
Leaf selection - action scores:  [5.9124500e-01 6.6111845e-01 9.8266482e-02 7.4600196e-03 5.2079330e-03
 1.9158914e-03 1.0017471e-03 8.3699101e-04 6.6730741e-04 6.2199892e-04]  taking action:  1
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  13147

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

assign {cout, sum} = in1 + in2 + cin;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 passed\nTest 4 passed\nTest 5 passed\nTest 6 passed\nTest 7 passed\nTest 8 passed\nTest 9 passed\nTest 10 passed\nall tests passed\n'

All testbench tests passed!
LLM generates return in:  3.483621  seconds
Running getPromptScore: 
adder_64
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/synth_script.sh
Running bash in x seconds:  0.816793

Currently displaying area/delay scores for  adder_64  module.
Area of the chip design is:  612.598
Delay value for the chip design is:  2391.13
Product:  1464801.45574
Score (1/chip area):  0.1
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  80.0
Iteration TIME (sec):  4.140615356000126
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.03566376 -0.47768789 -0.04809507 -0.04860632 -0.04899395 -0.49905699
 -0.05384992 -0.04977949 -0.49978794 -0.04983613]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.01924017 -0.11060476  0.0162451   0.00568151  0.00055157 -0.001627
 -0.00804018 -0.46354467 -0.01930154 -0.48108724]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.08242435  0.07064342  0.07201215  0.08581774 -0.24725655 -0.2662505
 -0.26987445 -0.00100344 -0.00138474 -0.45809102]  taking action:  3
Leaf selection - depth:  3
Leaf selection - action scores:  [0.6689009  0.41957647 0.10986526 0.00834056 0.00582265 0.00214203
 0.00111999 0.00093578 0.00074607 0.00069542]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [1.1182042e+00 4.1476216e-02 4.7267843e-03 4.1713729e-03 1.1227097e-03
 5.8245420e-04 4.9047556e-04 2.8386546e-04 1.7763847e-04 1.7488447e-04]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [1.5306392e+00 2.9212761e-01 7.1588956e-02 3.4348752e-02 6.8701832e-03
 4.0387721e-03 2.6904023e-03 2.4688519e-03 2.3742716e-03 5.2155822e-04]  taking action:  0
Adding child.
Leaf selection - depth:  6
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29896

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

assign sum = in1 + in2 + cin;
assign cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  10.880444  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  81.0
Iteration TIME (sec):  11.504736981999486
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.03565953 -0.47755059 -0.04808335 -0.04859775 -0.04898776 -0.49905119
 -0.0500787  -0.04977813 -0.49978663 -0.04983512]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.01789342 -0.10973122  0.01697081  0.00633204  0.00108931 -0.00116407
 -0.00774153 -0.4632852  -0.01908304 -0.48095262]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 8.4465377e-02  7.2500639e-02  7.3835663e-02  5.6060273e-02
 -2.4433452e-01 -2.6354808e-01 -2.6721394e-01 -4.3698773e-04
 -8.2268566e-04 -4.5760649e-01]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.16993247 0.14353092 0.14603439 0.15851714 0.11965501 0.01509404
 0.01053734 0.00944561 0.0093721  0.00712992]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.40161952 0.05325936 0.03689168 0.02941261 0.02085666 0.01586691
 0.00773291 0.00483914 0.00469025 0.00437179]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [0.38239866 0.32444623 0.16832048 0.08732352 0.01297948 0.00906114
 0.0077504  0.00673367 0.00500404 0.00470086]  taking action:  0
Leaf selection - depth:  6
Leaf selection - action scores:  [0.470152   0.2331646  0.06785477 0.01467462 0.00631148 0.00322359
 0.00243329 0.00089516 0.00082789 0.00060569]  taking action:  0
Leaf selection - depth:  7
Leaf selection - action scores:  [5.9589303e-01 5.4394762e-04 1.3753149e-04 5.6442816e-05 3.1170683e-05
 1.6425794e-05 1.0605290e-05 4.9705995e-06 3.4162401e-06 3.4162401e-06]  taking action:  0
Leaf selection - depth:  8
Leaf selection - action scores:  [6.92150772e-01 1.29387639e-02 1.98422372e-03 9.82261961e-04
 6.96527946e-04 1.93418848e-04 1.41508252e-04 1.03529645e-04
 7.63379794e-05 3.30900621e-05]  taking action:  0
Leaf selection - depth:  9
Leaf selection - action scores:  [8.5302734e-01 7.6732360e-04 3.0457921e-05 2.7516437e-05 1.6302949e-05
 1.2402630e-05 1.0525976e-05 9.8882392e-06 9.6591784e-06 5.3761428e-06]  taking action:  0
Leaf selection - depth:  10
Leaf selection - action scores:  [0.23304246 0.36549187 0.13657434 0.1355115  0.10636421 0.08956765
 0.08480094 0.08219188 0.07904316 0.05737918]  taking action:  1
Adding child.
Leaf selection - depth:  11
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29918

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    wire [63:0] temp_sum;
    wire temp_cout;

    assign temp_sum = in1 + in2 + cin;
    assign temp_cout = (temp_sum[63] == 1'b1);

    assign sum = temp_sum;
    assign cout = temp_cout;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  15.285717  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  82.0
Iteration TIME (sec):  15.849366772001304
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.03566086 -0.47741411 -0.0480717  -0.04858922 -0.04898161 -0.49904542
 -0.04633041 -0.04977678 -0.49978533 -0.04983412]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.01659714 -0.10886384  0.0176914   0.00697798  0.00162327 -0.0007044
 -0.00744497 -0.46302754 -0.01886608 -0.48081896]  taking action:  2
Leaf selection - depth:  2
Leaf selection - action scores:  [5.1925552e-01 1.1329042e-02 5.8774296e-03 4.8725605e-03 3.7359213e-03
 3.2969392e-03 5.3821050e-04 3.3158192e-04 2.6026162e-04 2.2088115e-04]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.5279775  0.12352589 0.04010298 0.03484208 0.02146558 0.01385922
 0.01242333 0.01104953 0.00814742 0.00724646]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.4708504  0.3310623  0.19603235 0.08685458 0.07313888 0.00718537
 0.00629172 0.00614598 0.0044615  0.00429058]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [1.83269775e+00 3.15333046e-02 1.70109440e-02 1.54886395e-02
 1.03176581e-02 8.16193968e-03 4.50745085e-03 2.37525953e-03
 2.01585679e-03 1.82117475e-03]  taking action:  0
Adding child.
Leaf selection - depth:  6
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29953

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
    
    wire [63:0] sum_wire;
    wire cout_wire;
    
    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
    
    assign sum = sum_wire;
    assign cout = cout_wire;
    
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  21.779766  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  83.0
Iteration TIME (sec):  22.34932554000079
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.03566744 -0.47727846 -0.04806011 -0.04858075 -0.04897549 -0.49903969
 -0.04260463 -0.04977544 -0.49978404 -0.04983312]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 1.79115385e-02 -1.08002454e-01  3.60614061e-03  7.61945546e-03
  2.15354562e-03 -2.47910619e-04 -7.15047494e-03 -4.62771684e-01
 -1.86506175e-02 -4.80686188e-01]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 7.6123126e-02  7.4336849e-02  7.5638540e-02  5.7258736e-02
 -2.4144557e-01 -2.6087624e-01 -2.6458353e-01  1.2306124e-04
 -2.6699528e-04 -4.5712748e-01]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.14969248 0.15001142 0.15244251 0.16311279 0.12312399 0.01553164
 0.01084283 0.00971945 0.00964382 0.00733663]  taking action:  3
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  732

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    always @(*) begin
        sum = in1 + in2 + cin;
        cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
    end

endmodule
Verilog compilation failed, error:  2
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:11: error: sum is not a valid l-value in tb_adder_64.uut.\n/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:5:      : sum is declared here as wire.\n/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:12: error: cout is not a valid l-value in tb_adder_64.uut.\n/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:6:      : cout is declared here as wire.\n/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:10: warning: @* found no sensitivities so it will never trigger.\n2 error(s) during elaboration.\n'
LLM generates return in:  13.665071  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  84.0
Iteration TIME (sec):  14.289134320000812
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.04784113 -0.47714362 -0.0480486  -0.04857233 -0.04896941 -0.49903399
 -0.03890097 -0.04977411 -0.49978276 -0.04983213]  taking action:  6
Leaf selection - depth:  1
Leaf selection - action scores:  [0.14220917 0.816426   0.08471658 0.03878608 0.01642306 0.01279029
 0.00892906 0.00259851 0.00218816 0.00155164]  taking action:  1
Adding child.
Leaf selection - depth:  2
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  12

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
Verilog compilation failed, error:  2
Compilation output:  b'/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/3944808_adder_64.v:8: syntax error\nI give up.\n'
LLM generates return in:  666.644255  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  85.0
Iteration TIME (sec):  664.0500372469996
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.04698832 -0.47700956 -0.04803716 -0.04856395 -0.04896337 -0.49902832
 -0.27641426 -0.04977279 -0.49978149 -0.04983115]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-2.9399097e-03 -1.0714693e-01  4.2280331e-03  8.2565546e-03
  2.6801974e-03  2.0547211e-04 -6.8579800e-03 -4.6251756e-01
 -1.8436622e-02 -4.8055437e-01]  taking action:  3
Leaf selection - depth:  2
Leaf selection - action scores:  [0.37274277 0.16942047 0.3526186  0.28779888 0.08777371 0.03602226
 0.00766958 0.00461564 0.00454408 0.00397893]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.589648   0.17811455 0.1282911  0.01848209 0.01280217 0.01270254
 0.00866238 0.00696042 0.00679918 0.00485915]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.47799402 0.23261486 0.44020134 0.07770015 0.07414199 0.01554101
 0.00734105 0.00695037 0.00438354 0.00438354]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [1.8453174  0.0249212  0.01634373 0.01022764 0.01014805 0.00847901
 0.00337272 0.00297641 0.00233621 0.00196729]  taking action:  0
Adding child.
Leaf selection - depth:  6
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29953

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
  
  wire [63:0] sum_wire;
  wire cout_wire;
  
  assign sum_wire = in1 + in2 + cin;
  assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
  
  assign sum = sum_wire;
  assign cout = cout_wire;
  
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  23.157422  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  86.0
Iteration TIME (sec):  23.71744485599993
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.0468586  -0.47687628 -0.04802578 -0.04855563 -0.04895736 -0.49902269
 -0.27366881 -0.04977147 -0.49978022 -0.04983017]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.00167145 -0.10629718  0.00484574 -0.00472181  0.0032033   0.00065579
 -0.00656746 -0.46226516 -0.01822407 -0.48042342]  taking action:  2
Leaf selection - depth:  2
Leaf selection - action scores:  [4.6645248e-01 1.2111255e-02 6.2832367e-03 5.2089863e-03 3.9938679e-03
 3.5245763e-03 5.7537126e-04 3.5447598e-04 2.7823134e-04 2.3613188e-04]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.463909   0.13342321 0.04331618 0.03763375 0.02318548 0.01496967
 0.01341873 0.01193486 0.00880022 0.00782707]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.31370872 0.36743283 0.21951492 0.09514442 0.08011962 0.00787118
 0.00689224 0.00673258 0.00488733 0.0047001 ]  taking action:  1
Leaf selection - depth:  5
Leaf selection - action scores:  [1.5016623e+00 3.6229292e-01 7.4763365e-02 4.1524684e-03 1.6517377e-03
 1.0917321e-03 7.5033575e-04 4.0477575e-04 3.0793715e-04 3.0316302e-04]  taking action:  0
Adding child.
Leaf selection - depth:  6
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  353

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
    
    assign sum = in1 + in2 + cin;
    assign cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
    
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  12.171427  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  87.0
Iteration TIME (sec):  12.79031389299962
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.04673701 -0.47674377 -0.04801446 -0.04854735 -0.04895138 -0.49901709
 -0.27093909 -0.04977016 -0.49977896 -0.0498292 ]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-4.11406159e-04 -1.05453074e-01 -6.25836849e-03 -4.17178124e-03
  3.72293591e-03  1.10311806e-03 -6.27886504e-03 -4.62014407e-01
 -1.80129334e-02 -4.80293334e-01]  taking action:  4
Leaf selection - depth:  2
Leaf selection - action scores:  [0.31753707 0.21472706 0.51316446 0.51316446 0.086431   0.05757546
 0.01315148 0.01206847 0.00939894 0.00616397]  taking action:  2
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  1678

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
 
    wire [63:0] sum_wire;
    wire cout_wire;
 
    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
 
    assign sum = sum_wire;
    assign cout = cout_wire;
 
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  23.16298  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  88.0
Iteration TIME (sec):  23.72858819999965
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.04662317 -0.476612   -0.04800321 -0.04853912 -0.04894544 -0.49901152
 -0.26822485 -0.04976886 -0.49977771 -0.04982823]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.00084035 -0.10461451 -0.00571653 -0.00362536 -0.01660867  0.00154752
 -0.00599217 -0.46176532 -0.01780318 -0.4801641 ]  taking action:  5
Leaf selection - depth:  2
Leaf selection - action scores:  [1.0044417  0.06468562 0.04959618 0.04959618 0.02067477 0.01853274
 0.01512598 0.01489148 0.01377236 0.01355884]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [1.9509994e+00 4.6410100e-04 5.5863700e-05 4.0784917e-06 2.7168614e-06
 1.7001684e-06 1.6607841e-06 1.4429140e-06 1.4429140e-06 1.3661238e-06]  taking action:  0
Adding child.
Leaf selection - depth:  4
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  1678

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
                      
    wire [63:0] sum_wire;
    wire cout_wire;
    
    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
    
    assign sum = sum_wire;
    assign cout = cout_wire;
    
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  23.110867  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  89.0
Iteration TIME (sec):  23.66876031299944
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.0465167  -0.47648097 -0.04799203 -0.04853094 -0.04893953 -0.49900598
 -0.2655258  -0.04976756 -0.49977646 -0.04982727]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.00208402 -0.10378137 -0.00517819 -0.00308248 -0.01619837 -0.02350822
 -0.00570732 -0.46151787 -0.01759478 -0.48003572]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 2.1270663e-02  7.6152779e-02  7.7421479e-02  5.8443945e-02
 -2.3858854e-01 -2.5823390e-01 -2.6198214e-01  6.7692623e-04
  2.8255954e-04 -4.5665371e-01]  taking action:  2
Leaf selection - depth:  3
Leaf selection - action scores:  [0.51494795 0.0109875  0.00755159 0.00616343 0.00556819 0.00523083
 0.00314797 0.00284395 0.00245164 0.00159531]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.55929327 0.07755995 0.06634054 0.02055134 0.00856707 0.00411053
 0.00220021 0.00158475 0.00148873 0.00133449]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [6.7657864e-01 6.0474399e-02 8.8493610e-03 7.0004202e-03 1.7699834e-03
 4.2702834e-04 3.5401896e-04 2.2153941e-04 1.6208169e-04 1.2622935e-04]  taking action:  0
Leaf selection - depth:  6
Leaf selection - action scores:  [8.5323256e-01 1.7394805e-04 4.9836945e-05 3.1678293e-05 1.8915973e-05
 5.9521753e-06 5.0911649e-06 2.1223134e-06 1.5527177e-06 1.2476436e-06]  taking action:  0
Leaf selection - depth:  7
Leaf selection - action scores:  [1.1439985e+00 1.4966213e-03 4.2878921e-04 1.2094556e-04 9.8712881e-05
 2.8061626e-05 2.3263905e-05 2.2198570e-05 4.6895680e-06 3.0278127e-06]  taking action:  0
Leaf selection - depth:  8
Leaf selection - action scores:  [1.9515038e+00 4.1850795e-05 2.3845863e-05 1.4239016e-05 6.0764660e-06
 5.4469087e-06 3.5167889e-06 2.2529396e-06 2.1497699e-06 1.1872156e-06]  taking action:  0
Adding child.
Leaf selection - depth:  9
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  2533

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

reg [63:0] sum_reg;
reg cout_reg;

always @(*) begin
    sum_reg = in1 + in2 + cin;
    cout_reg = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
end

assign sum = sum_reg;
assign cout = cout_reg;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  21.098948  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  90.0
Iteration TIME (sec):  21.669363033999616
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.04641726 -0.47635067 -0.0479809  -0.0485228  -0.04893366 -0.49900047
 -0.26284172 -0.04976627 -0.49977523 -0.04982631]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 0.00112145 -0.10295355 -0.00464329 -0.00254307 -0.01579069 -0.0231792
 -0.0054243  -0.46127197 -0.01738772 -0.47990817]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.02303693  0.07794907  0.05678701  0.05961635 -0.23576239 -0.25562015
 -0.2594089   0.0012248   0.00082617 -0.4561851 ]  taking action:  1
Leaf selection - depth:  3
Leaf selection - action scores:  [0.2647704  0.21337947 0.17664164 0.13502254 0.09574531 0.02852423
 0.01625262 0.00779809 0.00767719 0.00557304]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.653454   0.04188934 0.02501327 0.01873407 0.01627645 0.0120015
 0.00733637 0.00368896 0.00363177 0.00308224]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [0.67773485 0.25450432 0.1472958  0.08134447 0.01247458 0.00805419
 0.00805419 0.00657364 0.00458914 0.00380453]  taking action:  0
Leaf selection - depth:  6
Leaf selection - action scores:  [1.0482150e+00 1.3609301e-01 3.3351026e-02 1.4344098e-02 5.4444061e-03
 1.7675397e-03 1.2148110e-03 5.3071167e-04 4.4690404e-04 4.3315426e-04]  taking action:  0
Leaf selection - depth:  7
Leaf selection - action scores:  [1.9511122e+00 2.8594086e-04 9.5778203e-05 4.9689072e-05 2.8311979e-05
 9.8610990e-06 8.1751377e-06 3.5436603e-06 2.9840610e-06 2.4165661e-06]  taking action:  0
Adding child.
Leaf selection - depth:  8
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29900

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

  wire [63:0] sum_wire;
  wire cout_wire;

  assign sum_wire = in1 + in2 + cin;
  assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

  assign sum = sum_wire;
  assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  21.032227  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  91.0
Iteration TIME (sec):  21.607060459999047
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.04632451 -0.47622109 -0.04796984 -0.0485147  -0.04892781 -0.498995
 -0.26017234 -0.04976499 -0.49977399 -0.04982536]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 1.91494823e-04 -1.02130964e-01 -4.11176682e-03 -2.00705975e-03
 -1.53855830e-02 -2.28522532e-02 -5.14306501e-03 -4.61027622e-01
 -1.71819665e-02 -4.79781389e-01]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.02478452  0.06338761  0.05831391  0.06077634 -0.23296613 -0.25303406
 -0.25686288  0.00176688  0.00136403 -0.45572144]  taking action:  1
Leaf selection - depth:  3
Leaf selection - action scores:  [0.21799856 0.22704819 0.18851724 0.14161283 0.10041854 0.02991647
 0.01704589 0.00817871 0.00805191 0.00584506]  taking action:  1
Leaf selection - depth:  4
Leaf selection - action scores:  [8.6286390e-01 4.7626960e-01 7.3038310e-02 4.2513390e-03 1.4692235e-03
 1.2180291e-03 1.1805542e-03 6.0769729e-04 4.6231167e-04 3.3299060e-04]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [1.8962455e+00 4.3223366e-02 5.0034677e-03 3.6038624e-03 1.2849967e-03
 5.5267022e-04 5.3566636e-04 2.3401529e-04 2.1983703e-04 1.3543767e-04]  taking action:  0
Adding child.
Leaf selection - depth:  6
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  297

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

  assign sum = in1 + in2 + cin;
  assign cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  11.628833  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  92.0
Iteration TIME (sec):  12.250373513999875
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.04623814 -0.4760922  -0.04795884 -0.04850665 -0.048922   -0.49898955
 -0.25751742 -0.04976372 -0.49977277 -0.04982441]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.00070767 -0.1013135  -0.00358355 -0.00147438 -0.01498299 -0.02252734
 -0.00486358 -0.4607848  -0.01697749 -0.4796554 ]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.02651399  0.05123769  0.05982497  0.06192431 -0.23019889 -0.25047475
 -0.25434327  0.00230334  0.00189631 -0.4552626 ]  taking action:  3
Leaf selection - depth:  3
Leaf selection - action scores:  [0.52933043 0.45485073 0.12035137 0.00913662 0.00637839 0.00234648
 0.00122688 0.0010251  0.00081728 0.00076179]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [8.3261728e-01 4.7892608e-02 5.4580201e-03 4.8166863e-03 1.2963935e-03
 6.7256013e-04 5.6635239e-04 3.2777959e-04 2.0511924e-04 2.0193917e-04]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [8.8732123e-01 3.5778180e-01 8.7678209e-02 4.2068459e-02 8.4142219e-03
 4.9464656e-03 3.2950565e-03 3.0237138e-03 2.9078771e-03 6.3877582e-04]  taking action:  0
Leaf selection - depth:  6
Leaf selection - action scores:  [1.9494013e+00 2.1442235e-03 2.4963327e-05 1.1977536e-05 1.0820802e-05
 6.4613951e-06 2.1812712e-06 1.9552790e-06 1.7390610e-06 1.4530399e-06]  taking action:  0
Adding child.
Leaf selection - depth:  7
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  718

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

assign sum = in1 + in2 + cin;
assign cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  10.972625  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  93.0
Iteration TIME (sec):  11.591609536999385
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.04615782 -0.47596401 -0.04794789 -0.04849865 -0.04891622 -0.49898413
 -0.25487675 -0.04976245 -0.49977155 -0.04982347]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.00157776 -0.10050106 -0.0030586  -0.00094499 -0.01458289 -0.02220443
 -0.00458581 -0.46054345 -0.01677427 -0.47953022]  taking action:  3
Leaf selection - depth:  2
Leaf selection - action scores:  [0.32000196 0.18457034 0.37696514 0.30766997 0.09383404 0.03850941
 0.00819913 0.00493432 0.00485782 0.00425365]  taking action:  2
Adding child.
Leaf selection - depth:  3
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  518

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
   wire [63:0] sum_wire;
   wire cout_wire;

   assign sum_wire = in1 + in2 + cin;
   assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

   assign sum = sum_wire;
   assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  21.902499  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  94.0
Iteration TIME (sec):  22.469339271001445
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.04608331 -0.4758365  -0.047937   -0.04849068 -0.04891047 -0.49897874
 -0.25225008 -0.04976119 -0.49977034 -0.04982253]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-4.6882033e-04 -9.9693567e-02 -2.5368184e-03 -1.1483394e-02
 -1.4185213e-02 -2.1883480e-02 -4.3097362e-03 -4.6030360e-01
 -1.6572289e-02 -4.7940579e-01]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.02822591  0.05268855  0.06132071  0.03976626 -0.2274597  -0.24794143
 -0.25184923  0.00283435  0.00242319 -0.45480838]  taking action:  2
Leaf selection - depth:  3
Leaf selection - action scores:  [0.46250534 0.01174613 0.00807299 0.00658898 0.00595265 0.00559199
 0.00336532 0.00304031 0.00262092 0.00170546]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.4920964  0.08377432 0.07165597 0.02219798 0.0092535  0.00443988
 0.00237649 0.00171172 0.00160802 0.00144142]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [5.7865053e-01 6.6246390e-02 9.6939895e-03 7.6685762e-03 1.9389198e-03
 4.6778613e-04 3.8780834e-04 2.4268425e-04 1.7755160e-04 1.3827732e-04]  taking action:  0
Leaf selection - depth:  6
Leaf selection - action scores:  [6.9635892e-01 1.9447983e-04 5.5719396e-05 3.5417408e-05 2.1148700e-05
 6.6547341e-06 5.6920953e-06 2.3728185e-06 1.7359911e-06 1.3949079e-06]  taking action:  0
Leaf selection - depth:  7
Leaf selection - action scores:  [8.5247374e-01 1.7281494e-03 4.9512309e-04 1.3965589e-04 1.1398382e-04
 3.2402771e-05 2.6862843e-05 2.5632700e-05 5.4150464e-06 3.4962168e-06]  taking action:  0
Leaf selection - depth:  8
Leaf selection - action scores:  [1.1450472e+00 5.1256549e-05 2.9205099e-05 1.7439163e-05 7.4421209e-06
 6.6710741e-06 4.3071691e-06 2.7592764e-06 2.6329196e-06 1.4540362e-06]  taking action:  0
Leaf selection - depth:  9
Leaf selection - action scores:  [0.90477175 0.32513654 0.09611018 0.07254776 0.0708672  0.04231674
 0.03944354 0.03373785 0.01967911 0.01907365]  taking action:  0
Adding child.
Leaf selection - depth:  10
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29918

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

reg [63:0] sum_reg;
reg cout_reg;

always @(*) begin
    sum_reg = in1 + in2 + cin;
    cout_reg = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
end

assign sum = sum_reg;
assign cout = cout_reg;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  20.694996  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  95.0
Iteration TIME (sec):  21.264375115000803
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.04601432 -0.47570965 -0.04792618 -0.04848276 -0.04890475 -0.49897338
 -0.2496372  -0.04975994 -0.49976913 -0.0498216 ]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.00133975 -0.0988909  -0.00201819 -0.01101849 -0.01378992 -0.02156446
 -0.00403532 -0.4600652  -0.01637152 -0.47928208]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.02992079  0.05412494  0.04471247  0.04073055 -0.2247478  -0.24543333
 -0.24938002  0.00336007  0.00294483 -0.4543587 ]  taking action:  1
Leaf selection - depth:  3
Leaf selection - action scores:  [0.23139754 0.15508138 0.19986424 0.14790978 0.10488374 0.03124674
 0.01780386 0.00854238 0.00840995 0.00610497]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.55838513 0.04588747 0.02740066 0.02052215 0.01782995 0.01314698
 0.00803659 0.00404105 0.0039784  0.00337642]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [0.54919964 0.28454447 0.16468172 0.09094588 0.013947   0.00900486
 0.00900486 0.00734955 0.00513082 0.0042536 ]  taking action:  0
Leaf selection - depth:  6
Leaf selection - action scores:  [7.7873963e-01 1.5714666e-01 3.8510449e-02 1.6563138e-02 6.2866583e-03
 2.0409790e-03 1.4027429e-03 6.1281305e-04 5.1604031e-04 5.0016341e-04]  taking action:  0
Leaf selection - depth:  7
Leaf selection - action scores:  [1.1448073e+00 3.5020462e-04 1.1730386e-04 6.0856437e-05 3.4674951e-05
 1.2077330e-05 1.0012459e-05 4.3400796e-06 3.6547135e-06 2.9596770e-06]  taking action:  0
Leaf selection - depth:  8
Leaf selection - action scores:  [1.9365114e+00 1.2257565e-02 1.1948472e-03 8.3413784e-04 4.2603590e-04
 1.2593599e-04 9.8079036e-05 8.2590821e-05 5.2089385e-05 1.9925963e-05]  taking action:  0
Adding child.
Leaf selection - depth:  9
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29962

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

  wire [63:0] sum_wire;
  wire cout_wire;

  assign sum_wire = in1 + in2 + cin;
  assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

  assign sum = sum_wire;
  assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  20.702394  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  96.0
Iteration TIME (sec):  21.253685869998662
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.0459506  -0.47558347 -0.0479154  -0.04847488 -0.04889906 -0.49896805
 -0.2470379  -0.04975869 -0.49976793 -0.04982067]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.00218345 -0.09809303 -0.00150263 -0.01055635 -0.01339698 -0.02124733
 -0.00376253 -0.4598282  -0.01617194 -0.47915915]  taking action:  2
Leaf selection - depth:  2
Leaf selection - action scores:  [4.2495355e-01 1.2845926e-02 6.6643786e-03 5.5249641e-03 4.2361366e-03
 3.7383775e-03 6.1027333e-04 3.7597853e-04 2.9510891e-04 2.5045566e-04]  taking action:  0
Leaf selection - depth:  3
Leaf selection - action scores:  [0.4157371  0.1426354  0.04630694 0.04023217 0.02478632 0.01600325
 0.01434522 0.0127589  0.00940782 0.00836749]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.34418574 0.23391935 0.24110942 0.10276772 0.08653909 0.00850185
 0.00744447 0.00727202 0.00527892 0.00507669]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [1.0722936  0.03862025 0.02083407 0.01896963 0.0126365  0.00999629
 0.00552048 0.00290909 0.00246891 0.00223047]  taking action:  0
Leaf selection - depth:  6
Leaf selection - action scores:  [1.6365958  0.16459677 0.08276445 0.04227195 0.00746144 0.00481747
 0.00399382 0.0034161  0.00301469 0.00261921]  taking action:  0
Adding child.
Leaf selection - depth:  7
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29941

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);
    
    wire [63:0] sum_wire;
    wire cout_wire;
    
    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
    
    assign sum = sum_wire;
    assign cout = cout_wire;
    
endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  22.147503  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  97.0
Iteration TIME (sec):  22.71405121799944
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.04589191 -0.47545793 -0.04790468 -0.04846703 -0.0488934  -0.49896274
 -0.24445196 -0.04975745 -0.49976674 -0.04981975]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.00113602 -0.09729983 -0.01089109 -0.01009692 -0.01300634 -0.02093206
 -0.00349134 -0.45959258 -0.01597354 -0.4790369 ]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.03159913  0.04358216  0.04601593  0.04168544 -0.22206235 -0.2429497
 -0.24693486  0.00388067  0.00346138 -0.45391342]  taking action:  2
Leaf selection - depth:  3
Leaf selection - action scores:  [0.42129037 0.01245865 0.0085627  0.00698867 0.00631374 0.00593121
 0.00356946 0.00322474 0.0027799  0.00180892]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [0.44156593 0.08955852 0.07660346 0.02373064 0.00989241 0.00474643
 0.00254058 0.00182991 0.00171904 0.00154094]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [5.0951993e-01 7.1554281e-02 1.0470705e-02 8.2830088e-03 2.0942728e-03
 5.0526677e-04 4.1888090e-04 2.6212898e-04 1.9177765e-04 1.4935658e-04]  taking action:  0
Leaf selection - depth:  6
Leaf selection - action scores:  [5.9598511e-01 2.1304199e-04 6.1037543e-05 3.8797825e-05 2.3167240e-05
 7.2898956e-06 6.2353779e-06 2.5992924e-06 1.9016829e-06 1.5280451e-06]  taking action:  0
Leaf selection - depth:  7
Leaf selection - action scores:  [6.9572270e-01 1.9321297e-03 5.5356446e-04 1.5614004e-04 1.2743777e-04
 3.6227400e-05 3.0033571e-05 2.8658231e-05 6.0542056e-06 3.9088891e-06]  taking action:  0
Leaf selection - depth:  8
Leaf selection - action scores:  [8.5328102e-01 5.9185964e-05 3.3723143e-05 2.0137009e-05 8.5934207e-06
 7.7030927e-06 4.9734904e-06 3.1861377e-06 3.0402337e-06 1.6789764e-06]  taking action:  0
Leaf selection - depth:  9
Leaf selection - action scores:  [0.5040573  0.39820933 0.11771046 0.0888525  0.08679424 0.05182721
 0.04830827 0.04132025 0.02410189 0.02336035]  taking action:  0
Leaf selection - depth:  10
Leaf selection - action scores:  [0.95679736 0.8988279  0.03431102 0.01738798 0.00938011 0.00498174
 0.00464349 0.00381963 0.00252462 0.00217636]  taking action:  0
Adding child.
Leaf selection - depth:  11
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  1727

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

reg [63:0] sum_reg;
reg cout_reg;

always @(*) begin
    sum_reg = in1 + in2 + cin;
    cout_reg = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
end

assign sum = sum_reg;
assign cout = cout_reg;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  20.496485  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  98.0
Iteration TIME (sec):  21.065769431001172
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.04583804 -0.47533304 -0.04789402 -0.04845923 -0.04888777 -0.49895746
 -0.24187918 -0.04975622 -0.49976555 -0.04981883]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.00197966 -0.09651121 -0.01043248 -0.00964014 -0.01261797 -0.02061862
 -0.00322172 -0.45935833 -0.01577628 -0.47891536]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.0332614   0.04488257  0.03257623  0.04263118 -0.21940258 -0.24048981
 -0.24451315  0.00439629  0.00397298 -0.45347238]  taking action:  1
Leaf selection - depth:  3
Leaf selection - action scores:  [0.19507053 0.16447628 0.21074751 0.15394938 0.10916645 0.03252263
 0.01853084 0.00889119 0.00875335 0.00635425]  taking action:  2
Leaf selection - depth:  4
Leaf selection - action scores:  [1.1246824e+00 8.2124425e-03 4.5000468e-03 4.1294750e-03 4.0973397e-03
 3.3181265e-03 2.0125455e-03 1.6425918e-03 1.1289357e-03 1.0040962e-03]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [1.8517237e+00 4.4234149e-02 3.4992095e-02 1.0183280e-02 3.9260043e-03
 2.2022885e-03 1.3781572e-03 1.1973636e-03 1.0566696e-03 6.7166012e-04]  taking action:  0
Adding child.
Leaf selection - depth:  6
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29941

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

  reg [63:0] sum_reg;
  reg cout_reg;

  always @(*) begin
    sum_reg = in1 + in2 + cin;
    cout_reg = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);
  end

  assign sum = sum_reg;
  assign cout = cout_reg;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  23.072468  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  99.0
Iteration TIME (sec):  23.635435977999805
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.04578875 -0.47520877 -0.04788341 -0.04845147 -0.04888217 -0.49895221
 -0.23931936 -0.04975499 -0.49976437 -0.04981792]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [-0.00279783 -0.09572713 -0.00997651 -0.009186   -0.01223183 -0.02030698
 -0.00295365 -0.45912543 -0.01558015 -0.47879454]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.03490807  0.03572998  0.03372719  0.04356805 -0.21676782 -0.23805305
 -0.24211416  0.00490706  0.00447978 -0.4530355 ]  taking action:  3
Leaf selection - depth:  3
Leaf selection - action scores:  [0.4422012  0.48728877 0.12999435 0.00986868 0.00688945 0.00253449
 0.00132519 0.00110723 0.00088276 0.00082283]  taking action:  1
Leaf selection - depth:  4
Leaf selection - action scores:  [1.2142222e+00 6.8111694e-01 1.8293513e-02 1.1903817e-02 8.1176972e-03
 2.9630940e-03 2.7835693e-03 1.5372330e-03 8.8275858e-04 8.2282152e-04]  taking action:  0
Adding child.
Leaf selection - depth:  5
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  29892

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

assign {cout, sum} = in1 + in2 + cin;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 passed\nTest 4 passed\nTest 5 passed\nTest 6 passed\nTest 7 passed\nTest 8 passed\nTest 9 passed\nTest 10 passed\nall tests passed\n'

All testbench tests passed!
LLM generates return in:  3.368622  seconds
Running getPromptScore: 
adder_64
/mnt/shared-scratch/Rajendran_J/matthewdelorenzo/research/mcts_old/llama13b_intun_mcts_2k_dump/3944808_adder_64/synth_script.sh
Running bash in x seconds:  0.80592

Currently displaying area/delay scores for  adder_64  module.
Area of the chip design is:  612.598
Delay value for the chip design is:  2391.13
Product:  1464801.45574
Score (1/chip area):  0.1
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  100.0
Iteration TIME (sec):  4.029020600999502
ROBUST FINAL VALUE, ITERATION:  1.0
Adding child.
//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  20.121018  seconds
Running getPromptScore: 
//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  20.015808  seconds
Running getPromptScore: 
MCTS Stage 1 - Selection: finding leaf node.

Leaf selection - depth:  0
Leaf selection - action scores:  [-0.04349665 -0.47508512 -0.04787285 -0.04844375 -0.04887659 -0.49894699
 -0.23677231 -0.04975377 -0.4997632  -0.04981701]  taking action:  0
Leaf selection - depth:  1
Leaf selection - action scores:  [ 4.4614077e-05 -9.4947487e-02 -9.5231086e-03 -8.7344199e-03
 -1.1847861e-02 -1.9997098e-02 -2.6870929e-03 -4.5889384e-01
 -1.5385136e-02 -4.7867441e-01]  taking action:  0
Leaf selection - depth:  2
Leaf selection - action scores:  [ 0.03653957  0.03691516  0.03486757  0.05143424 -0.21415731 -0.23563874
 -0.23973727  0.00541313  0.00498191 -0.45260262]  taking action:  3
Leaf selection - depth:  3
Leaf selection - action scores:  [0.47825658 0.3783209  0.1389698  0.01055006 0.00736513 0.00270948
 0.00141668 0.00118368 0.00094372 0.00087964]  taking action:  0
Leaf selection - depth:  4
Leaf selection - action scores:  [6.7907256e-01 5.3545564e-02 6.1022518e-03 5.3852187e-03 1.4494120e-03
 7.5194507e-04 6.3320121e-04 3.6646871e-04 2.2933028e-04 2.2577486e-04]  taking action:  0
Leaf selection - depth:  5
Leaf selection - action scores:  [0.65488356 0.41313082 0.10124207 0.04857647 0.00971591 0.00571169
 0.0038048  0.00349148 0.00335773 0.00073759]  taking action:  0
Leaf selection - depth:  6
Leaf selection - action scores:  [1.1437597e+00 2.6261269e-03 3.0573709e-05 1.4669426e-05 1.3252722e-05
 7.9135607e-06 2.6715006e-06 2.3947180e-06 2.1299061e-06 1.7796032e-06]  taking action:  0
Leaf selection - depth:  7
Leaf selection - action scores:  [1.81003737e+00 1.07015945e-01 2.10726894e-02 7.16962107e-03
 3.54922027e-03 1.22657756e-03 5.27544471e-04 2.41527450e-04
 2.00233291e-04 1.29280321e-04]  taking action:  0
Adding child.
Leaf selection - depth:  8
Getting LLM token estimates (probs/ids).
MCTS Stage 2 - Expansion: next action:  0  corresponding to state:  297

MCTS Stage 3 - Rollout: Getting rollout return of leaf.

//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

assign sum = in1 + in2 + cin;
assign cout = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  10.781476  seconds
Running getPromptScore: 
MCTS Stage 4 - Backpropogation: incorporating estimates.

-------------------------------------------------------
MCTS Iteration:  101.0
Iteration TIME (sec):  11.38506205199883
----
 Tree depth: 0
 Node: action=None
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416]]
• Child Action scores:[-0.04348091 -0.47496209 -0.04786235 -0.04843606 -0.04887105 -0.49894179
 -0.23423783 -0.04975255 -0.49976203 -0.04981611]
• Child averaged monte carlo:-0.2186274509803923
• Child probablities:[8.45695734e-01 3.59293185e-03 3.06752103e-04 2.24424628e-04
 1.62004581e-04 1.51853295e-04 1.48023374e-01 3.55091324e-05
 3.41488012e-05 2.63881936e-05]
• Child visitation:[1 1 1 1 1 1 1 1 1 1]
• N=101.0,Q=-0.2186274509803923,M=-0.2186274509803923
----
 Tree depth: 1
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13]]
• Child Action scores:[-0.00079128 -0.09417221 -0.00907226 -0.00828537 -0.01146606 -0.01968896
 -0.00242203 -0.45866355 -0.01519122 -0.47855493]
• Child averaged monte carlo:-0.1744445694817437
• Child probablities:[0.72989714 0.0637777  0.06181547 0.05541103 0.02617432 0.01689941
 0.00726834 0.00631485 0.00531763 0.0032761 ]
• Child visitation:[1 1 1 1 1 1 1 1 1 1]
• N=89.0,Q=-0.1744445694817437,M=-0.1744445694817437
----
 Tree depth: 1
 Node: action=1
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416 29871]]
• Child Action scores:[1.8106039e+00 7.6781277e-04 8.2201288e-05 5.3073138e-05 2.3551062e-05
 1.5811436e-05 1.2605976e-05 1.1477871e-05 1.0050360e-05 7.5273711e-06]
• Child averaged monte carlo:-0.5
• Child probablities:[9.2774653e-01 3.9342436e-04 4.2119627e-05 2.7194475e-05 1.2067475e-05
 8.1017197e-06 6.4592541e-06 5.8812179e-06 5.1497664e-06 3.8569965e-06]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 1
 Node: action=2
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416   259]]
• Child Action scores:[1.73871636e+00 8.75598518e-04 1.18499374e-04 8.01806891e-05
 4.19234420e-05 3.36864359e-05 2.56272870e-05 2.48388169e-05
 2.01150888e-05 1.73402896e-05]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[8.90911698e-01 4.48653358e-04 6.07186303e-05 4.10842804e-05
 2.14814136e-05 1.72608015e-05 1.31313245e-05 1.27273161e-05
 1.03068951e-05 8.88509840e-06]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 1
 Node: action=3
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416   268]]
• Child Action scores:[1.7442712e+00 1.3604863e-03 1.9599660e-04 6.7734618e-05 4.0131432e-05
 2.3408456e-05 1.7947885e-05 1.6992717e-05 1.5838956e-05 1.3547775e-05]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[8.9375794e-01 6.9710799e-04 1.0042792e-04 3.4706962e-05 2.0563193e-05
 1.1994404e-05 9.1964284e-06 8.7070039e-06 8.1158205e-06 6.9418284e-06]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 1
 Node: action=4
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416  1678]]
• Child Action scores:[1.5148247e+00 9.3466230e-04 1.5619776e-04 8.6260596e-05 7.5532298e-05
 6.8772941e-05 6.7179812e-05 4.6899069e-05 4.4057597e-05 3.6240792e-05]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[7.7619046e-01 4.7891741e-04 8.0035141e-05 4.4199602e-05 3.8702463e-05
 3.5238994e-05 3.4422683e-05 2.4030905e-05 2.2574946e-05 1.8569644e-05]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 1
 Node: action=5
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416   462]]
• Child Action scores:[0.46616963 0.22020295 0.21678902 0.18542947 0.14668678 0.13779947
 0.13148917 0.07851578 0.06821569 0.06509186]
• Child averaged monte carlo:-0.5
• Child probablities:[0.23886356 0.11283116 0.11108188 0.09501336 0.07516175 0.07060793
 0.06737456 0.04023119 0.03495346 0.03335283]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 1
 Node: action=6
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    12]]
• Child Action scores:[ 0.24155927 -0.02863625  0.09782228  0.0447863   0.01896371  0.01476895
  0.01031039  0.0030005   0.00252667  0.00179168]
• Child averaged monte carlo:-0.75
• Child probablities:[0.5373618  0.34156793 0.03544286 0.01622692 0.00687091 0.00535107
 0.00373565 0.00108714 0.00091546 0.00064916]
• Child visitation:[1 1 0 0 0 0 0 0 0 0]
• N=3.0,Q=-0.75,M=-0.75
----
 Tree depth: 1
 Node: action=7
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416   418]]
• Child Action scores:[1.5351375e+00 1.3567951e-03 1.9699791e-04 7.9594356e-05 5.8689195e-05
 4.5351499e-05 4.4300927e-05 4.2937932e-05 3.9095430e-05 3.2921656e-05]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[7.8659868e-01 6.9521664e-04 1.0094098e-04 4.0783845e-05 3.0072120e-05
 2.3237935e-05 2.2699627e-05 2.2001233e-05 2.0032350e-05 1.6868931e-05]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 1
 Node: action=8
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416   308]]
• Child Action scores:[1.6790481e+00 1.4383293e-03 1.2086510e-04 9.3397313e-05 5.4905438e-05
 4.1122279e-05 3.8630806e-05 3.1040723e-05 2.4747822e-05 1.7008912e-05]
• Child averaged monte carlo:-0.5
• Child probablities:[8.6033785e-01 7.3699449e-04 6.1930819e-05 4.7856429e-05 2.8133340e-05
 2.1070900e-05 1.9794279e-05 1.5905149e-05 1.2680690e-05 8.7153021e-06]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 1
 Node: action=9
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416   539]]
• Child Action scores:[1.5503807e+00 1.3918459e-03 1.3461903e-04 7.3765128e-05 5.9271944e-05
 4.9523562e-05 4.2691983e-05 3.6516391e-05 3.4573022e-05 2.5492547e-05]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[7.9440922e-01 7.1317656e-04 6.8978276e-05 3.7796974e-05 3.0370720e-05
 2.5375686e-05 2.1875210e-05 1.8710860e-05 1.7715085e-05 1.3062285e-05]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 2
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13]]
• Child Action scores:[ 0.03815629  0.03808958  0.03599761  0.03532364 -0.21157047 -0.2332463
 -0.23738194  0.00591461  0.00547949 -0.4521737 ]
• Child averaged monte carlo:-0.17142857824053084
• Child probablities:[0.33165282 0.17752096 0.12200826 0.06951821 0.05585945 0.05166154
 0.05086061 0.01082885 0.01074458 0.0092624 ]
• Child visitation:[1 1 1 1 1 1 1 1 1 1]
• N=55.0,Q=-0.17142857824053084,M=-0.17142857824053084
----
 Tree depth: 2
 Node: action=1
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13  1678]]
• Child Action scores:[ 0.4042182   0.32656014  0.3207221  -0.2984419   0.07937828  0.06684323
  0.01246173  0.01001328  0.00843203  0.00621739]
• Child averaged monte carlo:-0.23333332935969034
• Child probablities:[0.26874465 0.22279716 0.219343   0.11925472 0.02348264 0.01977437
 0.00368658 0.00296225 0.00249446 0.0018393 ]
• Child visitation:[1 1 1 1 0 0 0 0 0 0]
• N=5.0,Q=-0.23333332935969034,M=-0.23333332935969034
----
 Tree depth: 2
 Node: action=2
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13   268]]
• Child Action scores:[3.9126533e-01 1.3540795e-02 7.0248721e-03 5.8238236e-03 4.4652801e-03
 3.9405958e-03 6.4328458e-04 3.9631617e-04 3.1107210e-04 2.6400347e-04]
• Child averaged monte carlo:-0.09000000953674317
• Child probablities:[9.9024850e-01 3.1028807e-03 1.6097534e-03 1.3345324e-03 1.0232214e-03
 9.0298976e-04 1.4740902e-04 9.0816073e-05 7.1282346e-05 6.0496539e-05]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=9.0,Q=-0.09000000953674317,M=-0.09000000953674317
----
 Tree depth: 2
 Node: action=3
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13   259]]
• Child Action scores:[0.34446836 0.1987994  0.14991595 0.32633325 0.09952603 0.0408454
 0.00869649 0.00523364 0.0051525  0.00451168]
• Child averaged monte carlo:-0.08888889683617486
• Child probablities:[0.62000245 0.12019295 0.09657776 0.07882446 0.0240401  0.00986604
 0.0021006  0.00126416 0.00124456 0.00108978]
• Child visitation:[1 1 1 0 0 0 0 0 0 0]
• N=8.0,Q=-0.08888889683617486,M=-0.08888889683617486
----
 Tree depth: 2
 Node: action=4
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13 29871]]
• Child Action scores:[0.36091894 0.24597384 0.23686765 0.5737353  0.09663279 0.06437132
 0.0147038  0.01349296 0.01050833 0.00689153]
• Child averaged monte carlo:-0.0800000011920929
• Child probablities:[0.26633123 0.1918312  0.18592915 0.18592915 0.03131558 0.02086067
 0.00476503 0.00437263 0.00340541 0.00223332]
• Child visitation:[1 1 1 0 0 0 0 0 0 0]
• N=4.0,Q=-0.0800000011920929,M=-0.0800000011920929
----
 Tree depth: 2
 Node: action=5
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13   462]]
• Child Action scores:[0.7450429  0.07469252 0.05726874 0.05726874 0.02387316 0.02139976
 0.01746598 0.01719519 0.01590295 0.0156564 ]
• Child averaged monte carlo:-0.07500000298023224
• Child probablities:[0.882293   0.02706251 0.02074954 0.02074954 0.0086497  0.00775354
 0.00632825 0.00623014 0.00576194 0.00567261]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=3.0,Q=-0.07500000298023224,M=-0.07500000298023224
----
 Tree depth: 2
 Node: action=6
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13 22376]]
• Child Action scores:[1.8486472  0.02255506 0.0142253  0.01065426 0.01032646 0.00940235
 0.00291271 0.00277933 0.0027577  0.00230414]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[0.9472398  0.01155713 0.00728899 0.0054592  0.00529124 0.00481773
 0.00149246 0.00142412 0.00141303 0.00118063]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 2
 Node: action=7
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    12]]
• Child Action scores:[0.7072442  0.62414086 0.1994874  0.19334981 0.0520394  0.02829333
 0.01826755 0.01116673 0.0091855  0.00631309]
• Child averaged monte carlo:-0.5
• Child probablities:[0.36238927 0.3198074  0.10221659 0.09907171 0.02666479 0.0144974
 0.00936022 0.00572179 0.00470662 0.00323481]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=8
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13  1727]]
• Child Action scores:[1.9074572e+00 5.8842329e-03 4.5826449e-03 4.4416515e-03 3.8589737e-03
 3.4322424e-03 3.1992018e-03 2.8454289e-03 1.4533029e-03 1.2925942e-03]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[9.7737384e-01 3.0150586e-03 2.3481299e-03 2.2758853e-03 1.9773236e-03
 1.7586680e-03 1.6392588e-03 1.4579870e-03 7.4466690e-04 6.6232041e-04]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 2
 Node: action=9
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13 21936]]
• Child Action scores:[1.69726443e+00 1.11946732e-01 1.06820315e-01 2.00709403e-02
 8.90642684e-03 2.35996814e-03 1.35521567e-03 3.85254185e-04
 3.48048168e-04 2.58647429e-04]
• Child averaged monte carlo:-0.5
• Child probablities:[8.6967188e-01 5.7361081e-02 5.4734323e-02 1.0284274e-02 4.5636194e-03
 1.2092388e-03 6.9440738e-04 1.9740278e-04 1.7833857e-04 1.3252997e-04]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    12    13]]
• Child Action scores:[0.95759445 0.43162164 0.1423337  0.12560906 0.11436835 0.05075064
 0.04620899 0.01168346 0.01031062 0.00670925]
• Child averaged monte carlo:-0.5
• Child probablities:[0.49066776 0.22116129 0.07293125 0.0643616  0.05860191 0.02600444
 0.02367731 0.00598656 0.00528312 0.00343779]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 2
 Node: action=1
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    12    12]]
• Child Action scores:[1.3496459  0.26994616 0.10087151 0.0592993  0.02471963 0.02147678
 0.02114382 0.00815167 0.00324251 0.00309402]
• Child averaged monte carlo:-0.5
• Child probablities:[0.6915534  0.13831939 0.05168618 0.03038474 0.01266624 0.01100462
 0.01083401 0.00417688 0.00166145 0.00158537]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1678]]
• Child Action scores:[ 0.15626064  0.15631427  0.15867497 -0.41620877  0.12649788  0.01595725
  0.01113995  0.00998579  0.00990808  0.00753767]
• Child averaged monte carlo:-0.14210527821591026
• Child probablities:[0.40939176 0.1964283  0.15538758 0.02785946 0.02102942 0.00265278
 0.00185194 0.00166007 0.00164715 0.00125309]
• Child visitation:[1 1 1 1 0 0 0 0 0 0]
• N=18.0,Q=-0.14210527821591026,M=-0.14210527821591026
----
 Tree depth: 3
 Node: action=1
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 29871]]
• Child Action scores:[0.20566988 0.17351627 0.1409147  0.1597608  0.11328737 0.03375033
 0.01923036 0.00922683 0.00908378 0.00659412]
• Child averaged monte carlo:-0.09285715648106166
• Child probablities:[0.39502165 0.19251817 0.1672627  0.03094049 0.02194009 0.00653634
 0.0037243  0.00178694 0.00175923 0.00127707]
• Child visitation:[1 1 1 0 0 0 0 0 0 0]
• N=13.0,Q=-0.09285715648106166,M=-0.09285715648106166
----
 Tree depth: 3
 Node: action=2
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1727]]
• Child Action scores:[0.387833   0.01313257 0.00902587 0.0073667  0.00665526 0.00625204
 0.00376254 0.00339918 0.00293027 0.00190676]
• Child averaged monte carlo:-0.09000000953674317
• Child probablities:[9.8316979e-01 3.0093356e-03 2.0682840e-03 1.6880842e-03 1.5250570e-03
 1.4326584e-03 8.6218904e-04 7.7892293e-04 6.7147351e-04 4.3693616e-04]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=9.0,Q=-0.09000000953674317,M=-0.09000000953674317
----
 Tree depth: 3
 Node: action=3
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 16645]]
• Child Action scores:[0.4101004  0.3972259  0.14739972 0.01119003 0.0078119  0.00287384
 0.00150262 0.00125549 0.00100096 0.000933  ]
• Child averaged monte carlo:-0.04444444510671827
• Child probablities:[7.1512139e-01 2.3953567e-01 3.5603799e-02 2.7029056e-03 1.8869322e-03
 6.9416355e-04 3.6295186e-04 3.0325761e-04 2.4177805e-04 2.2536193e-04]
• Child visitation:[1 1 0 0 0 0 0 0 0 0]
• N=8.0,Q=-0.04444444510671827,M=-0.04444444510671827
----
 Tree depth: 3
 Node: action=4
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13   259]]
• Child Action scores:[0.6182657  0.5371585  0.2498019  0.10251849 0.04842631 0.04014682
 0.00564972 0.0051041  0.00403767 0.00361935]
• Child averaged monte carlo:-0.5
• Child probablities:[0.316797   0.27523798 0.12799755 0.05253009 0.02481346 0.02057108
 0.00289489 0.00261532 0.00206889 0.00185454]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=5
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 21936]]
• Child Action scores:[1.7429072e+00 1.2237128e-01 6.6532113e-02 1.2116399e-02 3.0635053e-03
 1.0341939e-03 7.5074425e-04 6.9977058e-04 5.7113613e-04 2.5743121e-04]
• Child averaged monte carlo:-0.5
• Child probablities:[8.9305902e-01 6.2702581e-02 3.4090802e-02 6.2083970e-03 1.5697285e-03
 5.2991702e-04 3.8467851e-04 3.5855980e-04 2.9264798e-04 1.3190678e-04]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=6
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 22376]]
• Child Action scores:[1.8457097  0.02512201 0.01572095 0.01097499 0.01055455 0.00888782
 0.00297705 0.00246806 0.00231853 0.00228258]
• Child averaged monte carlo:-0.5
• Child probablities:[0.9457347  0.01287242 0.00805536 0.00562354 0.00540811 0.00455408
 0.00152543 0.00126462 0.001188   0.00116959]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=7
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13    13]]
• Child Action scores:[0.56879985 0.1789808  0.15795    0.15795    0.14607988 0.12494875
 0.09580152 0.08860193 0.0390109  0.02518733]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[0.2914509  0.09170908 0.08093298 0.08093298 0.07485078 0.06402326
 0.04908834 0.04539929 0.01998904 0.01290589]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 3
 Node: action=8
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13   268]]
• Child Action scores:[1.0792171  0.31407005 0.13720705 0.12108479 0.11198514 0.01677565
 0.01025475 0.00804905 0.00228814 0.00221775]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[0.55298674 0.16092831 0.07030437 0.06204339 0.05738076 0.00859578
 0.0052545  0.0041243  0.00117244 0.00113636]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 3
 Node: action=9
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13    12]]
• Child Action scores:[0.56861764 0.47882408 0.2445594  0.13296466 0.05630077 0.05414392
 0.02459599 0.01009417 0.00744298 0.00621884]
• Child averaged monte carlo:-0.5
• Child probablities:[0.29135752 0.24534765 0.12531132 0.06813058 0.0288483  0.02774314
 0.01260289 0.00517222 0.00381375 0.00318651]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13  1678  8014]]
• Child Action scores:[1.8236396  0.029247   0.01933109 0.01414293 0.01136416 0.00964464
 0.00424648 0.0033331  0.00328142 0.00280675]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[0.93442607 0.01498605 0.00990518 0.00724678 0.00582295 0.00494188
 0.00217588 0.00170787 0.00168139 0.00143817]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 3
 Node: action=1
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13  1678  1072]]
• Child Action scores:[1.9065391e+00 1.0241851e-02 4.6890611e-03 4.3706857e-03 4.0107663e-03
 3.6804862e-03 2.3394593e-03 1.2042505e-03 1.1491039e-03 1.0879496e-03]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[9.7690338e-01 5.2478858e-03 2.4026572e-03 2.2395228e-03 2.0551016e-03
 1.8858672e-03 1.1987301e-03 6.1705342e-04 5.8879645e-04 5.5746129e-04]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 3
 Node: action=2
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13  1678  3566]]
• Child Action scores:[1.4577240e+00 3.9234111e-01 8.4849708e-02 4.7868928e-03 1.7609997e-03
 1.5909305e-03 9.5743890e-04 5.6726375e-04 4.6298720e-04 4.4178547e-04]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[7.4693227e-01 2.0103410e-01 4.3476667e-02 2.4527858e-03 9.0232957e-04
 8.1518677e-04 4.9058808e-04 2.9066380e-04 2.3723289e-04 2.2636920e-04]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 3
 Node: action=3
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13  1678    13]]
• Child Action scores:[1.646838   0.16823508 0.06904354 0.01287194 0.00545032 0.00540791
 0.00469847 0.00441381 0.00338418 0.00289464]
• Child averaged monte carlo:-0.5
• Child probablities:[0.8438335  0.08620302 0.03537765 0.00659553 0.00279272 0.00277099
 0.00240748 0.00226162 0.00173404 0.0014832 ]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 3
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13   268    13]]
• Child Action scores:[0.37788582 0.15128769 0.04911593 0.04267266 0.02628986 0.01697401
 0.0152154  0.01353286 0.0099785  0.00887507]
• Child averaged monte carlo:-0.08888889683617486
• Child probablities:[0.8992963  0.03654292 0.01186375 0.01030741 0.00635021 0.0041
 0.00367522 0.00326881 0.00241027 0.00214374]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=8.0,Q=-0.08888889683617486,M=-0.08888889683617486
----
 Tree depth: 3
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13   259    13]]
• Child Action scores:[0.50246835 0.19511472 0.14053586 0.02024611 0.01402407 0.01391494
 0.00948916 0.00762476 0.00744813 0.00532294]
• Child averaged monte carlo:-0.08333333333333333
• Child probablities:[0.86156416 0.0577212  0.04157502 0.00598945 0.00414877 0.00411648
 0.0028072  0.00225565 0.0022034  0.0015747 ]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=5.0,Q=-0.08333333333333333,M=-0.08333333333333333
----
 Tree depth: 3
 Node: action=1
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13   259  3566]]
• Child Action scores:[1.3654583e+00 4.7932094e-01 9.0061739e-02 5.1609483e-03 1.7019003e-03
 1.1605951e-03 1.0988293e-03 6.2609406e-04 4.5449557e-04 4.3368273e-04]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[6.9965565e-01 2.4560224e-01 4.6147294e-02 2.6444504e-03 8.7204727e-04
 5.9468456e-04 5.6303601e-04 3.2080823e-04 2.3288181e-04 2.2221738e-04]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 3
 Node: action=2
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13   259  8014]]
• Child Action scores:[1.8320314  0.02984428 0.0200365  0.011506   0.01089366 0.00855053
 0.00394542 0.00340117 0.00246898 0.00183479]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[0.93872595 0.0152921  0.01026663 0.00589563 0.00558187 0.00438126
 0.00202162 0.00174274 0.0012651  0.00094014]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 3
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13 29871  8014]]
• Child Action scores:[1.8366253  0.02681932 0.0187229  0.01033977 0.01002165 0.00971332
 0.00408087 0.00284891 0.00276125 0.00234345]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[0.94107985 0.01374212 0.00959354 0.00529806 0.00513505 0.00497707
 0.00209102 0.00145977 0.00141486 0.00120077]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 3
 Node: action=1
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13 29871  1072]]
• Child Action scores:[1.9173707e+00 6.9151185e-03 3.6440112e-03 3.4232317e-03 3.1413338e-03
 2.8602171e-03 1.5429715e-03 1.5309639e-03 9.5805281e-04 8.1946596e-04]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[9.8245347e-01 3.5432805e-03 1.8671775e-03 1.7540510e-03 1.6096076e-03
 1.4655645e-03 7.9061271e-04 7.8446011e-04 4.9090263e-04 4.1989126e-04]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 3
 Node: action=2
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13 29871    13]]
• Child Action scores:[0.6335171  0.53347486 0.21220165 0.1469878  0.07745712 0.07107864
 0.04277588 0.02827313 0.01466791 0.01410599]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[0.32461175 0.2733505  0.10873132 0.07531599 0.03968873 0.03642043
 0.0219182  0.01448705 0.00751578 0.00722786]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 3
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13   462   539]]
• Child Action scores:[1.1447383e+00 5.6840532e-04 6.8418783e-05 4.9951118e-06 3.3274623e-06
 2.0822724e-06 2.0340367e-06 1.7672016e-06 1.7672016e-06 1.6731531e-06]
• Child averaged monte carlo:-0.06666666766007741
• Child probablities:[9.9968469e-01 2.3780360e-04 2.8624348e-05 2.0898037e-06 1.3921095e-06
 8.7115984e-07 8.5097946e-07 7.3934370e-07 7.3934370e-07 6.9999663e-07]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=2.0,Q=-0.06666666766007741,M=-0.06666666766007741
----
 Tree depth: 4
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1678  8014]]
• Child Action scores:[0.369402   0.05614029 0.03888724 0.03100361 0.02198485 0.01672519
 0.00815121 0.0051009  0.00494396 0.00460828]
• Child averaged monte carlo:-0.09000000953674317
• Child probablities:[0.94515854 0.01286458 0.00891103 0.0071045  0.00503784 0.00383259
 0.00186785 0.00116887 0.00113291 0.00105599]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=9.0,Q=-0.09000000953674317,M=-0.09000000953674317
----
 Tree depth: 4
 Node: action=1
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1678  3566]]
• Child Action scores:[5.0443786e-01 6.1414307e-01 1.3281773e-01 6.3097919e-03 1.9546826e-03
 1.7937175e-03 1.3645883e-03 7.4773276e-04 6.0082012e-04 5.5566774e-04]
• Child averaged monte carlo:-0.0800000011920929
• Child probablities:[7.5110871e-01 1.9902401e-01 4.3041956e-02 2.0448007e-03 6.3344976e-04
 5.8128615e-04 4.4221917e-04 2.4231613e-04 1.9470647e-04 1.8007404e-04]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=4.0,Q=-0.0800000011920929,M=-0.0800000011920929
----
 Tree depth: 4
 Node: action=2
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1678  1072]]
• Child Action scores:[0.8362991  0.01304441 0.00565433 0.00502907 0.00487434 0.00394736
 0.00209643 0.00154581 0.00120388 0.00116684]
• Child averaged monte carlo:-0.07500000298023224
• Child probablities:[9.8148453e-01 4.7262344e-03 2.0486710e-03 1.8221256e-03 1.7660648e-03
 1.4302027e-03 7.5957499e-04 5.6007545e-04 4.3618723e-04 4.2276713e-04]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=3.0,Q=-0.07500000298023224,M=-0.07500000298023224
----
 Tree depth: 4
 Node: action=3
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1678  2337]]
• Child Action scores:[1.6409783e+00 1.8701202e-01 1.1166998e-01 6.3991994e-03 1.4390532e-03
 7.5242645e-04 6.4358441e-04 6.1892910e-04 5.9988664e-04 1.8153133e-04]
• Child averaged monte carlo:-0.5
• Child probablities:[8.4083110e-01 9.5824249e-02 5.7219274e-02 3.2789255e-03 7.3736539e-04
 3.8554045e-04 3.2977021e-04 3.1713693e-04 3.0737964e-04 9.3015966e-05]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.5,M=-0.5
----
 Tree depth: 4
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 29871  8014]]
• Child Action scores:[0.49127898 0.04956414 0.0295961  0.02216645 0.01925855 0.01420036
 0.00868051 0.00436483 0.00429716 0.00364695]
• Child averaged monte carlo:-0.08571428912026542
• Child probablities:[0.94427407 0.01357499 0.008106   0.00607111 0.00527467 0.0038893
 0.00237748 0.00119547 0.00117694 0.00099885]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=6.0,Q=-0.08571428912026542,M=-0.08571428912026542
----
 Tree depth: 4
 Node: action=1
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 29871  3566]]
• Child Action scores:[6.3605630e-01 5.4994875e-01 8.4337376e-02 4.9090232e-03 1.6965132e-03
 1.4064588e-03 1.3631864e-03 7.0170837e-04 5.3383154e-04 3.8450441e-04]
• Child averaged monte carlo:-0.07500000298023224
• Child probablities:[7.6382929e-01 1.9925679e-01 3.0557020e-02 1.7786316e-03 6.1467866e-04
 5.0958653e-04 4.9390813e-04 2.5424216e-04 1.9341722e-04 1.3931320e-04]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=3.0,Q=-0.07500000298023224,M=-0.07500000298023224
----
 Tree depth: 4
 Node: action=2
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 29871  1072]]
• Child Action scores:[0.8376042  0.00948291 0.00519621 0.00476831 0.0047312  0.00383144
 0.00232389 0.0018967  0.00130358 0.00115943]
• Child averaged monte carlo:-0.07500000298023224
• Child probablities:[9.8290318e-01 3.4358373e-03 1.8826835e-03 1.7276475e-03 1.7142029e-03
 1.3882038e-03 8.4198813e-04 6.8721070e-04 4.7231256e-04 4.2008350e-04]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=3.0,Q=-0.07500000298023224,M=-0.07500000298023224
----
 Tree depth: 4
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1727   518]]
• Child Action scores:[0.40185693 0.09499115 0.08125023 0.02517015 0.01049248 0.00503435
 0.00269469 0.00194091 0.00182332 0.00163441]
• Child averaged monte carlo:-0.08888889683617486
• Child probablities:[9.4561732e-01 2.2944722e-02 1.9625660e-02 6.0797459e-03 2.5344153e-03
 1.2160258e-03 6.5089168e-04 4.6881966e-04 4.4041534e-04 3.9478575e-04]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=8.0,Q=-0.08888889683617486,M=-0.08888889683617486
----
 Tree depth: 4
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 16645  2533]]
• Child Action scores:[5.8083612e-01 5.8656227e-02 6.6846823e-03 5.8992114e-03 1.5877513e-03
 8.2371454e-04 6.9363712e-04 4.0144636e-04 2.5121873e-04 2.4732397e-04]
• Child averaged monte carlo:-0.08333333333333333
• Child probablities:[9.7748262e-01 1.7352395e-02 1.9775436e-03 1.7451762e-03 4.6970780e-04
 2.4368121e-04 2.0520014e-04 1.1876072e-04 7.4318566e-05 7.3166368e-05]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=5.0,Q=-0.08333333333333333,M=-0.08333333333333333
----
 Tree depth: 4
 Node: action=1
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 16645   426]]
• Child Action scores:[0.7935563  0.8341945  0.02240489 0.01457914 0.00994211 0.00362903
 0.00340916 0.00188272 0.00108115 0.00100775]
• Child averaged monte carlo:0.06666666766007741
• Child probablities:[6.2216288e-01 3.4900174e-01 9.3735270e-03 6.0994709e-03 4.1594771e-03
 1.5182781e-03 1.4262904e-03 7.8767235e-04 4.5232216e-04 4.2161063e-04]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=2.0,Q=0.06666666766007741,M=0.06666666766007741
----
 Tree depth: 4
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13   268    13  1678]]
• Child Action scores:[0.25441474 0.2546733  0.26120904 0.10986332 0.09251417 0.00908886
 0.00795847 0.00777411 0.0056434  0.00542721]
• Child averaged monte carlo:-0.08750000596046448
• Child probablities:[0.33758175 0.24698007 0.15946233 0.02814677 0.02370196 0.00232855
 0.00203895 0.00199171 0.00144583 0.00139044]
• Child visitation:[1 1 1 0 0 0 0 0 0 0]
• N=7.0,Q=-0.08750000596046448,M=-0.08750000596046448
----
 Tree depth: 4
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13   259    13 29871]]
• Child Action scores:[0.32687685 0.265973   0.49216005 0.08687141 0.08289327 0.01737537
 0.00820755 0.00777075 0.00490095 0.00490095]
• Child averaged monte carlo:-0.0800000011920929
• Child probablities:[0.3826044  0.20479338 0.15949324 0.02815223 0.02686304 0.0056308
 0.0026598  0.00251825 0.00158824 0.00158824]
• Child visitation:[1 1 0 0 0 0 0 0 0 0]
• N=4.0,Q=-0.0800000011920929,M=-0.0800000011920929
----
 Tree depth: 4
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13   462   539    13]]
• Child Action scores:[0.78485966 0.28873378 0.16451551 0.11485033 0.11485033 0.0827236
 0.0753207  0.0486307  0.03139834 0.03067099]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[0.40215912 0.14794609 0.08429713 0.05884888 0.05884888 0.04238726
 0.03859404 0.02491818 0.01608839 0.0157157 ]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 5
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1678  8014   518]]
• Child Action scores:[0.34694517 0.34412718 0.17853081 0.09262057 0.01376682 0.00961079
 0.00822054 0.00714213 0.00530758 0.00498601]
• Child averaged monte carlo:-0.08888889683617486
• Child probablities:[0.8395076  0.08312251 0.04312339 0.02237212 0.00332532 0.00232145
 0.00198564 0.00172515 0.00128202 0.00120435]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=8.0,Q=-0.08888889683617486,M=-0.08888889683617486
----
 Tree depth: 5
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1678  3566  2533]]
• Child Action scores:[8.2796812e-01 6.2140804e-02 5.4298025e-03 3.7318456e-03 1.6303224e-03
 8.0706814e-04 7.8223727e-04 3.5258196e-04 3.0157933e-04 1.7454075e-04]
• Child averaged monte carlo:-0.07500000298023224
• Child probablities:[9.7242910e-01 2.2514785e-02 1.9673198e-03 1.3521180e-03 5.9069652e-04
 2.9241599e-04 2.8341930e-04 1.2774709e-04 1.0926788e-04 6.3239400e-05]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=3.0,Q=-0.07500000298023224,M=-0.07500000298023224
----
 Tree depth: 5
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1678  1072   518]]
• Child Action scores:[1.0774621e+00 5.2208569e-02 5.1399149e-02 1.7216558e-02 6.1387522e-03
 2.5993115e-03 1.7587823e-03 1.5521197e-03 1.4132210e-03 9.5623324e-04]
• Child averaged monte carlo:-0.06666666766007741
• Child probablities:[9.4339204e-01 2.1842485e-02 2.1503849e-02 7.2028865e-03 2.5682682e-03
 1.0874734e-03 7.3582132e-04 6.4935995e-04 5.9124891e-04 4.0005907e-04]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=2.0,Q=-0.06666666766007741,M=-0.06666666766007741
----
 Tree depth: 5
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 29871  8014   518]]
• Child Action scores:[0.46702117 0.31170285 0.18039978 0.09962622 0.01527818 0.00986433
 0.00986433 0.00805103 0.00562053 0.00465958]
• Child averaged monte carlo:-0.08333333333333333
• Child probablities:[0.8091321  0.09221171 0.05336805 0.02947263 0.00451978 0.00291819
 0.00291819 0.00238175 0.00166273 0.00137845]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=5.0,Q=-0.08333333333333333,M=-0.08333333333333333
----
 Tree depth: 5
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 29871  3566  2533]]
• Child Action scores:[1.1112086e+00 5.2937597e-02 6.1279712e-03 4.4138120e-03 1.5737932e-03
 6.7688001e-04 6.5605465e-04 2.8660902e-04 2.6924428e-04 1.6587660e-04]
• Child averaged monte carlo:-0.06666666766007741
• Child probablities:[9.71629024e-01 2.21474897e-02 2.56375782e-03 1.84660545e-03
 6.58427482e-04 2.83186120e-04 2.74473423e-04 1.19908545e-04
 1.12643662e-04 6.93977490e-05]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=2.0,Q=-0.06666666766007741,M=-0.06666666766007741
----
 Tree depth: 5
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 29871  1072   518]]
• Child Action scores:[1.0839446e+00 5.4175548e-02 4.2856388e-02 1.2471921e-02 4.8083537e-03
 2.6972417e-03 1.6878910e-03 1.4664649e-03 1.2941507e-03 8.2261232e-04]
• Child averaged monte carlo:-0.06666666766007741
• Child probablities:[9.4881618e-01 2.2665411e-02 1.7929817e-02 5.2178744e-03 2.0116698e-03
 1.1284443e-03 7.0616254e-04 6.1352458e-04 5.4143352e-04 3.4415611e-04]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=2.0,Q=-0.06666666766007741,M=-0.06666666766007741
----
 Tree depth: 5
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1727   518 29953]]
• Child Action scores:[4.57531571e-01 7.64947385e-02 1.11936545e-02 8.85490887e-03
 2.23887176e-03 5.40152891e-04 4.47802508e-04 2.80227658e-04
 2.05018936e-04 1.59668896e-04]
• Child averaged monte carlo:-0.08750000596046448
• Child probablities:[9.7424984e-01 1.9597808e-02 2.8677932e-03 2.2686110e-03 5.7359471e-04
 1.3838615e-04 1.1472616e-04 7.1793795e-05 5.2525462e-05 4.0906871e-05]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=7.0,Q=-0.08750000596046448,M=-0.08750000596046448
----
 Tree depth: 5
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 16645  2533   353]]
• Child Action scores:[0.53003824 0.4618943  0.11319207 0.05431015 0.01086271 0.00638586
 0.0042539  0.0039036  0.00375405 0.00082466]
• Child averaged monte carlo:-0.0800000011920929
• Child probablities:[7.8429371e-01 1.4968508e-01 3.6681909e-02 1.7600171e-02 3.5202559e-03
 2.0694516e-03 1.3785519e-03 1.2650304e-03 1.2165678e-03 2.6724447e-04]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=4.0,Q=-0.0800000011920929,M=-0.0800000011920929
----
 Tree depth: 5
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 16645   426 13147]]
• Child Action scores:[1.9337764e+00 6.7597106e-03 5.7818866e-03 3.4796007e-03 3.9965843e-04
 1.8014018e-04 1.3811827e-04 1.0507484e-04 9.8708675e-05 8.8481880e-05]
• Child averaged monte carlo:0.05000000074505806
• Child probablities:[9.9085969e-01 3.4636501e-03 2.9626167e-03 1.7829342e-03 2.0478347e-04
 9.2303148e-05 7.0771275e-05 5.3839951e-05 5.0577950e-05 4.5337780e-05]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=0.05000000074505806,M=0.05000000074505806
----
 Tree depth: 5
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13   268    13  1678  8014]]
• Child Action scores:[0.7972753  0.04459482 0.02405711 0.02190424 0.01459137 0.01154273
 0.0063745  0.00335912 0.00285085 0.00257553]
• Child averaged monte carlo:-0.07500000298023224
• Child probablities:[9.3906736e-01 1.6157545e-02 8.7163430e-03 7.9363203e-03 5.2867290e-03
 4.1821469e-03 2.3096008e-03 1.2170740e-03 1.0329174e-03 9.3316304e-04]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=3.0,Q=-0.07500000298023224,M=-0.07500000298023224
----
 Tree depth: 5
 Node: action=1
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13   268    13  1678  3566]]
• Child Action scores:[8.6957657e-01 4.4371641e-01 9.1566049e-02 5.0857146e-03 2.0229574e-03
 1.3370933e-03 9.1896986e-04 4.9574702e-04 3.7714446e-04 3.7129736e-04]
• Child averaged monte carlo:-0.06666666766007741
• Child probablities:[7.6944607e-01 1.8563752e-01 3.8308464e-02 2.1277091e-03 8.4634416e-04
 5.5939937e-04 3.8446920e-04 2.0740557e-04 1.5778583e-04 1.5533959e-04]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=2.0,Q=-0.06666666766007741,M=-0.06666666766007741
----
 Tree depth: 5
 Node: action=2
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13   268    13  1678  1072]]
• Child Action scores:[1.9132982e+00 1.0198175e-02 4.2512324e-03 4.0249852e-03 3.6935345e-03
 3.1592476e-03 1.3801729e-03 1.3377095e-03 9.1939344e-04 8.2413893e-04]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[9.8036677e-01 5.2255061e-03 2.1783153e-03 2.0623873e-03 1.8925531e-03
 1.6187865e-03 7.0719537e-04 6.8543729e-04 4.7109372e-04 4.2228567e-04]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 5
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13   259    13 29871  8014]]
• Child Action scores:[1.0800216  0.03052212 0.02001689 0.01252625 0.01242877 0.01038463
 0.00413072 0.00364535 0.00286127 0.00240943]
• Child averaged monte carlo:-0.06666666766007741
• Child probablities:[0.94553363 0.01276953 0.00837446 0.0052406  0.00519982 0.00434461
 0.00172817 0.0015251  0.00119707 0.00100803]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=2.0,Q=-0.06666666766007741,M=-0.06666666766007741
----
 Tree depth: 5
 Node: action=1
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13   259    13 29871  1072]]
• Child Action scores:[1.9164002e+00 7.6504643e-03 4.1271159e-03 3.5577959e-03 3.3684536e-03
 3.1643696e-03 1.2685711e-03 1.2199730e-03 9.0660696e-04 8.7187544e-04]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[9.8195618e-01 3.9200690e-03 2.1147185e-03 1.8230012e-03 1.7259829e-03
 1.6214109e-03 6.5001106e-04 6.2510953e-04 4.6454198e-04 4.4674566e-04]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 6
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1678  8014   518 29953]]
• Child Action scores:[0.4214577  0.24926344 0.0725398  0.01568783 0.00674725 0.00344616
 0.0026013  0.00095696 0.00088505 0.00064751]
• Child averaged monte carlo:-0.08750000596046448
• Child probablities:[9.0955555e-01 6.3860819e-02 1.8584559e-02 4.0191929e-03 1.7286332e-03
 8.8289945e-04 6.6644751e-04 2.4517233e-04 2.2674736e-04 1.6589189e-04]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=7.0,Q=-0.08750000596046448,M=-0.08750000596046448
----
 Tree depth: 6
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1678  3566  2533   353]]
• Child Action scores:[9.2717677e-01 3.0922365e-01 7.4603677e-02 3.0142609e-02 6.6214525e-03
 4.1435990e-03 2.4358963e-03 2.3794689e-03 2.1835233e-03 4.5769135e-04]
• Child averaged monte carlo:-0.06666666766007741
• Child probablities:[8.1764239e-01 1.2936983e-01 3.1211920e-02 1.2610756e-02 2.7702155e-03
 1.7335565e-03 1.0191053e-03 9.9549780e-04 9.1352005e-04 1.9148421e-04]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=2.0,Q=-0.06666666766007741,M=-0.06666666766007741
----
 Tree depth: 6
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1678  1072   518 29953]]
• Child Action scores:[1.9070157e+00 3.3328734e-02 4.7270195e-03 4.5105531e-03 1.1951776e-03
 2.4281508e-04 2.2810364e-04 1.4274362e-04 9.6585158e-05 7.8830504e-05]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[9.7714764e-01 1.7077517e-02 2.4221069e-03 2.3111904e-03 6.1240443e-04
 1.2441752e-04 1.1687944e-04 7.3141295e-05 4.9489870e-05 4.0392453e-05]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 6
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 29871  8014   518 29953]]
• Child Action scores:[6.3389468e-01 1.7569532e-01 4.3055989e-02 1.8518150e-02 7.0286975e-03
 2.2818837e-03 1.5683143e-03 6.8514579e-04 5.7695061e-04 5.5919972e-04]
• Child averaged monte carlo:-0.0800000011920929
• Child probablities:[9.1891986e-01 5.6937199e-02 1.3953061e-02 6.0011367e-03 2.2777747e-03
 7.3948514e-04 5.0824019e-04 2.2203370e-04 1.8697113e-04 1.8121864e-04]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=4.0,Q=-0.0800000011920929,M=-0.0800000011920929
----
 Tree depth: 6
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 29871  3566  2533   353]]
• Child Action scores:[1.5705557e+00 2.6869041e-01 6.6882327e-02 2.3847627e-02 5.5764914e-03
 5.3211250e-03 2.2707777e-03 2.2181750e-03 2.2009131e-03 5.9236767e-04]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[8.0474681e-01 1.3767594e-01 3.4270253e-02 1.2219434e-02 2.8573731e-03
 2.7265244e-03 1.1635378e-03 1.1365844e-03 1.1277396e-03 3.0352696e-04]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 6
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 29871  1072   518 29953]]
• Child Action scores:[1.9058249e+00 3.3832442e-02 5.8791973e-03 3.9780638e-03 1.3964316e-03
 1.9805612e-04 1.7207414e-04 1.3826547e-04 8.1282065e-05 6.5311979e-05]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[9.7653747e-01 1.7335616e-02 3.0124784e-03 2.0383447e-03 7.1552629e-04
 1.0148321e-04 8.8170142e-05 7.0846705e-05 4.1648622e-05 3.3465611e-05]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 6
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1727   518 29953 29941]]
• Child Action scores:[5.2512282e-01 2.3011165e-04 6.5928085e-05 4.1906442e-05 2.5023481e-05
 7.8739877e-06 6.7349783e-06 2.8075567e-06 2.0540524e-06 1.6504774e-06]
• Child averaged monte carlo:-0.08571428912026542
• Child probablities:[9.9989045e-01 6.3024658e-05 1.8056864e-05 1.1477642e-05 6.8536133e-06
 2.1565852e-06 1.8446250e-06 7.6895412e-07 5.6257886e-07 4.5204479e-07]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=6.0,Q=-0.08571428912026542,M=-0.08571428912026542
----
 Tree depth: 6
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 16645  2533   353   297]]
• Child Action scores:[8.5228992e-01 3.0323900e-03 3.5303474e-05 1.6938793e-05 1.5302925e-05
 9.1377924e-06 3.0847832e-06 2.7651820e-06 2.4594035e-06 2.0549087e-06]
• Child averaged monte carlo:-0.07500000298023224
• Child probablities:[9.9886584e-01 1.0986921e-03 1.2791114e-05 6.1372439e-06 5.5445380e-06
 3.3107945e-06 1.1176751e-06 1.0018775e-06 8.9108823e-07 7.4453214e-07]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=3.0,Q=-0.07500000298023224,M=-0.07500000298023224
----
 Tree depth: 6
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13   268    13  1678  8014   518]]
• Child Action scores:[0.9522062  0.20158905 0.10136534 0.05177235 0.00913836 0.00590017
 0.00489141 0.00418385 0.00369223 0.00320787]
• Child averaged monte carlo:-0.06666666766007741
• Child probablities:[0.8385855  0.08433876 0.04240819 0.02165999 0.00382321 0.00246845
 0.00204642 0.0017504  0.00154472 0.00134207]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=2.0,Q=-0.06666666766007741,M=-0.06666666766007741
----
 Tree depth: 6
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13   268    13  1678  3566  2533]]
• Child Action scores:[1.9040164e+00 3.8903952e-02 3.0471932e-03 2.9534409e-03 8.3305623e-04
 5.2952272e-04 4.0599919e-04 2.2073793e-04 1.4935875e-04 1.0927320e-04]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[9.7561079e-01 1.9934237e-02 1.5613702e-03 1.5133319e-03 4.2685485e-04
 2.7132544e-04 2.0803245e-04 1.1310528e-04 7.6530858e-05 5.5991171e-05]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 6
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13   259    13 29871  8014   518]]
• Child Action scores:[1.597074   0.16315138 0.11039376 0.04674365 0.0099523  0.0079969
 0.00524449 0.00477517 0.0033861  0.00280717]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[0.8183347  0.08359815 0.05656534 0.02395127 0.00509952 0.00409758
 0.00268726 0.00244678 0.00173502 0.00143839]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 7
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1678  8014   518 29953 29941]]
• Child Action scores:[5.2503997e-01 5.8753061e-04 1.4855100e-04 6.0965212e-05 3.3668188e-05
 1.7741886e-05 1.1455024e-05 5.3688614e-06 3.6899612e-06 3.6899612e-06]
• Child averaged monte carlo:-0.08571428912026542
• Child probablities:[9.9975425e-01 1.6091717e-04 4.0686231e-05 1.6697597e-05 9.2212886e-06
 4.8592774e-06 3.1373854e-06 1.4704630e-06 1.0106335e-06 1.0106335e-06]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=6.0,Q=-0.08571428912026542,M=-0.08571428912026542
----
 Tree depth: 7
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1678  3566  2533   353   297]]
• Child Action scores:[1.9496285e+00 1.9222938e-03 2.1861168e-05 1.1341425e-05 1.1165593e-05
 5.7926331e-06 2.3041503e-06 1.5960381e-06 1.5469330e-06 1.3128653e-06]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[9.9898225e-01 9.8497607e-04 1.1201580e-05 5.8113033e-06 5.7212073e-06
 2.9681232e-06 1.1806378e-06 8.1780388e-07 7.9264265e-07 6.7270719e-07]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 7
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 29871  8014   518 29953 29941]]
• Child Action scores:[8.5309643e-01 4.0438143e-04 1.3545083e-04 7.0270959e-05 4.0039184e-05
 1.3945700e-05 1.1561391e-05 5.0114922e-06 4.2200995e-06 3.4175405e-06]
• Child averaged monte carlo:-0.07500000298023224
• Child probablities:[9.9974245e-01 1.4651501e-04 4.9076389e-05 2.5460493e-05 1.4506951e-05
 5.0527897e-06 4.1889098e-06 1.8157581e-06 1.5290216e-06 1.2382393e-06]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=3.0,Q=-0.07500000298023224,M=-0.07500000298023224
----
 Tree depth: 7
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1727   518 29953 29941 29901]]
• Child Action scores:[5.9542751e-01 2.1165421e-03 6.0639950e-04 1.7104285e-04 1.3960109e-04
 3.9685128e-05 3.2900127e-05 3.1393520e-05 6.6320504e-06 4.2819734e-06]
• Child averaged monte carlo:-0.08333333333333333
• Child probablities:[9.9906570e-01 6.2614109e-04 1.7939243e-04 5.0599963e-05 4.1298485e-05
 1.1740135e-05 9.7329139e-06 9.2872106e-06 1.9619733e-06 1.2667452e-06]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=5.0,Q=-0.08333333333333333,M=-0.08333333333333333
----
 Tree depth: 7
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 16645  2533   353   297 29896]]
• Child Action scores:[1.0584171e+00 1.3106723e-01 2.5808670e-02 8.7809563e-03 4.3468894e-03
 1.5022445e-03 6.4610736e-04 2.9580953e-04 2.4523470e-04 1.5833542e-04]
• Child averaged monte carlo:-0.06666666766007741
• Child probablities:[9.2745632e-01 5.4834563e-02 1.0797567e-02 3.6736866e-03 1.8186070e-03
 6.2849367e-04 2.7031178e-04 1.2375775e-04 1.0259878e-04 6.6242748e-05]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=2.0,Q=-0.06666666766007741,M=-0.06666666766007741
----
 Tree depth: 7
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13   268    13  1678  8014   518 29953]]
• Child Action scores:[1.7880305e+00 1.1979058e-01 2.8900821e-02 8.2802251e-03 3.0940939e-03
 1.3307532e-03 1.0045052e-03 4.2533423e-04 3.4714767e-04 3.0160716e-04]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[9.1618007e-01 6.1380237e-02 1.4808672e-02 4.2427559e-03 1.5854019e-03
 6.8187289e-04 5.1470468e-04 2.1793965e-04 1.7787715e-04 1.5454236e-04]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 8
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1678  8014   518 29953 29941 29901]]
• Child Action scores:[5.9229726e-01 1.4173706e-02 2.1736082e-03 1.0760141e-03 7.6300814e-04
 2.1187973e-04 1.5501452e-04 1.1341104e-04 8.3624065e-05 3.6248348e-05]
• Child averaged monte carlo:-0.08333333333333333
• Child probablities:[9.9443555e-01 4.1930373e-03 6.4302306e-04 3.1831951e-04 2.2572231e-04
 6.2680825e-05 4.5858273e-05 3.3550627e-05 2.4738683e-05 1.0723425e-05]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=5.0,Q=-0.08333333333333333,M=-0.08333333333333333
----
 Tree depth: 8
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 29871  8014   518 29953 29941 29901]]
• Child Action scores:[1.1358663e+00 1.5012390e-02 1.4633830e-03 1.0216060e-03 5.2178529e-04
 1.5423946e-04 1.2012180e-04 1.0115269e-04 6.3796208e-05 2.4404222e-05]
• Child averaged monte carlo:-0.06666666766007741
• Child probablities:[9.9226111e-01 6.2807300e-03 6.1223516e-04 4.2740908e-04 2.1829917e-04
 6.4529122e-05 5.0255327e-05 4.2319225e-05 2.6690403e-05 1.0209988e-05]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=2.0,Q=-0.06666666766007741,M=-0.06666666766007741
----
 Tree depth: 8
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1727   518 29953 29941 29901 29900]]
• Child Action scores:[6.9639957e-01 6.6171917e-05 3.7703619e-05 2.2513861e-05 9.6077365e-06
 8.6123191e-06 5.5605310e-06 3.5622102e-06 3.3990846e-06 1.8771526e-06]
• Child averaged monte carlo:-0.0800000011920929
• Child probablities:[9.9994314e-01 2.1444190e-05 1.2218530e-05 7.2960179e-06 3.1135583e-06
 2.7909755e-06 1.8019892e-06 1.1543978e-06 1.1015339e-06 6.0832480e-07]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=4.0,Q=-0.0800000011920929,M=-0.0800000011920929
----
 Tree depth: 8
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 16645  2533   353   297 29896   718]]
• Child Action scores:[1.9458838e+00 2.7056618e-03 1.9488151e-03 6.9487136e-04 1.1887847e-04
 2.8236112e-05 2.8016379e-05 2.5509202e-05 2.3777191e-05 1.8809307e-05]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[9.9706346e-01 1.3863709e-03 9.9856546e-04 3.5604945e-04 6.0912880e-05
 1.4468077e-05 1.4355486e-05 1.3070819e-05 1.2183343e-05 9.6378180e-06]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 9
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1678  8014   518 29953 29941 29901 29900]]
• Child Action scores:[6.96186841e-01 8.57893843e-04 3.40529914e-05 3.07643095e-05
 1.82272506e-05 1.38665609e-05 1.17683985e-05 1.10553874e-05
 1.07992901e-05 6.01070997e-06]
• Child averaged monte carlo:-0.0800000011920929
• Child probablities:[9.9966741e-01 2.7801580e-04 1.1035479e-05 9.9697236e-06 5.9068657e-06
 4.4937065e-06 3.8137593e-06 3.5826954e-06 3.4997024e-06 1.9478778e-06]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=4.0,Q=-0.0800000011920929,M=-0.0800000011920929
----
 Tree depth: 9
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13 29871  8014   518 29953 29941 29901 29900]]
• Child Action scores:[1.9507966e+00 7.0759602e-04 2.2745638e-05 2.1036276e-05 1.0913476e-05
 8.9073192e-06 8.0470927e-06 7.7995091e-06 6.7235978e-06 3.6271088e-06]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[9.9958080e-01 3.6256952e-04 1.1654779e-05 1.0778908e-05 5.5920241e-06
 4.5640768e-06 4.1232997e-06 3.9964389e-06 3.4451461e-06 1.8585168e-06]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 9
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1727   518 29953 29941 29901 29900 29962]]
• Child Action scores:[0.3598468  0.45981252 0.13592032 0.10259803 0.10022135 0.0598449
 0.05578158 0.04771252 0.02783046 0.02697421]
• Child averaged monte carlo:-0.07500000298023224
• Child probablities:[0.46360162 0.16659874 0.04924649 0.0371732  0.03631208 0.02168294
 0.02021072 0.01728714 0.0100835  0.00977327]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=3.0,Q=-0.07500000298023224,M=-0.07500000298023224
----
 Tree depth: 10
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1678  8014   518 29953 29941 29901 29900 29962]]
• Child Action scores:[0.27682924 0.16101682 0.15770246 0.1564752  0.1228188  0.1034238
 0.09791968 0.09490701 0.09127118 0.06625577]
• Child averaged monte carlo:-0.07500000298023224
• Child probablities:[0.2368328  0.15291074 0.05713857 0.05669391 0.04449956 0.03747239
 0.03547814 0.0343866  0.03306927 0.02400571]
• Child visitation:[1 1 0 0 0 0 0 0 0 0]
• N=3.0,Q=-0.07500000298023224,M=-0.07500000298023224
----
 Tree depth: 10
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1727   518 29953 29941 29901 29900 29962  2533]]
• Child Action scores:[0.5359163  1.100835   0.04202225 0.02129584 0.01148824 0.00610136
 0.00568709 0.00467808 0.00309202 0.00266549]
• Child averaged monte carlo:-0.06666666766007741
• Child probablities:[0.49025935 0.46055603 0.01758084 0.00890953 0.00480633 0.00255262
 0.00237931 0.00195717 0.00129361 0.00111516]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=2.0,Q=-0.06666666766007741,M=-0.06666666766007741
----
 Tree depth: 11
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1678  8014   518 29953 29941 29901 29900 29962
   2533]]
• Child Action scores:[1.5715758  0.19670579 0.07824415 0.03064085 0.00774722 0.00768693
 0.00762711 0.00566799 0.00540843 0.00386523]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[0.8052695  0.1007913  0.04009201 0.01570026 0.00396965 0.00393875
 0.0039081  0.00290426 0.00277126 0.00198053]
• Child visitation:[1 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 11
 Node: action=1
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1678  8014   518 29953 29941 29901 29900 29962
   5694]]
• Child Action scores:[0.8363017  0.7380336  0.20817195 0.06758354 0.02773623 0.01763022
 0.01695482 0.01028362 0.00658793 0.00481983]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[0.42851782 0.37816563 0.10666652 0.03462955 0.01421194 0.00903366
 0.00868758 0.00526929 0.00337563 0.00246966]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 11
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1727   518 29953 29941 29901 29900 29962  2533
  29918]]
• Child Action scores:[1.590026   0.07436651 0.03458364 0.03299994 0.03004679 0.02778873
 0.02164189 0.00990838 0.00860855 0.00747924]
• Child averaged monte carlo:-0.05000000074505806
• Child probablities:[0.8147233  0.03810512 0.01772052 0.01690904 0.01539586 0.01423884
 0.01108922 0.00507702 0.00441099 0.00383233]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=1.0,Q=-0.05000000074505806,M=-0.05000000074505806
----
 Tree depth: 12
 Node: action=0
• state:[[    1   849  4002   647   263 29871 29953 29946 29899  2966   594   672
  29889    13   458  8439   526  1023 29871 29953 29946  2586 10970   313
    262 29896   322   297 29906 29897   322   263  2323  8677 29899   262
   1881  2586 29892  4670 29889    13   458  1576 14391   526   263 29871
  29953 29946  2586   995 29892   518 29953 29941 29901 29900 29962  2533
  29892   322   263  2323  8677 29899   449  1962  2586 29892 11196 29889
     13   458  1576  3883   881  3667   675   278 10970   313   262 29896
    322   297 29906 29897   322   278  4670  2586   304  4017   278  1962
   2533   322 11196  1819 29889    13  5453   594   672 29918 29953 29946
  29898  4905   518 29953 29941 29901 29900 29962  2533 29892    13   462
    418  1962 11196 29892    13   462   418  1881   518 29953 29941 29901
  29900 29962   297 29896 29892   297 29906 29892    13   462   418  1881
   4670   416    13    13  1678  8014   518 29953 29941 29901 29900 29962
   2533 29918]]
• Child Action scores:[0. 0. 0. 0. 0. 0. 0. 0. 0. 0.]
• Child averaged monte carlo:0.0
• Child probablities:[0. 0. 0. 0. 0. 0. 0. 0. 0. 0.]
• Child visitation:[0 0 0 0 0 0 0 0 0 0]
• N=0.0,Q=0.0,M=0.0
END ROBUST/MAX VALUES:
//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  20.015011  seconds
Running getPromptScore: 
//Design a 64-bit adder.
//There are two 64 bit inputs (in1 and in2) and a single carry-in input bit, cin.
//The outputs are a 64 bit value, [63:0] sum, and a single carry-out output bit, cout.
//The module should utilize the inputs (in1 and in2) and the cin bit to obtain the output sum and cout values.
module adder_64(output [63:0] sum,
                      output cout,
                      input [63:0] in1, in2,
                      input cin);

    wire [63:0] sum_wire;
    wire cout_wire;

    assign sum_wire = in1 + in2 + cin;
    assign cout_wire = (in1[63] & in2[63]) | (in1[63] & cin) | (in2[63] & cin);

    assign sum = sum_wire;
    assign cout = cout_wire;

endmodule
Output Verilog module compiles successfully.
Verilog testbench simulation ran successfully.
Some testbench tests failed.
Simulation output:  b'Test 1 passed\nTest 2 passed\nTest 3 failed\n'

LLM generates return in:  20.028917  seconds
Running getPromptScore: 
MCTS Total Time:  9314.620635
