// Seed: 3795677152
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_5 = 1;
  wor id_6, id_7;
  integer id_8, id_9;
  id_10(
      !id_5 + id_5
  );
  assign id_7 = (-1 || id_4) - id_8[-1 :-1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  uwire id_18 = -1;
  initial id_17 <= id_8 & 1;
  real id_19;
  assign id_13 = id_1;
  xor primCall (
      id_1,
      id_3,
      id_4,
      id_18,
      id_7,
      id_12,
      id_5,
      id_16,
      id_14,
      id_15,
      id_8,
      id_13,
      id_2,
      id_11,
      id_19
  );
  module_0 modCall_1 (
      id_4,
      id_11,
      id_6,
      id_5,
      id_1
  );
  assign modCall_1.id_6 = 0;
  wire id_20;
  if (id_3) begin : LABEL_0
    assign {-1} = 1'b0;
    assign id_9 = id_16;
  end
  wire id_21;
  wor  id_22 = (-1);
  wire id_23;
  wire id_24;
endmodule
