\hypertarget{struct_p_w_r___type_def}{}\doxysection{PWR\+\_\+\+Type\+Def Struct Reference}
\label{struct_p_w_r___type_def}\index{PWR\_TypeDef@{PWR\_TypeDef}}


Power Control.  




{\ttfamily \#include $<$stm32f722xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a743fb9759e3349e312150ee396492a93}{CSR1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_p_w_r___type_def_a641d2e965635ef2c5f38f4712f25af4b}{CSR2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Power Control. 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00495}{495}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_p_w_r___type_def_ab0ec7102960640751d44e92ddac994f0}\label{struct_p_w_r___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR1}

PWR power control register 1, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00497}{497}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_p_w_r___type_def_afdfa307571967afb1d97943e982b6586}\label{struct_p_w_r___type_def_afdfa307571967afb1d97943e982b6586}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR2}

PWR power control register 2, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00499}{499}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_p_w_r___type_def_a743fb9759e3349e312150ee396492a93}\label{struct_p_w_r___type_def_a743fb9759e3349e312150ee396492a93}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CSR1@{CSR1}}
\index{CSR1@{CSR1}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR1}{CSR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR1}

PWR power control/status register 2, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00498}{498}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_p_w_r___type_def_a641d2e965635ef2c5f38f4712f25af4b}\label{struct_p_w_r___type_def_a641d2e965635ef2c5f38f4712f25af4b}} 
\index{PWR\_TypeDef@{PWR\_TypeDef}!CSR2@{CSR2}}
\index{CSR2@{CSR2}!PWR\_TypeDef@{PWR\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CSR2}{CSR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CSR2}

PWR power control/status register 2, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00500}{500}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Autodrone32/\+Libraries/\+CMSIS/\+Device/\+ST/\+STM32\+F7xx/\+Include/\mbox{\hyperlink{stm32f722xx_8h}{stm32f722xx.\+h}}\end{DoxyCompactItemize}
