{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1705875306147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1705875306147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 22 01:15:06 2024 " "Processing started: Mon Jan 22 01:15:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1705875306147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1705875306147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main_module -c main_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off main_module -c main_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1705875306147 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1705875306408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/keyboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705875306438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705875306438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_sync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/vga_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705875306439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705875306439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main_module " "Found entity 1: main_module" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/main_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705875306441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705875306441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevensegment " "Found entity 1: sevensegment" {  } { { "sevensegment.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/sevensegment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705875306442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705875306442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mammal.sv 1 1 " "Found 1 design units, including 1 entities, in source file mammal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mammal " "Found entity 1: mammal" {  } { { "mammal.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/mammal.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1705875306443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1705875306443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_module " "Elaborating entity \"main_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1705875306464 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isUp main_module.sv(37) " "Verilog HDL or VHDL warning at main_module.sv(37): object \"isUp\" assigned a value but never read" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/main_module.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705875306466 "|main_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "isRight main_module.sv(38) " "Verilog HDL or VHDL warning at main_module.sv(38): object \"isRight\" assigned a value but never read" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/main_module.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1705875306466 "|main_module"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "475 0 511 main_module.sv(490) " "Verilog HDL warning at main_module.sv(490): number of words (475) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/main_module.sv" 490 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1705875306492 "|main_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevensegment sevensegment:ss1 " "Elaborating entity \"sevensegment\" for hierarchy \"sevensegment:ss1\"" {  } { { "main_module.sv" "ss1" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/main_module.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705875306700 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sevensegment.sv(20) " "Verilog HDL assignment warning at sevensegment.sv(20): truncated value with size 32 to match size of target (2)" {  } { { "sevensegment.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/sevensegment.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705875306701 "|main_module|sevensegment:ss1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 sevensegment.sv(24) " "Verilog HDL assignment warning at sevensegment.sv(24): truncated value with size 32 to match size of target (26)" {  } { { "sevensegment.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/sevensegment.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705875306701 "|main_module|sevensegment:ss1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:kb1 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:kb1\"" {  } { { "main_module.sv" "kb1" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/main_module.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705875306701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyboard.sv(57) " "Verilog HDL assignment warning at keyboard.sv(57): truncated value with size 32 to match size of target (4)" {  } { { "keyboard.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/keyboard.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705875306702 "|main_module|keyboard:kb1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_sync:vg1 " "Elaborating entity \"vga_sync\" for hierarchy \"vga_sync:vg1\"" {  } { { "main_module.sv" "vg1" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/main_module.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705875306703 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.sv(46) " "Verilog HDL assignment warning at vga_sync.sv(46): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/vga_sync.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705875306704 "|main_module|vga_sync:vg1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sync.sv(49) " "Verilog HDL assignment warning at vga_sync.sv(49): truncated value with size 32 to match size of target (10)" {  } { { "vga_sync.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/vga_sync.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705875306704 "|main_module|vga_sync:vg1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mammal mammal:m1 " "Elaborating entity \"mammal\" for hierarchy \"mammal:m1\"" {  } { { "main_module.sv" "m1" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/main_module.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1705875306705 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mammal.sv(56) " "Verilog HDL assignment warning at mammal.sv(56): truncated value with size 32 to match size of target (12)" {  } { { "mammal.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/mammal.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705875306707 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mammal.sv(62) " "Verilog HDL assignment warning at mammal.sv(62): truncated value with size 32 to match size of target (12)" {  } { { "mammal.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/mammal.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705875306707 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(107) " "Verilog HDL assignment warning at mammal.sv(107): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/mammal.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705875306707 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(116) " "Verilog HDL assignment warning at mammal.sv(116): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/mammal.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705875306707 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(131) " "Verilog HDL assignment warning at mammal.sv(131): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/mammal.sv" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705875306707 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(141) " "Verilog HDL assignment warning at mammal.sv(141): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/mammal.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705875306707 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(156) " "Verilog HDL assignment warning at mammal.sv(156): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/mammal.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705875306707 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(163) " "Verilog HDL assignment warning at mammal.sv(163): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/mammal.sv" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705875306707 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(176) " "Verilog HDL assignment warning at mammal.sv(176): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/mammal.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705875306708 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(182) " "Verilog HDL assignment warning at mammal.sv(182): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/mammal.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705875306708 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 12 mammal.sv(189) " "Verilog HDL assignment warning at mammal.sv(189): truncated value with size 16 to match size of target (12)" {  } { { "mammal.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/mammal.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705875306708 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(268) " "Verilog HDL assignment warning at mammal.sv(268): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/mammal.sv" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705875306708 "|main_module|mammal:m1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mammal.sv(269) " "Verilog HDL assignment warning at mammal.sv(269): truncated value with size 32 to match size of target (16)" {  } { { "mammal.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/mammal.sv" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1705875306708 "|main_module|mammal:m1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory " "RAM logic \"memory\" is uninferred due to asynchronous read logic" {  } { { "main_module.sv" "memory" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/main_module.sv" 42 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1705875307563 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1705875307563 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/db/main_module.ram0_main_module_7115dfaa.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/db/main_module.ram0_main_module_7115dfaa.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1705875308552 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1705875311838 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display\[4\] GND " "Pin \"display\[4\]\" is stuck at GND" {  } { { "main_module.sv" "" { Text "E:/github/CSE4117-Microprocessors/Final Project/std1_Omercan_Goktas_std2_Ipek_Kulhan_std3_Bihter_Nilufer_Akdem/main_module.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1705875316156 "|main_module|display[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1705875316156 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1705875316583 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1705875322838 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1705875323486 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1705875323486 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16253 " "Implemented 16253 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1705875324671 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1705875324671 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16234 " "Implemented 16234 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1705875324671 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1705875324671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4703 " "Peak virtual memory: 4703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1705875324698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 22 01:15:24 2024 " "Processing ended: Mon Jan 22 01:15:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1705875324698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1705875324698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1705875324698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1705875324698 ""}
