{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541012307133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541012307139 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 31 14:58:26 2018 " "Processing started: Wed Oct 31 14:58:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541012307139 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541012307139 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Coder_Interleaver -c Coder_Interleaver " "Command: quartus_map --read_settings_files=on --write_settings_files=off Coder_Interleaver -c Coder_Interleaver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541012307139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541012307868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541012307868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6144.v 1 1 " "Found 1 design units, including 1 entities, in source file mux6144.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6144 " "Found entity 1: mux6144" {  } { { "mux6144.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/mux6144.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541012318598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541012318598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ind_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ind_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ind_gen " "Found entity 1: ind_gen" {  } { { "ind_gen.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/ind_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541012318605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541012318605 ""}
{ "Error" "EVRFX_VERI_MIXED_BY_NAME_BY_ORDER_PORT_CONNECT" "top_level.v(33) " "Verilog HDL Module Instantiation error at top_level.v(33): cannot connect instance ports both by order and by name" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 33 0 0 } }  } 0 10267 "Verilog HDL Module Instantiation error at %1!s!: cannot connect instance ports both by order and by name" 0 0 "Analysis & Synthesis" 0 -1 1541012318606 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "top_level_interleaver top_level.v(1) " "Ignored design unit \"top_level_interleaver\" at top_level.v(1) due to previous errors" {  } { { "top_level.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/top_level.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1541012318606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 0 0 " "Found 0 design units, including 0 entities, in source file top_level.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541012318609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "turbo_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file turbo_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 turbo_tb " "Found entity 1: turbo_tb" {  } { { "turbo_tb.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/turbo_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541012318613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541012318613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file input_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_shifter " "Found entity 1: input_shifter" {  } { { "input_shifter.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/input_shifter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541012318617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541012318617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dummy_top.v 1 1 " "Found 1 design units, including 1 entities, in source file dummy_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 dummy_top " "Found entity 1: dummy_top" {  } { { "dummy_top.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/dummy_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541012318617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541012318617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coder_interleaver.v 1 1 " "Found 1 design units, including 1 entities, in source file coder_interleaver.v" { { "Info" "ISGN_ENTITY_NAME" "1 coder_interleaver " "Found entity 1: coder_interleaver" {  } { { "coder_interleaver.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/coder_interleaver.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541012318634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541012318634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg_6144.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg_6144.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_6144 " "Found entity 1: shiftreg_6144" {  } { { "shiftreg_6144.v" "" { Text "C:/Users/0yaoy/Documents/GitHub/ECE559_Coder_Interleaver/shiftreg_6144.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541012318636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541012318636 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541012318875 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 31 14:58:38 2018 " "Processing ended: Wed Oct 31 14:58:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541012318875 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541012318875 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541012318875 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541012318875 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541012319705 ""}
