{
  "module_name": "isst_if.h",
  "hash_id": "174bbd74d06c970807b544efd7d5275176a10f314dcde00c242c5a6168cb9bed",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/linux/isst_if.h",
  "human_readable_source": " \n \n\n#ifndef __ISST_IF_H\n#define __ISST_IF_H\n\n#include <linux/types.h>\n\n \nstruct isst_if_platform_info {\n\t__u16 api_version;\n\t__u16 driver_version;\n\t__u16 max_cmds_per_ioctl;\n\t__u8 mbox_supported;\n\t__u8 mmio_supported;\n};\n\n \nstruct isst_if_cpu_map {\n\t__u32 logical_cpu;\n\t__u32 physical_cpu;\n};\n\n \nstruct isst_if_cpu_maps {\n\t__u32 cmd_count;\n\tstruct isst_if_cpu_map cpu_map[1];\n};\n\n \nstruct isst_if_io_reg {\n\t__u32 read_write;  \n\t__u32 logical_cpu;\n\t__u32 reg;\n\t__u32 value;\n};\n\n \nstruct isst_if_io_regs {\n\t__u32 req_count;\n\tstruct isst_if_io_reg io_reg[1];\n};\n\n \nstruct isst_if_mbox_cmd {\n\t__u32 logical_cpu;\n\t__u32 parameter;\n\t__u32 req_data;\n\t__u32 resp_data;\n\t__u16 command;\n\t__u16 sub_command;\n\t__u32 reserved;\n};\n\n \nstruct isst_if_mbox_cmds {\n\t__u32 cmd_count;\n\tstruct isst_if_mbox_cmd mbox_cmd[1];\n};\n\n \nstruct isst_if_msr_cmd {\n\t__u32 read_write;  \n\t__u32 logical_cpu;\n\t__u64 msr;\n\t__u64 data;\n};\n\n \nstruct isst_if_msr_cmds {\n\t__u32 cmd_count;\n\tstruct isst_if_msr_cmd msr_cmd[1];\n};\n\n \nstruct isst_core_power {\n\t__u8 get_set;\n\t__u8 socket_id;\n\t__u8 power_domain_id;\n\t__u8 enable;\n\t__u8 supported;\n\t__u8 priority_type;\n};\n\n \nstruct isst_clos_param {\n\t__u8 get_set;\n\t__u8 socket_id;\n\t__u8 power_domain_id;\n\t__u8 clos;\n\t__u16 min_freq_mhz;\n\t__u16 max_freq_mhz;\n\t__u8 prop_prio;\n};\n\n \nstruct isst_if_clos_assoc {\n\t__u8 socket_id;\n\t__u8 power_domain_id;\n\t__u16 logical_cpu;\n\t__u16 clos;\n};\n\n \nstruct isst_if_clos_assoc_cmds {\n\t__u16 cmd_count;\n\t__u16 get_set;\n\t__u16 punit_cpu_map;\n\tstruct isst_if_clos_assoc assoc_info[1];\n};\n\n \nstruct isst_tpmi_instance_count {\n\t__u8 socket_id;\n\t__u8 count;\n\t__u16 valid_mask;\n};\n\n \nstruct isst_perf_level_info {\n\t__u8 socket_id;\n\t__u8 power_domain_id;\n\t__u8 max_level;\n\t__u8 feature_rev;\n\t__u8 level_mask;\n\t__u8 current_level;\n\t__u8 feature_state;\n\t__u8 locked;\n\t__u8 enabled;\n\t__u8 sst_tf_support;\n\t__u8 sst_bf_support;\n};\n\n \nstruct isst_perf_level_control {\n\t__u8 socket_id;\n\t__u8 power_domain_id;\n\t__u8 level;\n};\n\n \nstruct isst_perf_feature_control {\n\t__u8 socket_id;\n\t__u8 power_domain_id;\n\t__u8 feature;\n};\n\n#define TRL_MAX_BUCKETS\t8\n#define TRL_MAX_LEVELS\t\t6\n\n \nstruct isst_perf_level_data_info {\n\t__u8 socket_id;\n\t__u8 power_domain_id;\n\t__u16 level;\n\t__u16 tdp_ratio;\n\t__u16 base_freq_mhz;\n\t__u16 base_freq_avx2_mhz;\n\t__u16 base_freq_avx512_mhz;\n\t__u16 base_freq_amx_mhz;\n\t__u16 thermal_design_power_w;\n\t__u16 tjunction_max_c;\n\t__u16 max_memory_freq_mhz;\n\t__u16 cooling_type;\n\t__u16 p0_freq_mhz;\n\t__u16 p1_freq_mhz;\n\t__u16 pn_freq_mhz;\n\t__u16 pm_freq_mhz;\n\t__u16 p0_fabric_freq_mhz;\n\t__u16 p1_fabric_freq_mhz;\n\t__u16 pn_fabric_freq_mhz;\n\t__u16 pm_fabric_freq_mhz;\n\t__u16 max_buckets;\n\t__u16 max_trl_levels;\n\t__u16 bucket_core_counts[TRL_MAX_BUCKETS];\n\t__u16 trl_freq_mhz[TRL_MAX_LEVELS][TRL_MAX_BUCKETS];\n};\n\n \nstruct isst_perf_level_cpu_mask {\n\t__u8 socket_id;\n\t__u8 power_domain_id;\n\t__u8 level;\n\t__u8 punit_cpu_map;\n\t__u64 mask;\n\t__u16 cpu_buffer_size;\n\t__s8 cpu_buffer[1];\n};\n\n \nstruct isst_base_freq_info {\n\t__u8 socket_id;\n\t__u8 power_domain_id;\n\t__u16 level;\n\t__u16 high_base_freq_mhz;\n\t__u16 low_base_freq_mhz;\n\t__u16 tjunction_max_c;\n\t__u16 thermal_design_power_w;\n};\n\n \nstruct isst_turbo_freq_info {\n\t__u8 socket_id;\n\t__u8 power_domain_id;\n\t__u16 level;\n\t__u16 max_clip_freqs;\n\t__u16 max_buckets;\n\t__u16 max_trl_levels;\n\t__u16 lp_clip_freq_mhz[TRL_MAX_LEVELS];\n\t__u16 bucket_core_counts[TRL_MAX_BUCKETS];\n\t__u16 trl_freq_mhz[TRL_MAX_LEVELS][TRL_MAX_BUCKETS];\n};\n\n#define ISST_IF_MAGIC\t\t\t0xFE\n#define ISST_IF_GET_PLATFORM_INFO\t_IOR(ISST_IF_MAGIC, 0, struct isst_if_platform_info *)\n#define ISST_IF_GET_PHY_ID\t\t_IOWR(ISST_IF_MAGIC, 1, struct isst_if_cpu_map *)\n#define ISST_IF_IO_CMD\t\t_IOW(ISST_IF_MAGIC, 2, struct isst_if_io_regs *)\n#define ISST_IF_MBOX_COMMAND\t_IOWR(ISST_IF_MAGIC, 3, struct isst_if_mbox_cmds *)\n#define ISST_IF_MSR_COMMAND\t_IOWR(ISST_IF_MAGIC, 4, struct isst_if_msr_cmds *)\n\n#define ISST_IF_COUNT_TPMI_INSTANCES\t_IOR(ISST_IF_MAGIC, 5, struct isst_tpmi_instance_count *)\n#define ISST_IF_CORE_POWER_STATE _IOWR(ISST_IF_MAGIC, 6, struct isst_core_power *)\n#define ISST_IF_CLOS_PARAM\t_IOWR(ISST_IF_MAGIC, 7, struct isst_clos_param *)\n#define ISST_IF_CLOS_ASSOC\t_IOWR(ISST_IF_MAGIC, 8, struct isst_if_clos_assoc_cmds *)\n\n#define ISST_IF_PERF_LEVELS\t_IOWR(ISST_IF_MAGIC, 9, struct isst_perf_level_info *)\n#define ISST_IF_PERF_SET_LEVEL\t_IOW(ISST_IF_MAGIC, 10, struct isst_perf_level_control *)\n#define ISST_IF_PERF_SET_FEATURE _IOW(ISST_IF_MAGIC, 11, struct isst_perf_feature_control *)\n#define ISST_IF_GET_PERF_LEVEL_INFO\t_IOR(ISST_IF_MAGIC, 12, struct isst_perf_level_data_info *)\n#define ISST_IF_GET_PERF_LEVEL_CPU_MASK\t_IOR(ISST_IF_MAGIC, 13, struct isst_perf_level_cpu_mask *)\n#define ISST_IF_GET_BASE_FREQ_INFO\t_IOR(ISST_IF_MAGIC, 14, struct isst_base_freq_info *)\n#define ISST_IF_GET_BASE_FREQ_CPU_MASK\t_IOR(ISST_IF_MAGIC, 15, struct isst_perf_level_cpu_mask *)\n#define ISST_IF_GET_TURBO_FREQ_INFO\t_IOR(ISST_IF_MAGIC, 16, struct isst_turbo_freq_info *)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}