## Includes
# bsg_ip_cores includes
+incdir+$BSG_IP_CORES_DIR/bsg_dataflow
+incdir+$BSG_IP_CORES_DIR/bsg_mem
+incdir+$BSG_IP_CORES_DIR/bsg_misc
+incdir+$BSG_IP_CORES_DIR/bsg_test
+incdir+$BSG_IP_CORES_DIR/bsg_noc
# common includes
+incdir+$BP_COMMON_DIR/src/include
# fe includes
+incdir+$BP_FE_DIR/src/include
# be includes
+incdir+$BP_BE_DIR/src/include
+incdir+$BP_BE_DIR/src/include/bp_be_dcache
# me includes 
+incdir+$BP_ME_DIR/src/include/v
## Packages
# bsg_ip_cores packages
$BSG_IP_CORES_DIR/bsg_noc/bsg_noc_pkg.v
# Interface packages
$BP_COMMON_DIR/src/include/bp_common_pkg.vh
# FE packages
$BP_FE_DIR/src/include/bp_fe_icache_pkg.vh
$BP_FE_DIR/src/include/bp_fe_itlb_pkg.vh
$BP_FE_DIR/src/include/bp_fe_pkg.vh
# BE packages
$BP_BE_DIR/src/include/bp_be_rv64_pkg.vh
$BP_BE_DIR/src/include/bp_be_pkg.vh
$BP_BE_DIR/src/include/bp_be_dcache/bp_be_dcache_pkg.vh
# ME packages
$BP_ME_DIR/src/include/v/bp_cce_pkg.v
$BP_ME_DIR/src/include/v/bp_me_network_pkg.v
## bsg_ip_cores files
$BSG_IP_CORES_DIR/bsg_dataflow/bsg_fifo_1r1w_small.v
$BSG_IP_CORES_DIR/bsg_dataflow/bsg_parallel_in_serial_out.v
$BSG_IP_CORES_DIR/bsg_dataflow/bsg_fifo_tracker.v
$BSG_IP_CORES_DIR/bsg_dataflow/bsg_shift_reg.v
$BSG_IP_CORES_DIR/bsg_dataflow/bsg_two_fifo.v
$BSG_IP_CORES_DIR/bsg_mem/bsg_mem_1r1w.v
$BSG_IP_CORES_DIR/bsg_mem/bsg_mem_1r1w_sync.v
$BSG_IP_CORES_DIR/bsg_mem/bsg_mem_1r1w_sync_synth.v
$BSG_IP_CORES_DIR/bsg_mem/bsg_mem_1r1w_synth.v
$BSG_IP_CORES_DIR/bsg_mem/bsg_mem_1rw_sync.v
$BSG_IP_CORES_DIR/bsg_mem/bsg_mem_1rw_sync_mask_write_bit.v
$BSG_IP_CORES_DIR/bsg_mem/bsg_mem_1rw_sync_mask_write_bit_synth.v
$BSG_IP_CORES_DIR/bsg_mem/bsg_mem_1rw_sync_mask_write_byte.v
$BSG_IP_CORES_DIR/bsg_mem/bsg_mem_1rw_sync_mask_write_byte_synth.v
$BSG_IP_CORES_DIR/bsg_mem/bsg_mem_1r1w_sync_mask_write_var.v
$BSG_IP_CORES_DIR/bsg_mem/bsg_mem_1rw_sync_synth.v
$BSG_IP_CORES_DIR/bsg_mem/bsg_mem_2r1w_sync.v
$BSG_IP_CORES_DIR/bsg_mem/bsg_mem_2r1w_sync_synth.v
$BSG_IP_CORES_DIR/bsg_misc/bsg_adder_ripple_carry.v
$BSG_IP_CORES_DIR/bsg_misc/bsg_circular_ptr.v
$BSG_IP_CORES_DIR/bsg_misc/bsg_counter_clear_up.v
$BSG_IP_CORES_DIR/bsg_misc/bsg_crossbar_o_by_i.v
$BSG_IP_CORES_DIR/bsg_misc/bsg_decode.v
$BSG_IP_CORES_DIR/bsg_misc/bsg_decode_with_v.v
$BSG_IP_CORES_DIR/bsg_misc/bsg_dff.v
$BSG_IP_CORES_DIR/bsg_misc/bsg_dff_chain.v
$BSG_IP_CORES_DIR/bsg_misc/bsg_dff_en.v
$BSG_IP_CORES_DIR/bsg_misc/bsg_dff_reset.v
$BSG_IP_CORES_DIR/bsg_misc/bsg_encode_one_hot.v
$BSG_IP_CORES_DIR/bsg_misc/bsg_mux.v
$BSG_IP_CORES_DIR/bsg_misc/bsg_mux_one_hot.v
$BSG_IP_CORES_DIR/bsg_misc/bsg_mux_segmented.v
$BSG_IP_CORES_DIR/bsg_misc/bsg_priority_encode.v
$BSG_IP_CORES_DIR/bsg_misc/bsg_priority_encode_one_hot_out.v
$BSG_IP_CORES_DIR/bsg_misc/bsg_round_robin_arb.v
$BSG_IP_CORES_DIR/bsg_misc/bsg_scan.v
$BSG_IP_CORES_DIR/bsg_noc/bsg_mesh_router.v
$BSG_IP_CORES_DIR/bsg_noc/bsg_mesh_router_buffered.v
## BE files
# Common
## FE files
## ME files
$BP_ME_DIR/test/common/bp_cce_test.v
$BP_ME_DIR/src/v/bp_me_top.v
$BP_ME_DIR/test/common/bp_mem.v
# Note: This should be a testing rom, because it varies per testbench
# You must change it for testbenches with different numbers of lce
# In future, we want to load the internal ram rather than rely on the rom
# directly
$BP_ME_DIR/src/v/roms/demo-v2/bp_cce_inst_rom_demo-v2_lce2_wg64_assoc8.v
# CCE
$BP_ME_DIR/src/v/cce/bp_cce.v
$BP_ME_DIR/src/v/cce/bp_cce_alu.v
$BP_ME_DIR/src/v/cce/bp_cce_dir.v
$BP_ME_DIR/src/v/cce/bp_cce_gad.v
$BP_ME_DIR/src/v/cce/bp_cce_inst_decode.v
$BP_ME_DIR/src/v/cce/bp_cce_pc.v
$BP_ME_DIR/src/v/cce/bp_cce_reg.v
$BP_ME_DIR/src/v/cce/bp_cce_top.v
# Network
$BP_ME_DIR/src/v/network/bp_coherence_network.v
$BP_ME_DIR/src/v/network/bp_coherence_network_channel.v
$BP_ME_DIR/src/v/network/bp_coherence_network_channel_serialize.v
$BP_ME_DIR/src/v/network/bp_network_serializer.v
$BP_ME_DIR/src/v/network/bp_network_deserializer.v
$BP_ME_DIR/src/v/bsg_serial_in_parallel_out_full.v
## TOP
$BP_TOP_DIR/src/v/bp_multi_top.v
