Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Nov 19 14:32:43 2025
| Host         : AarushiLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab_f_timing_summary_routed.rpt -pb lab_f_timing_summary_routed.pb -rpx lab_f_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_f
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.716        0.000                      0                 1852        0.197        0.000                      0                 1852       16.670        0.000                       0                  1546  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          
  CLKFBIN    {0.000 41.665}     83.330          12.000          
  clkfx      {0.000 19.860}     39.720          25.176          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                    16.670        0.000                       0                     1  
  CLKFBIN                                                                                                                                                      16.670        0.000                       0                     2  
  clkfx            26.716        0.000                      0                 1852        0.197        0.000                      0                 1852       19.360        0.000                       0                  1543  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLKFBIN                     
(none)        clkfx                       
(none)                      clkfx         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  cmt/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cmt/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  cmt/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { cmt/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  cmt/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  cmt/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  cmt/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfx
  To Clock:  clkfx

Setup :            0  Failing Endpoints,  Worst Slack       26.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.716ns  (required time - arrival time)
  Source:                 ball_dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            y_change_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        12.447ns  (logic 4.614ns (37.068%)  route 7.833ns (62.932%))
  Logic Levels:           17  (CARRY4=11 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 45.651 - 39.720 ) 
    Source Clock Delay      (SCD):    6.278ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.718     6.278    clkfx_BUFG
    SLICE_X30Y126        FDCE                                         r  ball_dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDCE (Prop_fdce_C_Q)         0.518     6.796 r  ball_dy_reg[1]/Q
                         net (fo=12, routed)          0.975     7.771    ball_dy[1]
    SLICE_X24Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.445 r  ball_y_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.445    ball_y_reg[3]_i_6_n_0
    SLICE_X24Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.559 r  ball_y_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.559    ball_y_reg[7]_i_6_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.673 r  ball_y_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.673    ball_y_reg[11]_i_6_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.787 r  ball_y_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.787    ball_y_reg[15]_i_6_n_0
    SLICE_X24Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.901 r  ball_y_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.901    ball_y_reg[19]_i_6_n_0
    SLICE_X24Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  ball_y_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.015    ball_y_reg[23]_i_6_n_0
    SLICE_X24Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.349 f  ball_y_reg[27]_i_6/O[1]
                         net (fo=6, routed)           1.135    10.484    p_1_in__0[25]
    SLICE_X26Y132        LUT2 (Prop_lut2_I0_O)        0.303    10.787 r  ball_y[31]_i_30/O
                         net (fo=1, routed)           0.000    10.787    ball_y[31]_i_30_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.319 f  ball_y_reg[31]_i_9/CO[3]
                         net (fo=65, routed)          1.558    12.877    ball_y_reg[31]_i_9_n_0
    SLICE_X32Y125        LUT2 (Prop_lut2_I0_O)        0.124    13.001 f  ball_y[1]_i_11/O
                         net (fo=2, routed)           0.679    13.680    ball_y[1]_i_11_n_0
    SLICE_X32Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.804 f  ball_y[1]_i_7/O
                         net (fo=1, routed)           0.465    14.270    ball_y[1]_i_7_n_0
    SLICE_X32Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.394 r  ball_y[1]_i_1/O
                         net (fo=6, routed)           1.390    15.783    ball_y__0[1]
    SLICE_X17Y128        LUT6 (Prop_lut6_I3_O)        0.124    15.907 r  y_change[31]_i_18/O
                         net (fo=1, routed)           0.000    15.907    y_change[31]_i_18_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.439 r  y_change_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.439    y_change_reg[31]_i_7_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  y_change_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.553    y_change_reg[31]_i_3_n_0
    SLICE_X17Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.781 r  y_change_reg[31]_i_2/CO[2]
                         net (fo=2, routed)           0.817    17.598    y_change_reg[31]_i_2_n_1
    SLICE_X21Y129        LUT3 (Prop_lut3_I0_O)        0.313    17.911 r  y_change[31]_i_1/O
                         net (fo=63, routed)          0.814    18.725    y_change0
    SLICE_X19Y128        FDRE                                         r  y_change_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.602    45.651    clkfx_BUFG
    SLICE_X19Y128        FDRE                                         r  y_change_reg[4]/C
                         clock pessimism              0.318    45.969    
                         clock uncertainty           -0.323    45.646    
    SLICE_X19Y128        FDRE (Setup_fdre_C_CE)      -0.205    45.441    y_change_reg[4]
  -------------------------------------------------------------------
                         required time                         45.441    
                         arrival time                         -18.725    
  -------------------------------------------------------------------
                         slack                                 26.716    

Slack (MET) :             26.716ns  (required time - arrival time)
  Source:                 ball_dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            y_change_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        12.447ns  (logic 4.614ns (37.068%)  route 7.833ns (62.932%))
  Logic Levels:           17  (CARRY4=11 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 45.651 - 39.720 ) 
    Source Clock Delay      (SCD):    6.278ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.718     6.278    clkfx_BUFG
    SLICE_X30Y126        FDCE                                         r  ball_dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDCE (Prop_fdce_C_Q)         0.518     6.796 r  ball_dy_reg[1]/Q
                         net (fo=12, routed)          0.975     7.771    ball_dy[1]
    SLICE_X24Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.445 r  ball_y_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.445    ball_y_reg[3]_i_6_n_0
    SLICE_X24Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.559 r  ball_y_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.559    ball_y_reg[7]_i_6_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.673 r  ball_y_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.673    ball_y_reg[11]_i_6_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.787 r  ball_y_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.787    ball_y_reg[15]_i_6_n_0
    SLICE_X24Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.901 r  ball_y_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.901    ball_y_reg[19]_i_6_n_0
    SLICE_X24Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  ball_y_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.015    ball_y_reg[23]_i_6_n_0
    SLICE_X24Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.349 f  ball_y_reg[27]_i_6/O[1]
                         net (fo=6, routed)           1.135    10.484    p_1_in__0[25]
    SLICE_X26Y132        LUT2 (Prop_lut2_I0_O)        0.303    10.787 r  ball_y[31]_i_30/O
                         net (fo=1, routed)           0.000    10.787    ball_y[31]_i_30_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.319 f  ball_y_reg[31]_i_9/CO[3]
                         net (fo=65, routed)          1.558    12.877    ball_y_reg[31]_i_9_n_0
    SLICE_X32Y125        LUT2 (Prop_lut2_I0_O)        0.124    13.001 f  ball_y[1]_i_11/O
                         net (fo=2, routed)           0.679    13.680    ball_y[1]_i_11_n_0
    SLICE_X32Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.804 f  ball_y[1]_i_7/O
                         net (fo=1, routed)           0.465    14.270    ball_y[1]_i_7_n_0
    SLICE_X32Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.394 r  ball_y[1]_i_1/O
                         net (fo=6, routed)           1.390    15.783    ball_y__0[1]
    SLICE_X17Y128        LUT6 (Prop_lut6_I3_O)        0.124    15.907 r  y_change[31]_i_18/O
                         net (fo=1, routed)           0.000    15.907    y_change[31]_i_18_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.439 r  y_change_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.439    y_change_reg[31]_i_7_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  y_change_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.553    y_change_reg[31]_i_3_n_0
    SLICE_X17Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.781 r  y_change_reg[31]_i_2/CO[2]
                         net (fo=2, routed)           0.817    17.598    y_change_reg[31]_i_2_n_1
    SLICE_X21Y129        LUT3 (Prop_lut3_I0_O)        0.313    17.911 r  y_change[31]_i_1/O
                         net (fo=63, routed)          0.814    18.725    y_change0
    SLICE_X19Y128        FDRE                                         r  y_change_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.602    45.651    clkfx_BUFG
    SLICE_X19Y128        FDRE                                         r  y_change_reg[6]/C
                         clock pessimism              0.318    45.969    
                         clock uncertainty           -0.323    45.646    
    SLICE_X19Y128        FDRE (Setup_fdre_C_CE)      -0.205    45.441    y_change_reg[6]
  -------------------------------------------------------------------
                         required time                         45.441    
                         arrival time                         -18.725    
  -------------------------------------------------------------------
                         slack                                 26.716    

Slack (MET) :             26.786ns  (required time - arrival time)
  Source:                 ball_dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            y_change_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        12.375ns  (logic 4.614ns (37.284%)  route 7.761ns (62.716%))
  Logic Levels:           17  (CARRY4=11 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.929ns = ( 45.649 - 39.720 ) 
    Source Clock Delay      (SCD):    6.278ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.718     6.278    clkfx_BUFG
    SLICE_X30Y126        FDCE                                         r  ball_dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDCE (Prop_fdce_C_Q)         0.518     6.796 r  ball_dy_reg[1]/Q
                         net (fo=12, routed)          0.975     7.771    ball_dy[1]
    SLICE_X24Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.445 r  ball_y_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.445    ball_y_reg[3]_i_6_n_0
    SLICE_X24Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.559 r  ball_y_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.559    ball_y_reg[7]_i_6_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.673 r  ball_y_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.673    ball_y_reg[11]_i_6_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.787 r  ball_y_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.787    ball_y_reg[15]_i_6_n_0
    SLICE_X24Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.901 r  ball_y_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.901    ball_y_reg[19]_i_6_n_0
    SLICE_X24Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  ball_y_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.015    ball_y_reg[23]_i_6_n_0
    SLICE_X24Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.349 f  ball_y_reg[27]_i_6/O[1]
                         net (fo=6, routed)           1.135    10.484    p_1_in__0[25]
    SLICE_X26Y132        LUT2 (Prop_lut2_I0_O)        0.303    10.787 r  ball_y[31]_i_30/O
                         net (fo=1, routed)           0.000    10.787    ball_y[31]_i_30_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.319 f  ball_y_reg[31]_i_9/CO[3]
                         net (fo=65, routed)          1.558    12.877    ball_y_reg[31]_i_9_n_0
    SLICE_X32Y125        LUT2 (Prop_lut2_I0_O)        0.124    13.001 f  ball_y[1]_i_11/O
                         net (fo=2, routed)           0.679    13.680    ball_y[1]_i_11_n_0
    SLICE_X32Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.804 f  ball_y[1]_i_7/O
                         net (fo=1, routed)           0.465    14.270    ball_y[1]_i_7_n_0
    SLICE_X32Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.394 r  ball_y[1]_i_1/O
                         net (fo=6, routed)           1.390    15.783    ball_y__0[1]
    SLICE_X17Y128        LUT6 (Prop_lut6_I3_O)        0.124    15.907 r  y_change[31]_i_18/O
                         net (fo=1, routed)           0.000    15.907    y_change[31]_i_18_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.439 r  y_change_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.439    y_change_reg[31]_i_7_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  y_change_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.553    y_change_reg[31]_i_3_n_0
    SLICE_X17Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.781 r  y_change_reg[31]_i_2/CO[2]
                         net (fo=2, routed)           0.817    17.598    y_change_reg[31]_i_2_n_1
    SLICE_X21Y129        LUT3 (Prop_lut3_I0_O)        0.313    17.911 r  y_change[31]_i_1/O
                         net (fo=63, routed)          0.742    18.653    y_change0
    SLICE_X19Y127        FDRE                                         r  y_change_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.600    45.649    clkfx_BUFG
    SLICE_X19Y127        FDRE                                         r  y_change_reg[31]/C
                         clock pessimism              0.318    45.967    
                         clock uncertainty           -0.323    45.644    
    SLICE_X19Y127        FDRE (Setup_fdre_C_CE)      -0.205    45.439    y_change_reg[31]
  -------------------------------------------------------------------
                         required time                         45.439    
                         arrival time                         -18.653    
  -------------------------------------------------------------------
                         slack                                 26.786    

Slack (MET) :             26.790ns  (required time - arrival time)
  Source:                 ball_dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            y_change_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        12.375ns  (logic 4.614ns (37.285%)  route 7.761ns (62.715%))
  Logic Levels:           17  (CARRY4=11 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.933ns = ( 45.653 - 39.720 ) 
    Source Clock Delay      (SCD):    6.278ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.718     6.278    clkfx_BUFG
    SLICE_X30Y126        FDCE                                         r  ball_dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDCE (Prop_fdce_C_Q)         0.518     6.796 r  ball_dy_reg[1]/Q
                         net (fo=12, routed)          0.975     7.771    ball_dy[1]
    SLICE_X24Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.445 r  ball_y_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.445    ball_y_reg[3]_i_6_n_0
    SLICE_X24Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.559 r  ball_y_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.559    ball_y_reg[7]_i_6_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.673 r  ball_y_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.673    ball_y_reg[11]_i_6_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.787 r  ball_y_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.787    ball_y_reg[15]_i_6_n_0
    SLICE_X24Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.901 r  ball_y_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.901    ball_y_reg[19]_i_6_n_0
    SLICE_X24Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  ball_y_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.015    ball_y_reg[23]_i_6_n_0
    SLICE_X24Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.349 f  ball_y_reg[27]_i_6/O[1]
                         net (fo=6, routed)           1.135    10.484    p_1_in__0[25]
    SLICE_X26Y132        LUT2 (Prop_lut2_I0_O)        0.303    10.787 r  ball_y[31]_i_30/O
                         net (fo=1, routed)           0.000    10.787    ball_y[31]_i_30_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.319 f  ball_y_reg[31]_i_9/CO[3]
                         net (fo=65, routed)          1.558    12.877    ball_y_reg[31]_i_9_n_0
    SLICE_X32Y125        LUT2 (Prop_lut2_I0_O)        0.124    13.001 f  ball_y[1]_i_11/O
                         net (fo=2, routed)           0.679    13.680    ball_y[1]_i_11_n_0
    SLICE_X32Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.804 f  ball_y[1]_i_7/O
                         net (fo=1, routed)           0.465    14.270    ball_y[1]_i_7_n_0
    SLICE_X32Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.394 r  ball_y[1]_i_1/O
                         net (fo=6, routed)           1.390    15.783    ball_y__0[1]
    SLICE_X17Y128        LUT6 (Prop_lut6_I3_O)        0.124    15.907 r  y_change[31]_i_18/O
                         net (fo=1, routed)           0.000    15.907    y_change[31]_i_18_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.439 r  y_change_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.439    y_change_reg[31]_i_7_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  y_change_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.553    y_change_reg[31]_i_3_n_0
    SLICE_X17Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.781 r  y_change_reg[31]_i_2/CO[2]
                         net (fo=2, routed)           0.817    17.598    y_change_reg[31]_i_2_n_1
    SLICE_X21Y129        LUT3 (Prop_lut3_I0_O)        0.313    17.911 r  y_change[31]_i_1/O
                         net (fo=63, routed)          0.742    18.653    y_change0
    SLICE_X17Y131        FDRE                                         r  y_change_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.604    45.653    clkfx_BUFG
    SLICE_X17Y131        FDRE                                         r  y_change_reg[25]/C
                         clock pessimism              0.318    45.971    
                         clock uncertainty           -0.323    45.648    
    SLICE_X17Y131        FDRE (Setup_fdre_C_CE)      -0.205    45.443    y_change_reg[25]
  -------------------------------------------------------------------
                         required time                         45.443    
                         arrival time                         -18.653    
  -------------------------------------------------------------------
                         slack                                 26.790    

Slack (MET) :             26.790ns  (required time - arrival time)
  Source:                 ball_dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            y_change_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        12.375ns  (logic 4.614ns (37.285%)  route 7.761ns (62.715%))
  Logic Levels:           17  (CARRY4=11 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.933ns = ( 45.653 - 39.720 ) 
    Source Clock Delay      (SCD):    6.278ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.718     6.278    clkfx_BUFG
    SLICE_X30Y126        FDCE                                         r  ball_dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDCE (Prop_fdce_C_Q)         0.518     6.796 r  ball_dy_reg[1]/Q
                         net (fo=12, routed)          0.975     7.771    ball_dy[1]
    SLICE_X24Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.445 r  ball_y_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.445    ball_y_reg[3]_i_6_n_0
    SLICE_X24Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.559 r  ball_y_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.559    ball_y_reg[7]_i_6_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.673 r  ball_y_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.673    ball_y_reg[11]_i_6_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.787 r  ball_y_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.787    ball_y_reg[15]_i_6_n_0
    SLICE_X24Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.901 r  ball_y_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.901    ball_y_reg[19]_i_6_n_0
    SLICE_X24Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  ball_y_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.015    ball_y_reg[23]_i_6_n_0
    SLICE_X24Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.349 f  ball_y_reg[27]_i_6/O[1]
                         net (fo=6, routed)           1.135    10.484    p_1_in__0[25]
    SLICE_X26Y132        LUT2 (Prop_lut2_I0_O)        0.303    10.787 r  ball_y[31]_i_30/O
                         net (fo=1, routed)           0.000    10.787    ball_y[31]_i_30_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.319 f  ball_y_reg[31]_i_9/CO[3]
                         net (fo=65, routed)          1.558    12.877    ball_y_reg[31]_i_9_n_0
    SLICE_X32Y125        LUT2 (Prop_lut2_I0_O)        0.124    13.001 f  ball_y[1]_i_11/O
                         net (fo=2, routed)           0.679    13.680    ball_y[1]_i_11_n_0
    SLICE_X32Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.804 f  ball_y[1]_i_7/O
                         net (fo=1, routed)           0.465    14.270    ball_y[1]_i_7_n_0
    SLICE_X32Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.394 r  ball_y[1]_i_1/O
                         net (fo=6, routed)           1.390    15.783    ball_y__0[1]
    SLICE_X17Y128        LUT6 (Prop_lut6_I3_O)        0.124    15.907 r  y_change[31]_i_18/O
                         net (fo=1, routed)           0.000    15.907    y_change[31]_i_18_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.439 r  y_change_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.439    y_change_reg[31]_i_7_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  y_change_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.553    y_change_reg[31]_i_3_n_0
    SLICE_X17Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.781 r  y_change_reg[31]_i_2/CO[2]
                         net (fo=2, routed)           0.817    17.598    y_change_reg[31]_i_2_n_1
    SLICE_X21Y129        LUT3 (Prop_lut3_I0_O)        0.313    17.911 r  y_change[31]_i_1/O
                         net (fo=63, routed)          0.742    18.653    y_change0
    SLICE_X17Y131        FDRE                                         r  y_change_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.604    45.653    clkfx_BUFG
    SLICE_X17Y131        FDRE                                         r  y_change_reg[26]/C
                         clock pessimism              0.318    45.971    
                         clock uncertainty           -0.323    45.648    
    SLICE_X17Y131        FDRE (Setup_fdre_C_CE)      -0.205    45.443    y_change_reg[26]
  -------------------------------------------------------------------
                         required time                         45.443    
                         arrival time                         -18.653    
  -------------------------------------------------------------------
                         slack                                 26.790    

Slack (MET) :             26.790ns  (required time - arrival time)
  Source:                 ball_dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            y_change_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        12.375ns  (logic 4.614ns (37.285%)  route 7.761ns (62.715%))
  Logic Levels:           17  (CARRY4=11 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.933ns = ( 45.653 - 39.720 ) 
    Source Clock Delay      (SCD):    6.278ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.718     6.278    clkfx_BUFG
    SLICE_X30Y126        FDCE                                         r  ball_dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDCE (Prop_fdce_C_Q)         0.518     6.796 r  ball_dy_reg[1]/Q
                         net (fo=12, routed)          0.975     7.771    ball_dy[1]
    SLICE_X24Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.445 r  ball_y_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.445    ball_y_reg[3]_i_6_n_0
    SLICE_X24Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.559 r  ball_y_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.559    ball_y_reg[7]_i_6_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.673 r  ball_y_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.673    ball_y_reg[11]_i_6_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.787 r  ball_y_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.787    ball_y_reg[15]_i_6_n_0
    SLICE_X24Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.901 r  ball_y_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.901    ball_y_reg[19]_i_6_n_0
    SLICE_X24Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  ball_y_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.015    ball_y_reg[23]_i_6_n_0
    SLICE_X24Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.349 f  ball_y_reg[27]_i_6/O[1]
                         net (fo=6, routed)           1.135    10.484    p_1_in__0[25]
    SLICE_X26Y132        LUT2 (Prop_lut2_I0_O)        0.303    10.787 r  ball_y[31]_i_30/O
                         net (fo=1, routed)           0.000    10.787    ball_y[31]_i_30_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.319 f  ball_y_reg[31]_i_9/CO[3]
                         net (fo=65, routed)          1.558    12.877    ball_y_reg[31]_i_9_n_0
    SLICE_X32Y125        LUT2 (Prop_lut2_I0_O)        0.124    13.001 f  ball_y[1]_i_11/O
                         net (fo=2, routed)           0.679    13.680    ball_y[1]_i_11_n_0
    SLICE_X32Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.804 f  ball_y[1]_i_7/O
                         net (fo=1, routed)           0.465    14.270    ball_y[1]_i_7_n_0
    SLICE_X32Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.394 r  ball_y[1]_i_1/O
                         net (fo=6, routed)           1.390    15.783    ball_y__0[1]
    SLICE_X17Y128        LUT6 (Prop_lut6_I3_O)        0.124    15.907 r  y_change[31]_i_18/O
                         net (fo=1, routed)           0.000    15.907    y_change[31]_i_18_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.439 r  y_change_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.439    y_change_reg[31]_i_7_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  y_change_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.553    y_change_reg[31]_i_3_n_0
    SLICE_X17Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.781 r  y_change_reg[31]_i_2/CO[2]
                         net (fo=2, routed)           0.817    17.598    y_change_reg[31]_i_2_n_1
    SLICE_X21Y129        LUT3 (Prop_lut3_I0_O)        0.313    17.911 r  y_change[31]_i_1/O
                         net (fo=63, routed)          0.742    18.653    y_change0
    SLICE_X17Y131        FDRE                                         r  y_change_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.604    45.653    clkfx_BUFG
    SLICE_X17Y131        FDRE                                         r  y_change_reg[28]/C
                         clock pessimism              0.318    45.971    
                         clock uncertainty           -0.323    45.648    
    SLICE_X17Y131        FDRE (Setup_fdre_C_CE)      -0.205    45.443    y_change_reg[28]
  -------------------------------------------------------------------
                         required time                         45.443    
                         arrival time                         -18.653    
  -------------------------------------------------------------------
                         slack                                 26.790    

Slack (MET) :             26.790ns  (required time - arrival time)
  Source:                 ball_dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            y_change_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        12.375ns  (logic 4.614ns (37.285%)  route 7.761ns (62.715%))
  Logic Levels:           17  (CARRY4=11 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.933ns = ( 45.653 - 39.720 ) 
    Source Clock Delay      (SCD):    6.278ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.718     6.278    clkfx_BUFG
    SLICE_X30Y126        FDCE                                         r  ball_dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDCE (Prop_fdce_C_Q)         0.518     6.796 r  ball_dy_reg[1]/Q
                         net (fo=12, routed)          0.975     7.771    ball_dy[1]
    SLICE_X24Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.445 r  ball_y_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.445    ball_y_reg[3]_i_6_n_0
    SLICE_X24Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.559 r  ball_y_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.559    ball_y_reg[7]_i_6_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.673 r  ball_y_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.673    ball_y_reg[11]_i_6_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.787 r  ball_y_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.787    ball_y_reg[15]_i_6_n_0
    SLICE_X24Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.901 r  ball_y_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.901    ball_y_reg[19]_i_6_n_0
    SLICE_X24Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  ball_y_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.015    ball_y_reg[23]_i_6_n_0
    SLICE_X24Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.349 f  ball_y_reg[27]_i_6/O[1]
                         net (fo=6, routed)           1.135    10.484    p_1_in__0[25]
    SLICE_X26Y132        LUT2 (Prop_lut2_I0_O)        0.303    10.787 r  ball_y[31]_i_30/O
                         net (fo=1, routed)           0.000    10.787    ball_y[31]_i_30_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.319 f  ball_y_reg[31]_i_9/CO[3]
                         net (fo=65, routed)          1.558    12.877    ball_y_reg[31]_i_9_n_0
    SLICE_X32Y125        LUT2 (Prop_lut2_I0_O)        0.124    13.001 f  ball_y[1]_i_11/O
                         net (fo=2, routed)           0.679    13.680    ball_y[1]_i_11_n_0
    SLICE_X32Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.804 f  ball_y[1]_i_7/O
                         net (fo=1, routed)           0.465    14.270    ball_y[1]_i_7_n_0
    SLICE_X32Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.394 r  ball_y[1]_i_1/O
                         net (fo=6, routed)           1.390    15.783    ball_y__0[1]
    SLICE_X17Y128        LUT6 (Prop_lut6_I3_O)        0.124    15.907 r  y_change[31]_i_18/O
                         net (fo=1, routed)           0.000    15.907    y_change[31]_i_18_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.439 r  y_change_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.439    y_change_reg[31]_i_7_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  y_change_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.553    y_change_reg[31]_i_3_n_0
    SLICE_X17Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.781 r  y_change_reg[31]_i_2/CO[2]
                         net (fo=2, routed)           0.817    17.598    y_change_reg[31]_i_2_n_1
    SLICE_X21Y129        LUT3 (Prop_lut3_I0_O)        0.313    17.911 r  y_change[31]_i_1/O
                         net (fo=63, routed)          0.742    18.653    y_change0
    SLICE_X17Y131        FDRE                                         r  y_change_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.604    45.653    clkfx_BUFG
    SLICE_X17Y131        FDRE                                         r  y_change_reg[30]/C
                         clock pessimism              0.318    45.971    
                         clock uncertainty           -0.323    45.648    
    SLICE_X17Y131        FDRE (Setup_fdre_C_CE)      -0.205    45.443    y_change_reg[30]
  -------------------------------------------------------------------
                         required time                         45.443    
                         arrival time                         -18.653    
  -------------------------------------------------------------------
                         slack                                 26.790    

Slack (MET) :             26.793ns  (required time - arrival time)
  Source:                 ball_dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            y_change_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        12.371ns  (logic 4.614ns (37.298%)  route 7.757ns (62.702%))
  Logic Levels:           17  (CARRY4=11 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 45.651 - 39.720 ) 
    Source Clock Delay      (SCD):    6.278ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.718     6.278    clkfx_BUFG
    SLICE_X30Y126        FDCE                                         r  ball_dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDCE (Prop_fdce_C_Q)         0.518     6.796 r  ball_dy_reg[1]/Q
                         net (fo=12, routed)          0.975     7.771    ball_dy[1]
    SLICE_X24Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.445 r  ball_y_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.445    ball_y_reg[3]_i_6_n_0
    SLICE_X24Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.559 r  ball_y_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.559    ball_y_reg[7]_i_6_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.673 r  ball_y_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.673    ball_y_reg[11]_i_6_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.787 r  ball_y_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.787    ball_y_reg[15]_i_6_n_0
    SLICE_X24Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.901 r  ball_y_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.901    ball_y_reg[19]_i_6_n_0
    SLICE_X24Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  ball_y_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.015    ball_y_reg[23]_i_6_n_0
    SLICE_X24Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.349 f  ball_y_reg[27]_i_6/O[1]
                         net (fo=6, routed)           1.135    10.484    p_1_in__0[25]
    SLICE_X26Y132        LUT2 (Prop_lut2_I0_O)        0.303    10.787 r  ball_y[31]_i_30/O
                         net (fo=1, routed)           0.000    10.787    ball_y[31]_i_30_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.319 f  ball_y_reg[31]_i_9/CO[3]
                         net (fo=65, routed)          1.558    12.877    ball_y_reg[31]_i_9_n_0
    SLICE_X32Y125        LUT2 (Prop_lut2_I0_O)        0.124    13.001 f  ball_y[1]_i_11/O
                         net (fo=2, routed)           0.679    13.680    ball_y[1]_i_11_n_0
    SLICE_X32Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.804 f  ball_y[1]_i_7/O
                         net (fo=1, routed)           0.465    14.270    ball_y[1]_i_7_n_0
    SLICE_X32Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.394 r  ball_y[1]_i_1/O
                         net (fo=6, routed)           1.390    15.783    ball_y__0[1]
    SLICE_X17Y128        LUT6 (Prop_lut6_I3_O)        0.124    15.907 r  y_change[31]_i_18/O
                         net (fo=1, routed)           0.000    15.907    y_change[31]_i_18_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.439 r  y_change_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.439    y_change_reg[31]_i_7_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  y_change_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.553    y_change_reg[31]_i_3_n_0
    SLICE_X17Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.781 r  y_change_reg[31]_i_2/CO[2]
                         net (fo=2, routed)           0.817    17.598    y_change_reg[31]_i_2_n_1
    SLICE_X21Y129        LUT3 (Prop_lut3_I0_O)        0.313    17.911 r  y_change[31]_i_1/O
                         net (fo=63, routed)          0.737    18.649    y_change0
    SLICE_X16Y128        FDRE                                         r  y_change_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.602    45.651    clkfx_BUFG
    SLICE_X16Y128        FDRE                                         r  y_change_reg[1]/C
                         clock pessimism              0.318    45.969    
                         clock uncertainty           -0.323    45.646    
    SLICE_X16Y128        FDRE (Setup_fdre_C_CE)      -0.205    45.441    y_change_reg[1]
  -------------------------------------------------------------------
                         required time                         45.441    
                         arrival time                         -18.649    
  -------------------------------------------------------------------
                         slack                                 26.793    

Slack (MET) :             26.793ns  (required time - arrival time)
  Source:                 ball_dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            y_change_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        12.371ns  (logic 4.614ns (37.298%)  route 7.757ns (62.702%))
  Logic Levels:           17  (CARRY4=11 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 45.651 - 39.720 ) 
    Source Clock Delay      (SCD):    6.278ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.718     6.278    clkfx_BUFG
    SLICE_X30Y126        FDCE                                         r  ball_dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDCE (Prop_fdce_C_Q)         0.518     6.796 r  ball_dy_reg[1]/Q
                         net (fo=12, routed)          0.975     7.771    ball_dy[1]
    SLICE_X24Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.445 r  ball_y_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.445    ball_y_reg[3]_i_6_n_0
    SLICE_X24Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.559 r  ball_y_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.559    ball_y_reg[7]_i_6_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.673 r  ball_y_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.673    ball_y_reg[11]_i_6_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.787 r  ball_y_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.787    ball_y_reg[15]_i_6_n_0
    SLICE_X24Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.901 r  ball_y_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.901    ball_y_reg[19]_i_6_n_0
    SLICE_X24Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  ball_y_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.015    ball_y_reg[23]_i_6_n_0
    SLICE_X24Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.349 f  ball_y_reg[27]_i_6/O[1]
                         net (fo=6, routed)           1.135    10.484    p_1_in__0[25]
    SLICE_X26Y132        LUT2 (Prop_lut2_I0_O)        0.303    10.787 r  ball_y[31]_i_30/O
                         net (fo=1, routed)           0.000    10.787    ball_y[31]_i_30_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.319 f  ball_y_reg[31]_i_9/CO[3]
                         net (fo=65, routed)          1.558    12.877    ball_y_reg[31]_i_9_n_0
    SLICE_X32Y125        LUT2 (Prop_lut2_I0_O)        0.124    13.001 f  ball_y[1]_i_11/O
                         net (fo=2, routed)           0.679    13.680    ball_y[1]_i_11_n_0
    SLICE_X32Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.804 f  ball_y[1]_i_7/O
                         net (fo=1, routed)           0.465    14.270    ball_y[1]_i_7_n_0
    SLICE_X32Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.394 r  ball_y[1]_i_1/O
                         net (fo=6, routed)           1.390    15.783    ball_y__0[1]
    SLICE_X17Y128        LUT6 (Prop_lut6_I3_O)        0.124    15.907 r  y_change[31]_i_18/O
                         net (fo=1, routed)           0.000    15.907    y_change[31]_i_18_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.439 r  y_change_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.439    y_change_reg[31]_i_7_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  y_change_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.553    y_change_reg[31]_i_3_n_0
    SLICE_X17Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.781 r  y_change_reg[31]_i_2/CO[2]
                         net (fo=2, routed)           0.817    17.598    y_change_reg[31]_i_2_n_1
    SLICE_X21Y129        LUT3 (Prop_lut3_I0_O)        0.313    17.911 r  y_change[31]_i_1/O
                         net (fo=63, routed)          0.737    18.649    y_change0
    SLICE_X16Y128        FDRE                                         r  y_change_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.602    45.651    clkfx_BUFG
    SLICE_X16Y128        FDRE                                         r  y_change_reg[3]/C
                         clock pessimism              0.318    45.969    
                         clock uncertainty           -0.323    45.646    
    SLICE_X16Y128        FDRE (Setup_fdre_C_CE)      -0.205    45.441    y_change_reg[3]
  -------------------------------------------------------------------
                         required time                         45.441    
                         arrival time                         -18.649    
  -------------------------------------------------------------------
                         slack                                 26.793    

Slack (MET) :             26.793ns  (required time - arrival time)
  Source:                 ball_dy_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            y_change_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.720ns  (clkfx rise@39.720ns - clkfx rise@0.000ns)
  Data Path Delay:        12.371ns  (logic 4.614ns (37.298%)  route 7.757ns (62.702%))
  Logic Levels:           17  (CARRY4=11 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 45.651 - 39.720 ) 
    Source Clock Delay      (SCD):    6.278ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.323ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.718     6.278    clkfx_BUFG
    SLICE_X30Y126        FDCE                                         r  ball_dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDCE (Prop_fdce_C_Q)         0.518     6.796 r  ball_dy_reg[1]/Q
                         net (fo=12, routed)          0.975     7.771    ball_dy[1]
    SLICE_X24Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.445 r  ball_y_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.445    ball_y_reg[3]_i_6_n_0
    SLICE_X24Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.559 r  ball_y_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.559    ball_y_reg[7]_i_6_n_0
    SLICE_X24Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.673 r  ball_y_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.673    ball_y_reg[11]_i_6_n_0
    SLICE_X24Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.787 r  ball_y_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.787    ball_y_reg[15]_i_6_n_0
    SLICE_X24Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.901 r  ball_y_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.901    ball_y_reg[19]_i_6_n_0
    SLICE_X24Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.015 r  ball_y_reg[23]_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.015    ball_y_reg[23]_i_6_n_0
    SLICE_X24Y135        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.349 f  ball_y_reg[27]_i_6/O[1]
                         net (fo=6, routed)           1.135    10.484    p_1_in__0[25]
    SLICE_X26Y132        LUT2 (Prop_lut2_I0_O)        0.303    10.787 r  ball_y[31]_i_30/O
                         net (fo=1, routed)           0.000    10.787    ball_y[31]_i_30_n_0
    SLICE_X26Y132        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.319 f  ball_y_reg[31]_i_9/CO[3]
                         net (fo=65, routed)          1.558    12.877    ball_y_reg[31]_i_9_n_0
    SLICE_X32Y125        LUT2 (Prop_lut2_I0_O)        0.124    13.001 f  ball_y[1]_i_11/O
                         net (fo=2, routed)           0.679    13.680    ball_y[1]_i_11_n_0
    SLICE_X32Y125        LUT6 (Prop_lut6_I0_O)        0.124    13.804 f  ball_y[1]_i_7/O
                         net (fo=1, routed)           0.465    14.270    ball_y[1]_i_7_n_0
    SLICE_X32Y126        LUT6 (Prop_lut6_I5_O)        0.124    14.394 r  ball_y[1]_i_1/O
                         net (fo=6, routed)           1.390    15.783    ball_y__0[1]
    SLICE_X17Y128        LUT6 (Prop_lut6_I3_O)        0.124    15.907 r  y_change[31]_i_18/O
                         net (fo=1, routed)           0.000    15.907    y_change[31]_i_18_n_0
    SLICE_X17Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.439 r  y_change_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000    16.439    y_change_reg[31]_i_7_n_0
    SLICE_X17Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.553 r  y_change_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    16.553    y_change_reg[31]_i_3_n_0
    SLICE_X17Y130        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.781 r  y_change_reg[31]_i_2/CO[2]
                         net (fo=2, routed)           0.817    17.598    y_change_reg[31]_i_2_n_1
    SLICE_X21Y129        LUT3 (Prop_lut3_I0_O)        0.313    17.911 r  y_change[31]_i_1/O
                         net (fo=63, routed)          0.737    18.649    y_change0
    SLICE_X16Y128        FDRE                                         r  y_change_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)     39.720    39.720 r  
    L17                                               0.000    39.720 r  clk (IN)
                         net (fo=0)                   0.000    39.720    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    41.125 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.287    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.370 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587    43.957    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    44.048 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.602    45.651    clkfx_BUFG
    SLICE_X16Y128        FDRE                                         r  y_change_reg[8]/C
                         clock pessimism              0.318    45.969    
                         clock uncertainty           -0.323    45.646    
    SLICE_X16Y128        FDRE (Setup_fdre_C_CE)      -0.205    45.441    y_change_reg[8]
  -------------------------------------------------------------------
                         required time                         45.441    
                         arrival time                         -18.649    
  -------------------------------------------------------------------
                         slack                                 26.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 pad2_bot_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pad2_bot_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.641     1.890    clkfx_BUFG
    SLICE_X35Y107        FDPE                                         r  pad2_bot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDPE (Prop_fdpe_C_Q)         0.141     2.031 r  pad2_bot_reg[0]/Q
                         net (fo=8, routed)           0.144     2.175    up2debounce/pad2_bot_reg[4][0]
    SLICE_X34Y107        LUT3 (Prop_lut3_I0_O)        0.045     2.220 r  up2debounce/pad2_bot[1]_i_1/O
                         net (fo=1, routed)           0.000     2.220    up2debounce_n_4
    SLICE_X34Y107        FDCE                                         r  pad2_bot_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.915     2.443    clkfx_BUFG
    SLICE_X34Y107        FDCE                                         r  pad2_bot_reg[1]/C
                         clock pessimism             -0.539     1.903    
    SLICE_X34Y107        FDCE (Hold_fdce_C_D)         0.120     2.023    pad2_bot_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 pad2_bot_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pad2_bot_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.890ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.641     1.890    clkfx_BUFG
    SLICE_X35Y107        FDPE                                         r  pad2_bot_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDPE (Prop_fdpe_C_Q)         0.141     2.031 r  pad2_bot_reg[0]/Q
                         net (fo=8, routed)           0.148     2.179    up2debounce/pad2_bot_reg[4][0]
    SLICE_X34Y107        LUT6 (Prop_lut6_I4_O)        0.045     2.224 r  up2debounce/pad2_bot[4]_i_1/O
                         net (fo=1, routed)           0.000     2.224    up2debounce_n_1
    SLICE_X34Y107        FDPE                                         r  pad2_bot_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.915     2.443    clkfx_BUFG
    SLICE_X34Y107        FDPE                                         r  pad2_bot_reg[4]/C
                         clock pessimism             -0.539     1.903    
    SLICE_X34Y107        FDPE (Hold_fdpe_C_D)         0.121     2.024    pad2_bot_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.428%)  route 0.122ns (39.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.644     1.893    clkfx_BUFG
    SLICE_X20Y109        FDRE                                         r  vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.141     2.034 r  vcount_reg[6]/Q
                         net (fo=163, routed)         0.122     2.156    vcount_reg[6]
    SLICE_X21Y109        LUT6 (Prop_lut6_I4_O)        0.045     2.201 r  vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     2.201    plusOp__0[9]
    SLICE_X21Y109        FDRE                                         r  vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.918     2.446    clkfx_BUFG
    SLICE_X21Y109        FDRE                                         r  vcount_reg[9]/C
                         clock pessimism             -0.539     1.906    
    SLICE_X21Y109        FDRE (Hold_fdre_C_D)         0.092     1.998    vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pong_bg_reg[13,16][1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[13,16][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.639     1.888    clkfx_BUFG
    SLICE_X11Y118        FDRE                                         r  pong_bg_reg[13,16][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y118        FDRE (Prop_fdre_C_Q)         0.141     2.029 r  pong_bg_reg[13,16][1]/Q
                         net (fo=2, routed)           0.114     2.143    pong_bg_reg[13,16][1]
    SLICE_X11Y118        LUT5 (Prop_lut5_I4_O)        0.045     2.188 r  pong_bg[13,16][1]_i_1/O
                         net (fo=1, routed)           0.000     2.188    pong_bg[13,16][1]_i_1_n_0
    SLICE_X11Y118        FDRE                                         r  pong_bg_reg[13,16][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.912     2.440    clkfx_BUFG
    SLICE_X11Y118        FDRE                                         r  pong_bg_reg[13,16][1]/C
                         clock pessimism             -0.551     1.888    
    SLICE_X11Y118        FDRE (Hold_fdre_C_D)         0.091     1.979    pong_bg_reg[13,16][1]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 pong_bg_reg[13,23][1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[13,23][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.642     1.891    clkfx_BUFG
    SLICE_X11Y115        FDRE                                         r  pong_bg_reg[13,23][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y115        FDRE (Prop_fdre_C_Q)         0.141     2.032 r  pong_bg_reg[13,23][1]/Q
                         net (fo=2, routed)           0.114     2.146    pong_bg_reg[13,23][1]
    SLICE_X11Y115        LUT5 (Prop_lut5_I4_O)        0.045     2.191 r  pong_bg[13,23][1]_i_1/O
                         net (fo=1, routed)           0.000     2.191    pong_bg[13,23][1]_i_1_n_0
    SLICE_X11Y115        FDRE                                         r  pong_bg_reg[13,23][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.915     2.443    clkfx_BUFG
    SLICE_X11Y115        FDRE                                         r  pong_bg_reg[13,23][1]/C
                         clock pessimism             -0.551     1.891    
    SLICE_X11Y115        FDRE (Hold_fdre_C_D)         0.091     1.982    pong_bg_reg[13,23][1]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pong_bg_reg[7,4][1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[7,4][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.378%)  route 0.117ns (38.622%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.633     1.882    clkfx_BUFG
    SLICE_X17Y125        FDRE                                         r  pong_bg_reg[7,4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_fdre_C_Q)         0.141     2.023 r  pong_bg_reg[7,4][1]/Q
                         net (fo=2, routed)           0.117     2.140    pong_bg_reg[7,4][1]
    SLICE_X17Y125        LUT5 (Prop_lut5_I4_O)        0.045     2.185 r  pong_bg[7,4][1]_i_1/O
                         net (fo=1, routed)           0.000     2.185    pong_bg[7,4][1]_i_1_n_0
    SLICE_X17Y125        FDRE                                         r  pong_bg_reg[7,4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.903     2.431    clkfx_BUFG
    SLICE_X17Y125        FDRE                                         r  pong_bg_reg[7,4][1]/C
                         clock pessimism             -0.548     1.882    
    SLICE_X17Y125        FDRE (Hold_fdre_C_D)         0.092     1.974    pong_bg_reg[7,4][1]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pong_bg_reg[9,39][1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[9,39][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.639     1.888    clkfx_BUFG
    SLICE_X29Y113        FDRE                                         r  pong_bg_reg[9,39][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y113        FDRE (Prop_fdre_C_Q)         0.141     2.029 r  pong_bg_reg[9,39][1]/Q
                         net (fo=2, routed)           0.117     2.146    pong_bg_reg[9,39][1]
    SLICE_X29Y113        LUT6 (Prop_lut6_I5_O)        0.045     2.191 r  pong_bg[9,39][1]_i_1/O
                         net (fo=1, routed)           0.000     2.191    pong_bg[9,39][1]_i_1_n_0
    SLICE_X29Y113        FDRE                                         r  pong_bg_reg[9,39][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.912     2.440    clkfx_BUFG
    SLICE_X29Y113        FDRE                                         r  pong_bg_reg[9,39][1]/C
                         clock pessimism             -0.551     1.888    
    SLICE_X29Y113        FDRE (Hold_fdre_C_D)         0.092     1.980    pong_bg_reg[9,39][1]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.191    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pong_bg_reg[18,3][1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[18,3][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.448ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.646     1.895    clkfx_BUFG
    SLICE_X13Y105        FDRE                                         r  pong_bg_reg[18,3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y105        FDRE (Prop_fdre_C_Q)         0.141     2.036 r  pong_bg_reg[18,3][1]/Q
                         net (fo=2, routed)           0.117     2.153    pong_bg_reg[18,3][1]
    SLICE_X13Y105        LUT5 (Prop_lut5_I4_O)        0.045     2.198 r  pong_bg[18,3][1]_i_1/O
                         net (fo=1, routed)           0.000     2.198    pong_bg[18,3][1]_i_1_n_0
    SLICE_X13Y105        FDRE                                         r  pong_bg_reg[18,3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.920     2.448    clkfx_BUFG
    SLICE_X13Y105        FDRE                                         r  pong_bg_reg[18,3][1]/C
                         clock pessimism             -0.552     1.895    
    SLICE_X13Y105        FDRE (Hold_fdre_C_D)         0.092     1.987    pong_bg_reg[18,3][1]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pong_bg_reg[20,38][1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[20,38][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.633     1.882    clkfx_BUFG
    SLICE_X31Y122        FDRE                                         r  pong_bg_reg[20,38][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y122        FDRE (Prop_fdre_C_Q)         0.141     2.023 r  pong_bg_reg[20,38][1]/Q
                         net (fo=2, routed)           0.117     2.140    pong_bg_reg[20,38][1]
    SLICE_X31Y122        LUT6 (Prop_lut6_I5_O)        0.045     2.185 r  pong_bg[20,38][1]_i_1/O
                         net (fo=1, routed)           0.000     2.185    pong_bg[20,38][1]_i_1_n_0
    SLICE_X31Y122        FDRE                                         r  pong_bg_reg[20,38][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.903     2.431    clkfx_BUFG
    SLICE_X31Y122        FDRE                                         r  pong_bg_reg[20,38][1]/C
                         clock pessimism             -0.548     1.882    
    SLICE_X31Y122        FDRE (Hold_fdre_C_D)         0.092     1.974    pong_bg_reg[20,38][1]
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 pong_bg_reg[8,11][1]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            pong_bg_reg[8,11][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             clkfx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfx rise@0.000ns - clkfx rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.887ns
    Clock Pessimism Removal (CPR):    0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.638     1.887    clkfx_BUFG
    SLICE_X15Y119        FDRE                                         r  pong_bg_reg[8,11][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_fdre_C_Q)         0.141     2.028 r  pong_bg_reg[8,11][1]/Q
                         net (fo=2, routed)           0.117     2.145    pong_bg_reg[8,11][1]
    SLICE_X15Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.190 r  pong_bg[8,11][1]_i_1/O
                         net (fo=1, routed)           0.000     2.190    pong_bg[8,11][1]_i_1_n_0
    SLICE_X15Y119        FDRE                                         r  pong_bg_reg[8,11][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.910     2.438    clkfx_BUFG
    SLICE_X15Y119        FDRE                                         r  pong_bg_reg[8,11][1]/C
                         clock pessimism             -0.550     1.887    
    SLICE_X15Y119        FDRE (Hold_fdre_C_D)         0.092     1.979    pong_bg_reg[8,11][1]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfx
Waveform(ns):       { 0.000 19.860 }
Period(ns):         39.720
Sources:            { cmt/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.720      37.565     BUFGCTRL_X0Y0    clkfx_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.720      38.471     MMCME2_ADV_X0Y0  cmt/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         39.720      38.720     SLICE_X33Y116    FSM_onehot_game_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X33Y116    FSM_onehot_game_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X35Y116    FSM_onehot_game_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X35Y116    FSM_onehot_game_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X35Y116    FSM_onehot_game_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X34Y116    FSM_onehot_game_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X34Y116    FSM_onehot_game_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.720      38.720     SLICE_X34Y116    FSM_onehot_game_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.720      173.640    MMCME2_ADV_X0Y0  cmt/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         19.860      19.360     SLICE_X33Y116    FSM_onehot_game_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         19.860      19.360     SLICE_X33Y116    FSM_onehot_game_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X33Y116    FSM_onehot_game_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X33Y116    FSM_onehot_game_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X35Y116    FSM_onehot_game_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X35Y116    FSM_onehot_game_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X35Y116    FSM_onehot_game_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X35Y116    FSM_onehot_game_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X35Y116    FSM_onehot_game_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X35Y116    FSM_onehot_game_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         19.860      19.360     SLICE_X33Y116    FSM_onehot_game_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         19.860      19.360     SLICE_X33Y116    FSM_onehot_game_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X33Y116    FSM_onehot_game_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X33Y116    FSM_onehot_game_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X35Y116    FSM_onehot_game_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X35Y116    FSM_onehot_game_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X35Y116    FSM_onehot_game_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X35Y116    FSM_onehot_game_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X35Y116    FSM_onehot_game_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         19.860      19.360     SLICE_X35Y116    FSM_onehot_game_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLKFBIN
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cmt/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            cmt/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.991%))
  Logic Levels:           0  
  Clock Uncertainty:      0.801ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.403ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN fall edge)   41.665    41.665 f  
    L17                                               0.000    41.665 f  clk (IN)
                         net (fo=0)                   0.000    41.665    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.141 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    44.374    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    44.462 f  cmt/CLKFBOUT
                         net (fo=1, routed)           0.014    44.476    CLKFBIN
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  cmt/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cmt/CLKFBOUT
                            (clock source 'CLKFBIN'  {rise@0.000ns fall@41.665ns period=83.330ns})
  Destination:            cmt/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.801ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.403ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKFBIN rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.734 r  cmt/CLKFBOUT
                         net (fo=1, routed)           0.005     0.739    CLKFBIN
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  cmt/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfx
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.952ns  (logic 4.898ns (24.551%)  route 15.053ns (75.449%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.737     6.297    clkfx_BUFG
    SLICE_X20Y109        FDRE                                         r  vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456     6.753 r  vcount_reg[6]/Q
                         net (fo=163, routed)         5.916    12.669    vcount_reg[6]
    SLICE_X25Y123        MUXF7 (Prop_muxf7_S_O)       0.276    12.945 r  red_OBUF[1]_inst_i_200/O
                         net (fo=1, routed)           0.398    13.343    red_OBUF[1]_inst_i_200_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I5_O)        0.299    13.642 r  red_OBUF[1]_inst_i_52/O
                         net (fo=1, routed)           1.116    14.758    red_OBUF[1]_inst_i_52_n_0
    SLICE_X26Y120        LUT6 (Prop_lut6_I1_O)        0.124    14.882 r  red_OBUF[1]_inst_i_14/O
                         net (fo=1, routed)           1.340    16.222    red_OBUF[1]_inst_i_14_n_0
    SLICE_X18Y111        LUT5 (Prop_lut5_I4_O)        0.124    16.346 f  red_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.841    17.186    red_OBUF[1]_inst_i_4_n_0
    SLICE_X16Y111        LUT5 (Prop_lut5_I4_O)        0.124    17.310 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           5.443    22.753    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    26.249 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    26.249    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.637ns  (logic 4.927ns (25.090%)  route 14.710ns (74.910%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.737     6.297    clkfx_BUFG
    SLICE_X20Y109        FDRE                                         r  vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456     6.753 r  vcount_reg[6]/Q
                         net (fo=163, routed)         5.916    12.669    vcount_reg[6]
    SLICE_X25Y123        MUXF7 (Prop_muxf7_S_O)       0.276    12.945 r  red_OBUF[1]_inst_i_200/O
                         net (fo=1, routed)           0.398    13.343    red_OBUF[1]_inst_i_200_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I5_O)        0.299    13.642 r  red_OBUF[1]_inst_i_52/O
                         net (fo=1, routed)           1.116    14.758    red_OBUF[1]_inst_i_52_n_0
    SLICE_X26Y120        LUT6 (Prop_lut6_I1_O)        0.124    14.882 r  red_OBUF[1]_inst_i_14/O
                         net (fo=1, routed)           1.340    16.222    red_OBUF[1]_inst_i_14_n_0
    SLICE_X18Y111        LUT5 (Prop_lut5_I4_O)        0.124    16.346 f  red_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.841    17.186    red_OBUF[1]_inst_i_4_n_0
    SLICE_X16Y111        LUT5 (Prop_lut5_I4_O)        0.124    17.310 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           5.099    22.410    blue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    25.934 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.934    blue[1]
    J19                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.487ns  (logic 4.932ns (25.310%)  route 14.555ns (74.690%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.737     6.297    clkfx_BUFG
    SLICE_X20Y109        FDRE                                         r  vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456     6.753 r  vcount_reg[6]/Q
                         net (fo=163, routed)         5.916    12.669    vcount_reg[6]
    SLICE_X25Y123        MUXF7 (Prop_muxf7_S_O)       0.276    12.945 r  red_OBUF[1]_inst_i_200/O
                         net (fo=1, routed)           0.398    13.343    red_OBUF[1]_inst_i_200_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I5_O)        0.299    13.642 r  red_OBUF[1]_inst_i_52/O
                         net (fo=1, routed)           1.116    14.758    red_OBUF[1]_inst_i_52_n_0
    SLICE_X26Y120        LUT6 (Prop_lut6_I1_O)        0.124    14.882 r  red_OBUF[1]_inst_i_14/O
                         net (fo=1, routed)           1.340    16.222    red_OBUF[1]_inst_i_14_n_0
    SLICE_X18Y111        LUT5 (Prop_lut5_I4_O)        0.124    16.346 f  red_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.841    17.186    red_OBUF[1]_inst_i_4_n_0
    SLICE_X16Y111        LUT5 (Prop_lut5_I4_O)        0.124    17.310 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.944    22.255    blue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.529    25.784 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.784    red[0]
    G17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.318ns  (logic 4.922ns (25.480%)  route 14.396ns (74.520%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.737     6.297    clkfx_BUFG
    SLICE_X20Y109        FDRE                                         r  vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456     6.753 r  vcount_reg[6]/Q
                         net (fo=163, routed)         5.916    12.669    vcount_reg[6]
    SLICE_X25Y123        MUXF7 (Prop_muxf7_S_O)       0.276    12.945 r  red_OBUF[1]_inst_i_200/O
                         net (fo=1, routed)           0.398    13.343    red_OBUF[1]_inst_i_200_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I5_O)        0.299    13.642 r  red_OBUF[1]_inst_i_52/O
                         net (fo=1, routed)           1.116    14.758    red_OBUF[1]_inst_i_52_n_0
    SLICE_X26Y120        LUT6 (Prop_lut6_I1_O)        0.124    14.882 r  red_OBUF[1]_inst_i_14/O
                         net (fo=1, routed)           1.340    16.222    red_OBUF[1]_inst_i_14_n_0
    SLICE_X18Y111        LUT5 (Prop_lut5_I4_O)        0.124    16.346 f  red_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.841    17.186    red_OBUF[1]_inst_i_4_n_0
    SLICE_X16Y111        LUT5 (Prop_lut5_I4_O)        0.124    17.310 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.785    22.096    blue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    25.615 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.615    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.313ns  (logic 4.908ns (25.415%)  route 14.405ns (74.585%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.737     6.297    clkfx_BUFG
    SLICE_X20Y109        FDRE                                         r  vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456     6.753 r  vcount_reg[6]/Q
                         net (fo=163, routed)         5.916    12.669    vcount_reg[6]
    SLICE_X25Y123        MUXF7 (Prop_muxf7_S_O)       0.276    12.945 r  red_OBUF[1]_inst_i_200/O
                         net (fo=1, routed)           0.398    13.343    red_OBUF[1]_inst_i_200_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I5_O)        0.299    13.642 r  red_OBUF[1]_inst_i_52/O
                         net (fo=1, routed)           1.116    14.758    red_OBUF[1]_inst_i_52_n_0
    SLICE_X26Y120        LUT6 (Prop_lut6_I1_O)        0.124    14.882 r  red_OBUF[1]_inst_i_14/O
                         net (fo=1, routed)           1.340    16.222    red_OBUF[1]_inst_i_14_n_0
    SLICE_X18Y111        LUT5 (Prop_lut5_I4_O)        0.124    16.346 f  red_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.841    17.186    red_OBUF[1]_inst_i_4_n_0
    SLICE_X16Y111        LUT5 (Prop_lut5_I4_O)        0.124    17.310 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.794    22.105    blue_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.505    25.610 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    25.610    red[1]
    H17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.182ns  (logic 4.927ns (25.685%)  route 14.255ns (74.315%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.737     6.297    clkfx_BUFG
    SLICE_X20Y109        FDRE                                         r  vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y109        FDRE (Prop_fdre_C_Q)         0.456     6.753 r  vcount_reg[6]/Q
                         net (fo=163, routed)         5.916    12.669    vcount_reg[6]
    SLICE_X25Y123        MUXF7 (Prop_muxf7_S_O)       0.276    12.945 r  red_OBUF[1]_inst_i_200/O
                         net (fo=1, routed)           0.398    13.343    red_OBUF[1]_inst_i_200_n_0
    SLICE_X27Y123        LUT6 (Prop_lut6_I5_O)        0.299    13.642 r  red_OBUF[1]_inst_i_52/O
                         net (fo=1, routed)           1.116    14.758    red_OBUF[1]_inst_i_52_n_0
    SLICE_X26Y120        LUT6 (Prop_lut6_I1_O)        0.124    14.882 r  red_OBUF[1]_inst_i_14/O
                         net (fo=1, routed)           1.340    16.222    red_OBUF[1]_inst_i_14_n_0
    SLICE_X18Y111        LUT5 (Prop_lut5_I4_O)        0.124    16.346 f  red_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.841    17.186    red_OBUF[1]_inst_i_4_n_0
    SLICE_X16Y111        LUT5 (Prop_lut5_I4_O)        0.124    17.310 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           4.644    21.955    blue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    25.479 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    25.479    green[0]
    G19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.795ns  (logic 3.959ns (45.020%)  route 4.835ns (54.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.739     6.299    clkfx_BUFG
    SLICE_X22Y106        FDRE                                         r  vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y106        FDRE (Prop_fdre_C_Q)         0.456     6.755 r  vsync_reg/Q
                         net (fo=1, routed)           4.835    11.590    vsync_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.503    15.094 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    15.094    vsync
    L18                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.085ns  (logic 3.975ns (49.160%)  route 4.111ns (50.840%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.709    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.797 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.666     4.464    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.560 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.740     6.300    clkfx_BUFG
    SLICE_X19Y105        FDRE                                         r  hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y105        FDRE (Prop_fdre_C_Q)         0.456     6.756 r  hsync_reg/Q
                         net (fo=1, routed)           4.111    10.867    hsync_OBUF
    K18                  OBUF (Prop_obuf_I_O)         3.519    14.385 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.385    hsync
    K18                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.751ns  (logic 1.361ns (49.458%)  route 1.391ns (50.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.646     1.895    clkfx_BUFG
    SLICE_X19Y105        FDRE                                         r  hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y105        FDRE (Prop_fdre_C_Q)         0.141     2.036 r  hsync_reg/Q
                         net (fo=1, routed)           1.391     3.427    hsync_OBUF
    K18                  OBUF (Prop_obuf_I_O)         1.220     4.647 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.647    hsync
    K18                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.104ns  (logic 1.346ns (43.351%)  route 1.758ns (56.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.645     1.894    clkfx_BUFG
    SLICE_X22Y106        FDRE                                         r  vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y106        FDRE (Prop_fdre_C_Q)         0.141     2.035 r  vsync_reg/Q
                         net (fo=1, routed)           1.758     3.793    vsync_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.205     4.998 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     4.998    vsync
    L18                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.242ns  (logic 1.411ns (43.512%)  route 1.831ns (56.488%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.644     1.893    clkfx_BUFG
    SLICE_X18Y111        FDRE                                         r  hcount_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y111        FDRE (Prop_fdre_C_Q)         0.141     2.034 r  hcount_d_reg[9]/Q
                         net (fo=2, routed)           0.153     2.187    sel0[5]
    SLICE_X16Y111        LUT5 (Prop_lut5_I1_O)        0.045     2.232 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.678     3.911    blue_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     5.135 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.135    green[0]
    G19                                                               r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.287ns  (logic 1.393ns (42.368%)  route 1.894ns (57.632%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.644     1.893    clkfx_BUFG
    SLICE_X18Y111        FDRE                                         r  hcount_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y111        FDRE (Prop_fdre_C_Q)         0.141     2.034 r  hcount_d_reg[9]/Q
                         net (fo=2, routed)           0.153     2.187    sel0[5]
    SLICE_X16Y111        LUT5 (Prop_lut5_I1_O)        0.045     2.232 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.741     3.973    blue_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     5.180 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.180    red[1]
    H17                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.293ns  (logic 1.406ns (42.709%)  route 1.886ns (57.291%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.644     1.893    clkfx_BUFG
    SLICE_X18Y111        FDRE                                         r  hcount_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y111        FDRE (Prop_fdre_C_Q)         0.141     2.034 r  hcount_d_reg[9]/Q
                         net (fo=2, routed)           0.153     2.187    sel0[5]
    SLICE_X16Y111        LUT5 (Prop_lut5_I1_O)        0.045     2.232 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.733     3.966    blue_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     5.186 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.186    green[1]
    H19                                                               r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.373ns  (logic 1.416ns (41.977%)  route 1.957ns (58.023%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.644     1.893    clkfx_BUFG
    SLICE_X18Y111        FDRE                                         r  hcount_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y111        FDRE (Prop_fdre_C_Q)         0.141     2.034 r  hcount_d_reg[9]/Q
                         net (fo=2, routed)           0.153     2.187    sel0[5]
    SLICE_X16Y111        LUT5 (Prop_lut5_I1_O)        0.045     2.232 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.804     4.036    blue_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     5.266 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.266    red[0]
    G17                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.439ns  (logic 1.411ns (41.022%)  route 2.028ns (58.978%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.644     1.893    clkfx_BUFG
    SLICE_X18Y111        FDRE                                         r  hcount_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y111        FDRE (Prop_fdre_C_Q)         0.141     2.034 r  hcount_d_reg[9]/Q
                         net (fo=2, routed)           0.153     2.187    sel0[5]
    SLICE_X16Y111        LUT5 (Prop_lut5_I1_O)        0.045     2.232 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           1.875     4.108    blue_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     5.332 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.332    blue[1]
    J19                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hcount_d_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.549ns  (logic 1.383ns (38.950%)  route 2.167ns (61.050%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.684    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.489     1.223    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.249 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.644     1.893    clkfx_BUFG
    SLICE_X18Y111        FDRE                                         r  hcount_d_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y111        FDRE (Prop_fdre_C_Q)         0.141     2.034 r  hcount_d_reg[9]/Q
                         net (fo=2, routed)           0.153     2.187    sel0[5]
    SLICE_X16Y111        LUT5 (Prop_lut5_I1_O)        0.045     2.232 r  red_OBUF[1]_inst_i_1/O
                         net (fo=6, routed)           2.014     4.246    blue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     5.443 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.443    blue[0]
    N18                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkfx

Max Delay          1417 Endpoints
Min Delay          1417 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[11,27][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.026ns  (logic 1.711ns (15.518%)  route 9.315ns (84.482%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=230, routed)         6.545     8.008    reset_IBUF
    SLICE_X20Y119        LUT5 (Prop_lut5_I0_O)        0.124     8.132 r  pong_bg[11,30][1]_i_2/O
                         net (fo=28, routed)          2.770    10.902    pong_bg[11,30][1]_i_2_n_0
    SLICE_X7Y121         LUT6 (Prop_lut6_I1_O)        0.124    11.026 r  pong_bg[11,27][1]_i_1/O
                         net (fo=1, routed)           0.000    11.026    pong_bg[11,27][1]_i_1_n_0
    SLICE_X7Y121         FDRE                                         r  pong_bg_reg[11,27][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.670     5.999    clkfx_BUFG
    SLICE_X7Y121         FDRE                                         r  pong_bg_reg[11,27][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[11,25][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.666ns  (logic 1.711ns (16.041%)  route 8.955ns (83.959%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=230, routed)         6.545     8.008    reset_IBUF
    SLICE_X20Y119        LUT5 (Prop_lut5_I0_O)        0.124     8.132 r  pong_bg[11,30][1]_i_2/O
                         net (fo=28, routed)          2.410    10.542    pong_bg[11,30][1]_i_2_n_0
    SLICE_X7Y123         LUT6 (Prop_lut6_I1_O)        0.124    10.666 r  pong_bg[11,25][1]_i_1/O
                         net (fo=1, routed)           0.000    10.666    pong_bg[11,25][1]_i_1_n_0
    SLICE_X7Y123         FDRE                                         r  pong_bg_reg[11,25][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.667     5.996    clkfx_BUFG
    SLICE_X7Y123         FDRE                                         r  pong_bg_reg[11,25][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[11,23][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.635ns  (logic 1.711ns (16.087%)  route 8.924ns (83.913%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        6.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=230, routed)         6.545     8.008    reset_IBUF
    SLICE_X20Y119        LUT5 (Prop_lut5_I0_O)        0.124     8.132 r  pong_bg[11,30][1]_i_2/O
                         net (fo=28, routed)          2.380    10.511    pong_bg[11,30][1]_i_2_n_0
    SLICE_X7Y116         LUT6 (Prop_lut6_I1_O)        0.124    10.635 r  pong_bg[11,23][1]_i_1/O
                         net (fo=1, routed)           0.000    10.635    pong_bg[11,23][1]_i_1_n_0
    SLICE_X7Y116         FDRE                                         r  pong_bg_reg[11,23][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.675     6.004    clkfx_BUFG
    SLICE_X7Y116         FDRE                                         r  pong_bg_reg[11,23][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[11,3][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.558ns  (logic 1.711ns (16.205%)  route 8.847ns (83.795%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=230, routed)         6.545     8.008    reset_IBUF
    SLICE_X20Y119        LUT5 (Prop_lut5_I0_O)        0.124     8.132 r  pong_bg[11,30][1]_i_2/O
                         net (fo=28, routed)          2.302    10.434    pong_bg[11,30][1]_i_2_n_0
    SLICE_X8Y127         LUT6 (Prop_lut6_I1_O)        0.124    10.558 r  pong_bg[11,3][1]_i_1/O
                         net (fo=1, routed)           0.000    10.558    pong_bg[11,3][1]_i_1_n_0
    SLICE_X8Y127         FDRE                                         r  pong_bg_reg[11,3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.601     5.930    clkfx_BUFG
    SLICE_X8Y127         FDRE                                         r  pong_bg_reg[11,3][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ball_y_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.472ns  (logic 1.612ns (15.393%)  route 8.860ns (84.607%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=230, routed)         7.155     8.618    reset_IBUF
    SLICE_X21Y129        LUT2 (Prop_lut2_I1_O)        0.149     8.767 r  ball_y[31]_i_1/O
                         net (fo=32, routed)          1.705    10.472    ball_y0
    SLICE_X26Y134        FDRE                                         r  ball_y_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.606     5.935    clkfx_BUFG
    SLICE_X26Y134        FDRE                                         r  ball_y_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[10,27][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.448ns  (logic 1.835ns (17.563%)  route 8.613ns (82.437%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.999ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=230, routed)         3.490     4.953    reset_IBUF
    SLICE_X28Y116        LUT6 (Prop_lut6_I1_O)        0.124     5.077 f  pong_bg[11,31][1]_i_3/O
                         net (fo=10, routed)          1.262     6.339    pong_bg[11,31][1]_i_3_n_0
    SLICE_X25Y115        LUT6 (Prop_lut6_I0_O)        0.124     6.463 r  pong_bg[10,38][1]_i_2/O
                         net (fo=39, routed)          3.483     9.945    pong_bg[10,38][1]_i_2_n_0
    SLICE_X6Y121         LUT5 (Prop_lut5_I1_O)        0.124    10.069 r  pong_bg[10,27][1]_i_1/O
                         net (fo=1, routed)           0.379    10.448    pong_bg[10,27][1]_i_1_n_0
    SLICE_X6Y121         FDRE                                         r  pong_bg_reg[10,27][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.670     5.999    clkfx_BUFG
    SLICE_X6Y121         FDRE                                         r  pong_bg_reg[10,27][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[11,29][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.432ns  (logic 1.711ns (16.401%)  route 8.721ns (83.599%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=230, routed)         6.545     8.008    reset_IBUF
    SLICE_X20Y119        LUT5 (Prop_lut5_I0_O)        0.124     8.132 r  pong_bg[11,30][1]_i_2/O
                         net (fo=28, routed)          2.176    10.308    pong_bg[11,30][1]_i_2_n_0
    SLICE_X8Y119         LUT6 (Prop_lut6_I1_O)        0.124    10.432 r  pong_bg[11,29][1]_i_1/O
                         net (fo=1, routed)           0.000    10.432    pong_bg[11,29][1]_i_1_n_0
    SLICE_X8Y119         FDRE                                         r  pong_bg_reg[11,29][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.604     5.933    clkfx_BUFG
    SLICE_X8Y119         FDRE                                         r  pong_bg_reg[11,29][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ball_y_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.419ns  (logic 1.612ns (15.471%)  route 8.807ns (84.529%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=230, routed)         7.155     8.618    reset_IBUF
    SLICE_X21Y129        LUT2 (Prop_lut2_I1_O)        0.149     8.767 r  ball_y[31]_i_1/O
                         net (fo=32, routed)          1.652    10.419    ball_y0
    SLICE_X31Y132        FDRE                                         r  ball_y_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.601     5.930    clkfx_BUFG
    SLICE_X31Y132        FDRE                                         r  ball_y_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ball_y_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.416ns  (logic 1.612ns (15.476%)  route 8.804ns (84.524%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=230, routed)         7.155     8.618    reset_IBUF
    SLICE_X21Y129        LUT2 (Prop_lut2_I1_O)        0.149     8.767 r  ball_y[31]_i_1/O
                         net (fo=32, routed)          1.649    10.416    ball_y0
    SLICE_X30Y127        FDRE                                         r  ball_y_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.595     5.924    clkfx_BUFG
    SLICE_X30Y127        FDRE                                         r  ball_y_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[11,17][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.369ns  (logic 1.711ns (16.500%)  route 8.658ns (83.500%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.920ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.641ns
    Phase Error              (PE):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  reset_IBUF_inst/O
                         net (fo=230, routed)         6.545     8.008    reset_IBUF
    SLICE_X20Y119        LUT5 (Prop_lut5_I0_O)        0.124     8.132 r  pong_bg[11,30][1]_i_2/O
                         net (fo=28, routed)          2.113    10.245    pong_bg[11,30][1]_i_2_n_0
    SLICE_X8Y117         LUT6 (Prop_lut6_I1_O)        0.124    10.369 r  pong_bg[11,17][1]_i_1/O
                         net (fo=1, routed)           0.000    10.369    pong_bg[11,17][1]_i_1_n_0
    SLICE_X8Y117         FDRE                                         r  pong_bg_reg[11,17][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     2.567    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.650 r  cmt/CLKOUT0
                         net (fo=1, routed)           1.587     4.238    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.329 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        1.607     5.936    clkfx_BUFG
    SLICE_X8Y117         FDRE                                         r  pong_bg_reg[11,17][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[17,3][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.276ns (30.235%)  route 0.637ns (69.765%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=230, routed)         0.637     0.868    reset_IBUF
    SLICE_X13Y107        LUT5 (Prop_lut5_I3_O)        0.045     0.913 r  pong_bg[17,3][1]_i_1/O
                         net (fo=1, routed)           0.000     0.913    pong_bg[17,3][1]_i_1_n_0
    SLICE_X13Y107        FDRE                                         r  pong_bg_reg[17,3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.919     2.447    clkfx_BUFG
    SLICE_X13Y107        FDRE                                         r  pong_bg_reg[17,3][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[17,1][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.056ns  (logic 0.276ns (26.140%)  route 0.780ns (73.860%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=230, routed)         0.780     1.011    reset_IBUF
    SLICE_X12Y107        LUT5 (Prop_lut5_I3_O)        0.045     1.056 r  pong_bg[17,1][1]_i_1/O
                         net (fo=1, routed)           0.000     1.056    pong_bg[17,1][1]_i_1_n_0
    SLICE_X12Y107        FDRE                                         r  pong_bg_reg[17,1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.919     2.447    clkfx_BUFG
    SLICE_X12Y107        FDRE                                         r  pong_bg_reg[17,1][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[17,2][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.059ns  (logic 0.276ns (26.066%)  route 0.783ns (73.934%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=230, routed)         0.783     1.014    reset_IBUF
    SLICE_X12Y108        LUT5 (Prop_lut5_I3_O)        0.045     1.059 r  pong_bg[17,2][1]_i_1/O
                         net (fo=1, routed)           0.000     1.059    pong_bg[17,2][1]_i_1_n_0
    SLICE_X12Y108        FDRE                                         r  pong_bg_reg[17,2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.919     2.447    clkfx_BUFG
    SLICE_X12Y108        FDRE                                         r  pong_bg_reg[17,2][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[17,6][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.148ns  (logic 0.276ns (24.040%)  route 0.872ns (75.960%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=230, routed)         0.872     1.103    reset_IBUF
    SLICE_X19Y108        LUT5 (Prop_lut5_I3_O)        0.045     1.148 r  pong_bg[17,6][1]_i_1/O
                         net (fo=1, routed)           0.000     1.148    pong_bg[17,6][1]_i_1_n_0
    SLICE_X19Y108        FDRE                                         r  pong_bg_reg[17,6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.918     2.446    clkfx_BUFG
    SLICE_X19Y108        FDRE                                         r  pong_bg_reg[17,6][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[17,7][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.201ns  (logic 0.276ns (22.981%)  route 0.925ns (77.019%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.446ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=230, routed)         0.925     1.156    reset_IBUF
    SLICE_X17Y109        LUT5 (Prop_lut5_I2_O)        0.045     1.201 r  pong_bg[17,7][1]_i_1/O
                         net (fo=1, routed)           0.000     1.201    pong_bg[17,7][1]_i_1_n_0
    SLICE_X17Y109        FDRE                                         r  pong_bg_reg[17,7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.918     2.446    clkfx_BUFG
    SLICE_X17Y109        FDRE                                         r  pong_bg_reg[17,7][1]/C

Slack:                    inf
  Source:                 up2
                            (input port)
  Destination:            up2debounce/btn_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.222ns  (logic 0.225ns (18.412%)  route 0.997ns (81.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  up2 (IN)
                         net (fo=0)                   0.000     0.000    up2
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  up2_IBUF_inst/O
                         net (fo=1, routed)           0.997     1.222    up2debounce/btn
    SLICE_X29Y106        FDRE                                         r  up2debounce/btn_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.917     2.445    up2debounce/clkfx_BUFG
    SLICE_X29Y106        FDRE                                         r  up2debounce/btn_sr_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[17,4][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.243ns  (logic 0.276ns (22.201%)  route 0.967ns (77.799%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=230, routed)         0.967     1.198    reset_IBUF
    SLICE_X19Y110        LUT5 (Prop_lut5_I3_O)        0.045     1.243 r  pong_bg[17,4][1]_i_1/O
                         net (fo=1, routed)           0.000     1.243    pong_bg[17,4][1]_i_1_n_0
    SLICE_X19Y110        FDRE                                         r  pong_bg_reg[17,4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.917     2.445    clkfx_BUFG
    SLICE_X19Y110        FDRE                                         r  pong_bg_reg[17,4][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[22,39][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.308ns  (logic 0.276ns (21.105%)  route 1.032ns (78.895%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=230, routed)         1.032     1.263    reset_IBUF
    SLICE_X24Y109        LUT6 (Prop_lut6_I3_O)        0.045     1.308 r  pong_bg[22,39][1]_i_1/O
                         net (fo=1, routed)           0.000     1.308    pong_bg[22,39][1]_i_1_n_0
    SLICE_X24Y109        FDRE                                         r  pong_bg_reg[22,39][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.917     2.445    clkfx_BUFG
    SLICE_X24Y109        FDRE                                         r  pong_bg_reg[22,39][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[23,39][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.343ns  (logic 0.276ns (20.549%)  route 1.067ns (79.451%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=230, routed)         1.067     1.298    reset_IBUF
    SLICE_X26Y109        LUT6 (Prop_lut6_I2_O)        0.045     1.343 r  pong_bg[23,39][1]_i_1/O
                         net (fo=1, routed)           0.000     1.343    pong_bg[23,39][1]_i_1_n_0
    SLICE_X26Y109        FDRE                                         r  pong_bg_reg[23,39][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.917     2.445    clkfx_BUFG
    SLICE_X26Y109        FDRE                                         r  pong_bg_reg[23,39][1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            pong_bg_reg[20,0][1]/D
                            (rising edge-triggered cell FDRE clocked by clkfx  {rise@0.000ns fall@19.860ns period=39.720ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.276ns (20.119%)  route 1.096ns (79.881%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  reset_IBUF_inst/O
                         net (fo=230, routed)         1.096     1.327    reset_IBUF
    SLICE_X24Y110        LUT6 (Prop_lut6_I1_O)        0.045     1.372 r  pong_bg[20,0][1]_i_1/O
                         net (fo=1, routed)           0.000     1.372    pong_bg[20,0][1]_i_1_n_0
    SLICE_X24Y110        FDRE                                         r  pong_bg_reg[20,0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfx rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.912    clk_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.965 r  cmt/CLKOUT0
                         net (fo=1, routed)           0.534     1.498    clkfx
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.527 r  clkfx_BUFG_inst/O
                         net (fo=1541, routed)        0.916     2.444    clkfx_BUFG
    SLICE_X24Y110        FDRE                                         r  pong_bg_reg[20,0][1]/C





