/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
runnervmw9dnm
+ date
Sat Nov  8 15:45:19 UTC 2025
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1762616719
+ CACTUS_STARTTIME=1762616719
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.18.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.18.0
Compile date:      Nov 08 2025 (15:37:55)
Run date:          Nov 08 2025 (15:45:20+0000)
Run host:          runnervmw9dnm.vwzpxeg3mlyevdsqlk2ufn30lg.yx.internal.cloudapp.net (pid=131891)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.10.0, API version 0x20800
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: runnervmw9dnm
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16379472KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=e338c85a-21df-354c-9108-43075f4fa926, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=02/27/2023, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/hosted-compute-agent.service, OSName=Linux, OSRelease=6.11.0-1018-azure, OSVersion="#18~24.04.1-Ubuntu SMP Sat Jun 28 04:46:03 UTC 2025", HostName=runnervmw9dnm, Architecture=x86_64, hwlocVersion=2.10.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16379472KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00126569 sec
      iterations=10000000... time=0.012556 sec
      iterations=100000000... time=0.124644 sec
      iterations=900000000... time=1.12048 sec
      iterations=900000000... time=0.840512 sec
      result: 6.42927 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198323 sec
      iterations=10000000... time=0.0198591 sec
      iterations=100000000... time=0.198407 sec
      iterations=600000000... time=1.18987 sec
      result: 16.1362 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00157507 sec
      iterations=10000000... time=0.0155338 sec
      iterations=100000000... time=0.155643 sec
      iterations=700000000... time=1.08785 sec
      result: 10.2955 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000126264 sec
      iterations=10000... time=0.00124465 sec
      iterations=100000... time=0.0124213 sec
      iterations=1000000... time=0.124265 sec
      iterations=9000000... time=1.11923 sec
      result: 1.24359 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000507903 sec
      iterations=10000... time=0.00455605 sec
      iterations=100000... time=0.0450372 sec
      iterations=1000000... time=0.450451 sec
      iterations=2000000... time=0.898506 sec
      iterations=4000000... time=1.7985 sec
      result: 4.49624 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.91e-07 sec
      iterations=10... time=3.697e-06 sec
      iterations=100... time=3.3271e-05 sec
      iterations=1000... time=0.000291952 sec
      iterations=10000... time=0.0024857 sec
      iterations=100000... time=0.024573 sec
      iterations=1000000... time=0.24492 sec
      iterations=4000000... time=0.980924 sec
      iterations=8000000... time=1.96059 sec
      result: 100.28 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=8.205e-06 sec
      iterations=10... time=5.4772e-05 sec
      iterations=100... time=0.000499347 sec
      iterations=1000... time=0.00498384 sec
      iterations=10000... time=0.0507531 sec
      iterations=100000... time=0.501561 sec
      iterations=200000... time=0.998792 sec
      iterations=400000... time=2.01031 sec
      result: 78.2398 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.166e-06 sec
      iterations=10000... time=3.2641e-05 sec
      iterations=100000... time=0.00025316 sec
      iterations=1000000... time=0.00248835 sec
      iterations=10000000... time=0.0248488 sec
      iterations=100000000... time=0.248966 sec
      iterations=400000000... time=0.995096 sec
      iterations=800000000... time=1.99064 sec
      result: 0.311037 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.1521e-05 sec
      iterations=10000... time=0.00010227 sec
      iterations=100000... time=0.000956134 sec
      iterations=1000000... time=0.00941941 sec
      iterations=10000000... time=0.0937251 sec
      iterations=100000000... time=0.931395 sec
      iterations=200000000... time=1.8621 sec
      result: 1.16381 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.01e-07 sec
      iterations=10... time=3.637e-06 sec
      iterations=100... time=3.8622e-05 sec
      iterations=1000... time=0.000284739 sec
      iterations=10000... time=0.00278967 sec
      iterations=100000... time=0.0280139 sec
      iterations=1000000... time=0.278278 sec
      iterations=4000000... time=1.11308 sec
      result: 88.3169 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=9.979e-06 sec
      iterations=10... time=8.0629e-05 sec
      iterations=100... time=0.000455996 sec
      iterations=1000... time=0.00450214 sec
      iterations=10000... time=0.0443437 sec
      iterations=100000... time=0.442486 sec
      iterations=200000... time=0.892281 sec
      iterations=400000... time=1.81936 sec
      result: 86.4515 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.9065e-05 sec
      iterations=10... time=0.000286472 sec
      iterations=100... time=0.00285842 sec
      iterations=1000... time=0.029819 sec
      iterations=10000... time=0.290915 sec
      iterations=40000... time=1.17648 sec
      result: 0.0587517 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.00015133 sec
      iterations=10... time=0.00148226 sec
      iterations=100... time=0.0159305 sec
      iterations=1000... time=0.14713 sec
      iterations=7000... time=1.02686 sec
      result: 0.166257 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00372574 sec
      iterations=10... time=0.0358032 sec
      iterations=100... time=0.359182 sec
      iterations=300... time=1.07665 sec
      result: 0.43493 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00136559 sec
      iterations=10000000... time=0.0124717 sec
      iterations=100000000... time=0.124516 sec
      iterations=900000000... time=1.12124 sec
      iterations=900000000... time=0.841536 sec
      result: 6.43544 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198555 sec
      iterations=10000000... time=0.0198508 sec
      iterations=100000000... time=0.198495 sec
      iterations=600000000... time=1.19047 sec
      result: 16.128 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00156438 sec
      iterations=10000000... time=0.0155564 sec
      iterations=100000000... time=0.155725 sec
      iterations=700000000... time=1.08929 sec
      result: 10.2819 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124566 sec
      iterations=10000... time=0.00125366 sec
      iterations=100000... time=0.0124275 sec
      iterations=1000000... time=0.125042 sec
      iterations=9000000... time=1.11963 sec
      result: 1.24403 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000489318 sec
      iterations=10000... time=0.00444066 sec
      iterations=100000... time=0.0443704 sec
      iterations=1000000... time=0.445386 sec
      iterations=2000000... time=0.88955 sec
      iterations=4000000... time=1.77356 sec
      result: 4.4339 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.205e-07 sec
      iterations=10... time=3.0605e-06 sec
      iterations=100... time=3.21795e-05 sec
      iterations=1000... time=0.000295223 sec
      iterations=10000... time=0.00248174 sec
      iterations=100000... time=0.024501 sec
      iterations=1000000... time=0.244848 sec
      iterations=4000000... time=0.980279 sec
      iterations=8000000... time=1.96105 sec
      result: 100.257 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.1206e-05 sec
      iterations=10... time=5.79775e-05 sec
      iterations=100... time=0.000495565 sec
      iterations=1000... time=0.00488502 sec
      iterations=10000... time=0.048666 sec
      iterations=100000... time=0.483348 sec
      iterations=200000... time=0.966076 sec
      iterations=400000... time=1.92889 sec
      result: 81.5425 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.161e-06 sec
      iterations=10000... time=3.1413e-05 sec
      iterations=100000... time=0.000280696 sec
      iterations=1000000... time=0.00265584 sec
      iterations=10000000... time=0.0248636 sec
      iterations=100000000... time=0.248983 sec
      iterations=400000000... time=0.99534 sec
      iterations=800000000... time=1.99275 sec
      result: 0.311367 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.2153e-05 sec
      iterations=10000... time=9.0689e-05 sec
      iterations=100000... time=0.000900507 sec
      iterations=1000000... time=0.00892269 sec
      iterations=10000000... time=0.0895626 sec
      iterations=100000000... time=0.892155 sec
      iterations=200000000... time=1.78703 sec
      result: 1.11689 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=5.16e-07 sec
      iterations=10... time=3.747e-06 sec
      iterations=100... time=3.57665e-05 sec
      iterations=1000... time=0.000325619 sec
      iterations=10000... time=0.00273064 sec
      iterations=100000... time=0.0270721 sec
      iterations=1000000... time=0.270395 sec
      iterations=4000000... time=1.08135 sec
      result: 90.9083 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=1.32045e-05 sec
      iterations=10... time=6.1875e-05 sec
      iterations=100... time=0.000523696 sec
      iterations=1000... time=0.00444835 sec
      iterations=10000... time=0.0446762 sec
      iterations=100000... time=0.439692 sec
      iterations=300000... time=1.32365 sec
      result: 89.121 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.6705e-06 sec
      iterations=10... time=8.1732e-05 sec
      iterations=100... time=0.000812072 sec
      iterations=1000... time=0.00802382 sec
      iterations=10000... time=0.0822126 sec
      iterations=100000... time=0.83163 sec
      iterations=200000... time=1.65551 sec
      result: 0.208757 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.9037e-05 sec
      iterations=10... time=0.000424843 sec
      iterations=100... time=0.00423749 sec
      iterations=1000... time=0.0425045 sec
      iterations=10000... time=0.42458 sec
      iterations=30000... time=1.26968 sec
      result: 0.576263 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000944233 sec
      iterations=10... time=0.0115696 sec
      iterations=100... time=0.107946 sec
      iterations=1000... time=1.07728 sec
      result: 1.44893 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):  10
INFO (PUGH):  1
INFO (PUGH): 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Sat Nov  8 15:46:27 UTC 2025
+ echo Done.
Done.
  Elapsed time: 68.1 s
