{
  "module_name": "gcc-sm6115.c",
  "hash_id": "8c0a8c9a2a17139e3416866330f07d2974cff805d2fff19106065346ed781c8b",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-sm6115.c",
  "human_readable_source": "\n \n\n#include <linux/err.h>\n#include <linux/kernel.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/clk-provider.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n\n#include <dt-bindings/clock/qcom,gcc-sm6115.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-pll.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"common.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\nenum {\n\tP_BI_TCXO,\n\tP_GPLL0_OUT_AUX2,\n\tP_GPLL0_OUT_EARLY,\n\tP_GPLL10_OUT_MAIN,\n\tP_GPLL11_OUT_MAIN,\n\tP_GPLL3_OUT_EARLY,\n\tP_GPLL4_OUT_MAIN,\n\tP_GPLL6_OUT_EARLY,\n\tP_GPLL6_OUT_MAIN,\n\tP_GPLL7_OUT_MAIN,\n\tP_GPLL8_OUT_EARLY,\n\tP_GPLL8_OUT_MAIN,\n\tP_GPLL9_OUT_EARLY,\n\tP_GPLL9_OUT_MAIN,\n\tP_SLEEP_CLK,\n};\n\nstatic struct pll_vco default_vco[] = {\n\t{ 500000000, 1000000000, 2 },\n};\n\nstatic struct pll_vco gpll9_vco[] = {\n\t{ 500000000, 1250000000, 0 },\n};\n\nstatic struct pll_vco gpll10_vco[] = {\n\t{ 750000000, 1500000000, 1 },\n};\n\nstatic struct clk_alpha_pll gpll0 = {\n\t.offset = 0x0,\n\t.vco_table = default_vco,\n\t.num_vco = ARRAY_SIZE(default_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x79000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_gpll0_out_aux2[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv gpll0_out_aux2 = {\n\t.offset = 0x0,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_gpll0_out_aux2,\n\t.num_post_div = ARRAY_SIZE(post_div_table_gpll0_out_aux2),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT_EVO],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0_out_aux2\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &gpll0.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ro_ops,\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_gpll0_out_main[] = {\n\t{ 0x0, 1 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv gpll0_out_main = {\n\t.offset = 0x0,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_gpll0_out_main,\n\t.num_post_div = ARRAY_SIZE(post_div_table_gpll0_out_main),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT_EVO],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll0_out_main\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &gpll0.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ro_ops,\n\t},\n};\n\n \nstatic const struct alpha_pll_config gpll10_config = {\n\t.l = 0x3c,\n\t.vco_val = 0x1 << 20,\n\t.vco_mask = GENMASK(21, 20),\n\t.main_output_mask = BIT(0),\n\t.config_ctl_val = 0x4001055b,\n\t.test_ctl_hi1_val = 0x1,\n\t.test_ctl_hi_mask = 0x1,\n};\n\nstatic struct clk_alpha_pll gpll10 = {\n\t.offset = 0xa000,\n\t.vco_table = gpll10_vco,\n\t.num_vco = ARRAY_SIZE(gpll10_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x79000,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll10\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_gpll10_out_main[] = {\n\t{ 0x0, 1 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv gpll10_out_main = {\n\t.offset = 0xa000,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_gpll10_out_main,\n\t.num_post_div = ARRAY_SIZE(post_div_table_gpll10_out_main),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT_EVO],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll10_out_main\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &gpll10.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t},\n};\n\n \nstatic const struct alpha_pll_config gpll11_config = {\n\t.l = 0x1F,\n\t.alpha = 0x0,\n\t.alpha_hi = 0x40,\n\t.alpha_en_mask = BIT(24),\n\t.vco_val = 0x2 << 20,\n\t.vco_mask = GENMASK(21, 20),\n\t.config_ctl_val = 0x4001055b,\n\t.test_ctl_hi1_val = 0x1,\n\t.test_ctl_hi_mask = 0x1,\n};\n\nstatic struct clk_alpha_pll gpll11 = {\n\t.offset = 0xb000,\n\t.vco_table = default_vco,\n\t.num_vco = ARRAY_SIZE(default_vco),\n\t.flags = SUPPORTS_DYNAMIC_UPDATE,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x79000,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll11\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_gpll11_out_main[] = {\n\t{ 0x0, 1 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv gpll11_out_main = {\n\t.offset = 0xb000,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_gpll11_out_main,\n\t.num_post_div = ARRAY_SIZE(post_div_table_gpll11_out_main),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT_EVO],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll11_out_main\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &gpll11.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll3 = {\n\t.offset = 0x3000,\n\t.vco_table = default_vco,\n\t.num_vco = ARRAY_SIZE(default_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x79000,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll3\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gpll4 = {\n\t.offset = 0x4000,\n\t.vco_table = default_vco,\n\t.num_vco = ARRAY_SIZE(default_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x79000,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll4\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_gpll4_out_main[] = {\n\t{ 0x0, 1 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv gpll4_out_main = {\n\t.offset = 0x4000,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_gpll4_out_main,\n\t.num_post_div = ARRAY_SIZE(post_div_table_gpll4_out_main),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT_EVO],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll4_out_main\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &gpll4.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ro_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll6 = {\n\t.offset = 0x6000,\n\t.vco_table = default_vco,\n\t.num_vco = ARRAY_SIZE(default_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x79000,\n\t\t.enable_mask = BIT(6),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll6\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_gpll6_out_main[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv gpll6_out_main = {\n\t.offset = 0x6000,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_gpll6_out_main,\n\t.num_post_div = ARRAY_SIZE(post_div_table_gpll6_out_main),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT_EVO],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll6_out_main\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &gpll6.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ro_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll7 = {\n\t.offset = 0x7000,\n\t.vco_table = default_vco,\n\t.num_vco = ARRAY_SIZE(default_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x79000,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll7\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_gpll7_out_main[] = {\n\t{ 0x0, 1 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv gpll7_out_main = {\n\t.offset = 0x7000,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_gpll7_out_main,\n\t.num_post_div = ARRAY_SIZE(post_div_table_gpll7_out_main),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT_EVO],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll7_out_main\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &gpll7.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_ro_ops,\n\t},\n};\n\n \nstatic const struct alpha_pll_config gpll8_config = {\n\t.l = 0x29,\n\t.alpha = 0xAAAAAAAA,\n\t.alpha_hi = 0xAA,\n\t.alpha_en_mask = BIT(24),\n\t.vco_val = 0x2 << 20,\n\t.vco_mask = GENMASK(21, 20),\n\t.main_output_mask = BIT(0),\n\t.early_output_mask = BIT(3),\n\t.post_div_val = 0x1 << 8,\n\t.post_div_mask = GENMASK(11, 8),\n\t.config_ctl_val = 0x4001055b,\n\t.test_ctl_hi1_val = 0x1,\n\t.test_ctl_hi_mask = 0x1,\n};\n\nstatic struct clk_alpha_pll gpll8 = {\n\t.offset = 0x8000,\n\t.vco_table = default_vco,\n\t.num_vco = ARRAY_SIZE(default_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT_EVO],\n\t.flags = SUPPORTS_DYNAMIC_UPDATE,\n\t.clkr = {\n\t\t.enable_reg = 0x79000,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll8\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_gpll8_out_main[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv gpll8_out_main = {\n\t.offset = 0x8000,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_gpll8_out_main,\n\t.num_post_div = ARRAY_SIZE(post_div_table_gpll8_out_main),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_DEFAULT_EVO],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll8_out_main\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &gpll8.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_ro_ops,\n\t},\n};\n\n \nstatic const struct alpha_pll_config gpll9_config = {\n\t.l = 0x3C,\n\t.alpha = 0x0,\n\t.post_div_val = 0x1 << 8,\n\t.post_div_mask = GENMASK(9, 8),\n\t.main_output_mask = BIT(0),\n\t.config_ctl_val = 0x00004289,\n\t.test_ctl_mask = GENMASK(31, 0),\n\t.test_ctl_val = 0x08000000,\n};\n\nstatic struct clk_alpha_pll gpll9 = {\n\t.offset = 0x9000,\n\t.vco_table = gpll9_vco,\n\t.num_vco = ARRAY_SIZE(gpll9_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_BRAMMO_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x79000,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gpll9\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_gpll9_out_main[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv gpll9_out_main = {\n\t.offset = 0x9000,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_gpll9_out_main,\n\t.num_post_div = ARRAY_SIZE(post_div_table_gpll9_out_main),\n\t.width = 2,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_BRAMMO_EVO],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gpll9_out_main\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &gpll9.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_ops,\n\t},\n};\n\nstatic const struct parent_map gcc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_EARLY, 1 },\n\t{ P_GPLL0_OUT_AUX2, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parents_0[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_out_aux2.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_EARLY, 1 },\n\t{ P_GPLL0_OUT_AUX2, 2 },\n\t{ P_GPLL6_OUT_MAIN, 4 },\n};\n\nstatic const struct clk_parent_data gcc_parents_1[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_out_aux2.clkr.hw },\n\t{ .hw = &gpll6_out_main.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_EARLY, 1 },\n\t{ P_GPLL0_OUT_AUX2, 2 },\n\t{ P_SLEEP_CLK, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parents_2[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_out_aux2.clkr.hw },\n\t{ .fw_name = \"sleep_clk\" },\n};\n\nstatic const struct parent_map gcc_parent_map_3[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_EARLY, 1 },\n\t{ P_GPLL9_OUT_EARLY, 2 },\n\t{ P_GPLL10_OUT_MAIN, 3 },\n\t{ P_GPLL9_OUT_MAIN, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parents_3[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll9.clkr.hw },\n\t{ .hw = &gpll10_out_main.clkr.hw },\n\t{ .hw = &gpll9_out_main.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_4[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_EARLY, 1 },\n\t{ P_GPLL0_OUT_AUX2, 2 },\n\t{ P_GPLL4_OUT_MAIN, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parents_4[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_out_aux2.clkr.hw },\n\t{ .hw = &gpll4_out_main.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_5[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_EARLY, 1 },\n\t{ P_GPLL8_OUT_EARLY, 2 },\n\t{ P_GPLL10_OUT_MAIN, 3 },\n\t{ P_GPLL8_OUT_MAIN, 4 },\n\t{ P_GPLL9_OUT_MAIN, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parents_5[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll8.clkr.hw },\n\t{ .hw = &gpll10_out_main.clkr.hw },\n\t{ .hw = &gpll8_out_main.clkr.hw },\n\t{ .hw = &gpll9_out_main.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_6[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_EARLY, 1 },\n\t{ P_GPLL8_OUT_EARLY, 2 },\n\t{ P_GPLL10_OUT_MAIN, 3 },\n\t{ P_GPLL6_OUT_MAIN, 4 },\n\t{ P_GPLL9_OUT_MAIN, 5 },\n\t{ P_GPLL3_OUT_EARLY, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parents_6[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll8.clkr.hw },\n\t{ .hw = &gpll10_out_main.clkr.hw },\n\t{ .hw = &gpll6_out_main.clkr.hw },\n\t{ .hw = &gpll9_out_main.clkr.hw },\n\t{ .hw = &gpll3.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_7[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_EARLY, 1 },\n\t{ P_GPLL0_OUT_AUX2, 2 },\n\t{ P_GPLL10_OUT_MAIN, 3 },\n\t{ P_GPLL4_OUT_MAIN, 5 },\n\t{ P_GPLL3_OUT_EARLY, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parents_7[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_out_aux2.clkr.hw },\n\t{ .hw = &gpll10_out_main.clkr.hw },\n\t{ .hw = &gpll4_out_main.clkr.hw },\n\t{ .hw = &gpll3.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_8[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_EARLY, 1 },\n\t{ P_GPLL8_OUT_EARLY, 2 },\n\t{ P_GPLL10_OUT_MAIN, 3 },\n\t{ P_GPLL8_OUT_MAIN, 4 },\n\t{ P_GPLL9_OUT_MAIN, 5 },\n\t{ P_GPLL3_OUT_EARLY, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parents_8[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll8.clkr.hw },\n\t{ .hw = &gpll10_out_main.clkr.hw },\n\t{ .hw = &gpll8_out_main.clkr.hw },\n\t{ .hw = &gpll9_out_main.clkr.hw },\n\t{ .hw = &gpll3.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_9[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_EARLY, 1 },\n\t{ P_GPLL0_OUT_AUX2, 2 },\n\t{ P_GPLL10_OUT_MAIN, 3 },\n\t{ P_GPLL8_OUT_MAIN, 4 },\n\t{ P_GPLL9_OUT_MAIN, 5 },\n\t{ P_GPLL3_OUT_EARLY, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parents_9[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_out_aux2.clkr.hw },\n\t{ .hw = &gpll10_out_main.clkr.hw },\n\t{ .hw = &gpll8_out_main.clkr.hw },\n\t{ .hw = &gpll9_out_main.clkr.hw },\n\t{ .hw = &gpll3.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_10[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_EARLY, 1 },\n\t{ P_GPLL8_OUT_EARLY, 2 },\n\t{ P_GPLL10_OUT_MAIN, 3 },\n\t{ P_GPLL6_OUT_EARLY, 4 },\n\t{ P_GPLL9_OUT_MAIN, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parents_10[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll8.clkr.hw },\n\t{ .hw = &gpll10_out_main.clkr.hw },\n\t{ .hw = &gpll6.clkr.hw },\n\t{ .hw = &gpll9_out_main.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_11[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_EARLY, 1 },\n\t{ P_GPLL0_OUT_AUX2, 2 },\n\t{ P_GPLL7_OUT_MAIN, 3 },\n\t{ P_GPLL4_OUT_MAIN, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parents_11[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_out_aux2.clkr.hw },\n\t{ .hw = &gpll7_out_main.clkr.hw },\n\t{ .hw = &gpll4_out_main.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_12[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_SLEEP_CLK, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parents_12[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .fw_name = \"sleep_clk\" },\n};\n\nstatic const struct parent_map gcc_parent_map_13[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL11_OUT_MAIN, 1 },\n};\n\nstatic const struct clk_parent_data gcc_parents_13[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &gpll11_out_main.clkr.hw },\n};\n\nstatic const struct freq_tbl ftbl_gcc_camss_axi_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(150000000, P_GPLL0_OUT_AUX2, 2, 0, 0),\n\tF(200000000, P_GPLL0_OUT_AUX2, 1.5, 0, 0),\n\tF(300000000, P_GPLL0_OUT_AUX2, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_camss_axi_clk_src = {\n\t.cmd_rcgr = 0x5802c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_7,\n\t.freq_tbl = ftbl_gcc_camss_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_camss_axi_clk_src\",\n\t\t.parent_data = gcc_parents_7,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_7),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_camss_cci_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(37500000, P_GPLL0_OUT_AUX2, 8, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_camss_cci_clk_src = {\n\t.cmd_rcgr = 0x56000,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_9,\n\t.freq_tbl = ftbl_gcc_camss_cci_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_camss_cci_clk_src\",\n\t\t.parent_data = gcc_parents_9,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_9),\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_camss_csi0phytimer_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(100000000, P_GPLL0_OUT_AUX2, 3, 0, 0),\n\tF(200000000, P_GPLL0_OUT_AUX2, 1.5, 0, 0),\n\tF(268800000, P_GPLL4_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_camss_csi0phytimer_clk_src = {\n\t.cmd_rcgr = 0x59000,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_4,\n\t.freq_tbl = ftbl_gcc_camss_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_camss_csi0phytimer_clk_src\",\n\t\t.parent_data = gcc_parents_4,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_4),\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_camss_csi1phytimer_clk_src = {\n\t.cmd_rcgr = 0x5901c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_4,\n\t.freq_tbl = ftbl_gcc_camss_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_camss_csi1phytimer_clk_src\",\n\t\t.parent_data = gcc_parents_4,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_4),\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_camss_csi2phytimer_clk_src = {\n\t.cmd_rcgr = 0x59038,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_4,\n\t.freq_tbl = ftbl_gcc_camss_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_camss_csi2phytimer_clk_src\",\n\t\t.parent_data = gcc_parents_4,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_4),\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_camss_mclk0_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(24000000, P_GPLL9_OUT_MAIN, 1, 1, 24),\n\tF(64000000, P_GPLL9_OUT_MAIN, 1, 1, 9),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_camss_mclk0_clk_src = {\n\t.cmd_rcgr = 0x51000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_camss_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_camss_mclk0_clk_src\",\n\t\t.parent_data = gcc_parents_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_3),\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_camss_mclk1_clk_src = {\n\t.cmd_rcgr = 0x5101c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_camss_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_camss_mclk1_clk_src\",\n\t\t.parent_data = gcc_parents_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_3),\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_camss_mclk2_clk_src = {\n\t.cmd_rcgr = 0x51038,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_camss_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_camss_mclk2_clk_src\",\n\t\t.parent_data = gcc_parents_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_3),\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_camss_mclk3_clk_src = {\n\t.cmd_rcgr = 0x51054,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_camss_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_camss_mclk3_clk_src\",\n\t\t.parent_data = gcc_parents_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_3),\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_camss_ope_ahb_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(171428571, P_GPLL0_OUT_EARLY, 3.5, 0, 0),\n\tF(240000000, P_GPLL0_OUT_EARLY, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_camss_ope_ahb_clk_src = {\n\t.cmd_rcgr = 0x55024,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_8,\n\t.freq_tbl = ftbl_gcc_camss_ope_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_camss_ope_ahb_clk_src\",\n\t\t.parent_data = gcc_parents_8,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_8),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_camss_ope_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(200000000, P_GPLL8_OUT_MAIN, 2, 0, 0),\n\tF(266600000, P_GPLL8_OUT_MAIN, 1, 0, 0),\n\tF(465000000, P_GPLL8_OUT_MAIN, 1, 0, 0),\n\tF(576000000, P_GPLL9_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_camss_ope_clk_src = {\n\t.cmd_rcgr = 0x55004,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_8,\n\t.freq_tbl = ftbl_gcc_camss_ope_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_camss_ope_clk_src\",\n\t\t.parent_data = gcc_parents_8,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_8),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_camss_tfe_0_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(128000000, P_GPLL10_OUT_MAIN, 9, 0, 0),\n\tF(135529412, P_GPLL10_OUT_MAIN, 8.5, 0, 0),\n\tF(144000000, P_GPLL10_OUT_MAIN, 8, 0, 0),\n\tF(153600000, P_GPLL10_OUT_MAIN, 7.5, 0, 0),\n\tF(164571429, P_GPLL10_OUT_MAIN, 7, 0, 0),\n\tF(177230769, P_GPLL10_OUT_MAIN, 6.5, 0, 0),\n\tF(192000000, P_GPLL10_OUT_MAIN, 6, 0, 0),\n\tF(209454545, P_GPLL10_OUT_MAIN, 5.5, 0, 0),\n\tF(230400000, P_GPLL10_OUT_MAIN, 5, 0, 0),\n\tF(256000000, P_GPLL10_OUT_MAIN, 4.5, 0, 0),\n\tF(288000000, P_GPLL10_OUT_MAIN, 4, 0, 0),\n\tF(329142857, P_GPLL10_OUT_MAIN, 3.5, 0, 0),\n\tF(384000000, P_GPLL10_OUT_MAIN, 3, 0, 0),\n\tF(460800000, P_GPLL10_OUT_MAIN, 2.5, 0, 0),\n\tF(576000000, P_GPLL10_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_camss_tfe_0_clk_src = {\n\t.cmd_rcgr = 0x52004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_5,\n\t.freq_tbl = ftbl_gcc_camss_tfe_0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_camss_tfe_0_clk_src\",\n\t\t.parent_data = gcc_parents_5,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_5),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_camss_tfe_0_csid_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(120000000, P_GPLL0_OUT_EARLY, 5, 0, 0),\n\tF(192000000, P_GPLL6_OUT_MAIN, 2, 0, 0),\n\tF(240000000, P_GPLL0_OUT_EARLY, 2.5, 0, 0),\n\tF(384000000, P_GPLL6_OUT_MAIN, 1, 0, 0),\n\tF(426400000, P_GPLL3_OUT_EARLY, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_camss_tfe_0_csid_clk_src = {\n\t.cmd_rcgr = 0x52094,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_6,\n\t.freq_tbl = ftbl_gcc_camss_tfe_0_csid_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_camss_tfe_0_csid_clk_src\",\n\t\t.parent_data = gcc_parents_6,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_6),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_camss_tfe_1_clk_src = {\n\t.cmd_rcgr = 0x52024,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_5,\n\t.freq_tbl = ftbl_gcc_camss_tfe_0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_camss_tfe_1_clk_src\",\n\t\t.parent_data = gcc_parents_5,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_5),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_camss_tfe_1_csid_clk_src = {\n\t.cmd_rcgr = 0x520b4,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_6,\n\t.freq_tbl = ftbl_gcc_camss_tfe_0_csid_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_camss_tfe_1_csid_clk_src\",\n\t\t.parent_data = gcc_parents_6,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_6),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_camss_tfe_2_clk_src = {\n\t.cmd_rcgr = 0x52044,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_5,\n\t.freq_tbl = ftbl_gcc_camss_tfe_0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_camss_tfe_2_clk_src\",\n\t\t.parent_data = gcc_parents_5,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_5),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_camss_tfe_2_csid_clk_src = {\n\t.cmd_rcgr = 0x520d4,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_6,\n\t.freq_tbl = ftbl_gcc_camss_tfe_0_csid_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_camss_tfe_2_csid_clk_src\",\n\t\t.parent_data = gcc_parents_6,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_6),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_camss_tfe_cphy_rx_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(240000000, P_GPLL0_OUT_EARLY, 2.5, 0, 0),\n\tF(341333333, P_GPLL6_OUT_EARLY, 1, 4, 9),\n\tF(384000000, P_GPLL6_OUT_EARLY, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_camss_tfe_cphy_rx_clk_src = {\n\t.cmd_rcgr = 0x52064,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_10,\n\t.freq_tbl = ftbl_gcc_camss_tfe_cphy_rx_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_camss_tfe_cphy_rx_clk_src\",\n\t\t.parent_data = gcc_parents_10,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_10),\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_camss_top_ahb_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(40000000, P_GPLL0_OUT_AUX2, 7.5, 0, 0),\n\tF(80000000, P_GPLL0_OUT_EARLY, 7.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_camss_top_ahb_clk_src = {\n\t.cmd_rcgr = 0x58010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_7,\n\t.freq_tbl = ftbl_gcc_camss_top_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_camss_top_ahb_clk_src\",\n\t\t.parent_data = gcc_parents_7,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_7),\n\t\t.flags = CLK_SET_RATE_PARENT | CLK_OPS_PARENT_ENABLE,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_gp1_clk_src[] = {\n\tF(25000000, P_GPLL0_OUT_AUX2, 12, 0, 0),\n\tF(50000000, P_GPLL0_OUT_AUX2, 6, 0, 0),\n\tF(100000000, P_GPLL0_OUT_AUX2, 3, 0, 0),\n\tF(200000000, P_GPLL0_OUT_AUX2, 1.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_gp1_clk_src = {\n\t.cmd_rcgr = 0x4d004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_gp1_clk_src\",\n\t\t.parent_data = gcc_parents_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp2_clk_src = {\n\t.cmd_rcgr = 0x4e004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_gp2_clk_src\",\n\t\t.parent_data = gcc_parents_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp3_clk_src = {\n\t.cmd_rcgr = 0x4f004,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_gp3_clk_src\",\n\t\t.parent_data = gcc_parents_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_2),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pdm2_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(60000000, P_GPLL0_OUT_AUX2, 5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pdm2_clk_src = {\n\t.cmd_rcgr = 0x20010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pdm2_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_pdm2_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_qupv3_wrap0_s0_clk_src[] = {\n\tF(7372800, P_GPLL0_OUT_AUX2, 1, 384, 15625),\n\tF(14745600, P_GPLL0_OUT_AUX2, 1, 768, 15625),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(29491200, P_GPLL0_OUT_AUX2, 1, 1536, 15625),\n\tF(32000000, P_GPLL0_OUT_AUX2, 1, 8, 75),\n\tF(48000000, P_GPLL0_OUT_AUX2, 1, 4, 25),\n\tF(64000000, P_GPLL0_OUT_AUX2, 1, 16, 75),\n\tF(75000000, P_GPLL0_OUT_AUX2, 4, 0, 0),\n\tF(80000000, P_GPLL0_OUT_AUX2, 1, 4, 15),\n\tF(96000000, P_GPLL0_OUT_AUX2, 1, 8, 25),\n\tF(100000000, P_GPLL0_OUT_AUX2, 3, 0, 0),\n\tF(102400000, P_GPLL0_OUT_AUX2, 1, 128, 375),\n\tF(112000000, P_GPLL0_OUT_AUX2, 1, 28, 75),\n\tF(117964800, P_GPLL0_OUT_AUX2, 1, 6144, 15625),\n\tF(120000000, P_GPLL0_OUT_AUX2, 2.5, 0, 0),\n\tF(128000000, P_GPLL6_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s0_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s0_clk_src\",\n\t.parent_data = gcc_parents_1,\n\t.num_parents = ARRAY_SIZE(gcc_parents_1),\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s0_clk_src = {\n\t.cmd_rcgr = 0x1f148,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s0_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s1_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s1_clk_src\",\n\t.parent_data = gcc_parents_1,\n\t.num_parents = ARRAY_SIZE(gcc_parents_1),\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s1_clk_src = {\n\t.cmd_rcgr = 0x1f278,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s1_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s2_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s2_clk_src\",\n\t.parent_data = gcc_parents_1,\n\t.num_parents = ARRAY_SIZE(gcc_parents_1),\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s2_clk_src = {\n\t.cmd_rcgr = 0x1f3a8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s2_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s3_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s3_clk_src\",\n\t.parent_data = gcc_parents_1,\n\t.num_parents = ARRAY_SIZE(gcc_parents_1),\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s3_clk_src = {\n\t.cmd_rcgr = 0x1f4d8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s3_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s4_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s4_clk_src\",\n\t.parent_data = gcc_parents_1,\n\t.num_parents = ARRAY_SIZE(gcc_parents_1),\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s4_clk_src = {\n\t.cmd_rcgr = 0x1f608,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s4_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s5_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s5_clk_src\",\n\t.parent_data = gcc_parents_1,\n\t.num_parents = ARRAY_SIZE(gcc_parents_1),\n\t.ops = &clk_rcg2_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s5_clk_src = {\n\t.cmd_rcgr = 0x1f738,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s5_clk_src_init,\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc1_apps_clk_src[] = {\n\tF(144000, P_BI_TCXO, 16, 3, 25),\n\tF(400000, P_BI_TCXO, 12, 1, 4),\n\tF(20000000, P_GPLL0_OUT_AUX2, 5, 1, 3),\n\tF(25000000, P_GPLL0_OUT_AUX2, 6, 1, 2),\n\tF(50000000, P_GPLL0_OUT_AUX2, 6, 0, 0),\n\tF(100000000, P_GPLL0_OUT_AUX2, 3, 0, 0),\n\tF(192000000, P_GPLL6_OUT_MAIN, 2, 0, 0),\n\tF(384000000, P_GPLL6_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_sdcc1_apps_clk_src = {\n\t.cmd_rcgr = 0x38028,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_sdcc1_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_sdcc1_apps_clk_src\",\n\t\t.parent_data = gcc_parents_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_1),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc1_ice_core_clk_src[] = {\n\tF(75000000, P_GPLL0_OUT_AUX2, 4, 0, 0),\n\tF(100000000, P_GPLL0_OUT_AUX2, 3, 0, 0),\n\tF(150000000, P_GPLL0_OUT_AUX2, 2, 0, 0),\n\tF(200000000, P_GPLL0_OUT_EARLY, 3, 0, 0),\n\tF(300000000, P_GPLL0_OUT_AUX2, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_sdcc1_ice_core_clk_src = {\n\t.cmd_rcgr = 0x38010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_sdcc1_ice_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_sdcc1_ice_core_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc2_apps_clk_src[] = {\n\tF(400000, P_BI_TCXO, 12, 1, 4),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(25000000, P_GPLL0_OUT_AUX2, 12, 0, 0),\n\tF(50000000, P_GPLL0_OUT_AUX2, 6, 0, 0),\n\tF(100000000, P_GPLL0_OUT_AUX2, 3, 0, 0),\n\tF(200000000, P_GPLL0_OUT_EARLY, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_sdcc2_apps_clk_src = {\n\t.cmd_rcgr = 0x1e00c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_11,\n\t.freq_tbl = ftbl_gcc_sdcc2_apps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_sdcc2_apps_clk_src\",\n\t\t.parent_data = gcc_parents_11,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_11),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t\t.flags = CLK_OPS_PARENT_ENABLE,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_phy_axi_clk_src[] = {\n\tF(25000000, P_GPLL0_OUT_AUX2, 12, 0, 0),\n\tF(50000000, P_GPLL0_OUT_AUX2, 6, 0, 0),\n\tF(100000000, P_GPLL0_OUT_AUX2, 3, 0, 0),\n\tF(200000000, P_GPLL0_OUT_EARLY, 3, 0, 0),\n\tF(240000000, P_GPLL0_OUT_EARLY, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_axi_clk_src = {\n\t.cmd_rcgr = 0x45020,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_phy_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_phy_axi_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_phy_ice_core_clk_src[] = {\n\tF(37500000, P_GPLL0_OUT_AUX2, 8, 0, 0),\n\tF(75000000, P_GPLL0_OUT_AUX2, 4, 0, 0),\n\tF(150000000, P_GPLL0_OUT_AUX2, 2, 0, 0),\n\tF(300000000, P_GPLL0_OUT_AUX2, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_ice_core_clk_src = {\n\t.cmd_rcgr = 0x45048,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_phy_ice_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_phy_ice_core_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_phy_phy_aux_clk_src[] = {\n\tF(9600000, P_BI_TCXO, 2, 0, 0),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x4507c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_phy_phy_aux_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_phy_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_ufs_phy_unipro_core_clk_src[] = {\n\tF(37500000, P_GPLL0_OUT_AUX2, 8, 0, 0),\n\tF(75000000, P_GPLL0_OUT_AUX2, 4, 0, 0),\n\tF(150000000, P_GPLL0_OUT_AUX2, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_ufs_phy_unipro_core_clk_src = {\n\t.cmd_rcgr = 0x45060,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_ufs_phy_unipro_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_ufs_phy_unipro_core_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb30_prim_master_clk_src[] = {\n\tF(66666667, P_GPLL0_OUT_AUX2, 4.5, 0, 0),\n\tF(133333333, P_GPLL0_OUT_EARLY, 4.5, 0, 0),\n\tF(200000000, P_GPLL0_OUT_EARLY, 3, 0, 0),\n\tF(240000000, P_GPLL0_OUT_EARLY, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_usb30_prim_master_clk_src = {\n\t.cmd_rcgr = 0x1a01c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_usb30_prim_master_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb30_prim_master_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb30_prim_mock_utmi_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_usb30_prim_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x1a034,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_usb30_prim_mock_utmi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb30_prim_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_parents_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_0),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_usb30_prim_mock_utmi_postdiv_clk_src = {\n\t.reg = 0x1a04c,\n\t.shift = 0,\n\t.width = 2,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gcc_usb30_prim_mock_utmi_postdiv_clk_src\",\n\t\t.parent_hws = (const struct clk_hw *[]) {\n\t\t\t&gcc_usb30_prim_mock_utmi_clk_src.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb3_prim_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x1a060,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_12,\n\t.freq_tbl = ftbl_gcc_usb30_prim_mock_utmi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_usb3_prim_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parents_12,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_12),\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_video_venus_clk_src[] = {\n\tF(133333333, P_GPLL11_OUT_MAIN, 4.5, 0, 0),\n\tF(240000000, P_GPLL11_OUT_MAIN, 2.5, 0, 0),\n\tF(300000000, P_GPLL11_OUT_MAIN, 2, 0, 0),\n\tF(384000000, P_GPLL11_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_video_venus_clk_src = {\n\t.cmd_rcgr = 0x58060,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_13,\n\t.freq_tbl = ftbl_gcc_video_venus_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"gcc_video_venus_clk_src\",\n\t\t.parent_data = gcc_parents_13,\n\t\t.num_parents = ARRAY_SIZE(gcc_parents_13),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_ahb2phy_csi_clk = {\n\t.halt_reg = 0x1d004,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x1d004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x1d004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ahb2phy_csi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ahb2phy_usb_clk = {\n\t.halt_reg = 0x1d008,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x1d008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x1d008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ahb2phy_usb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_bimc_gpu_axi_clk = {\n\t.halt_reg = 0x71154,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.hwcg_reg = 0x71154,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x71154,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_bimc_gpu_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_boot_rom_ahb_clk = {\n\t.halt_reg = 0x23004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x23004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x79004,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_boot_rom_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cam_throttle_nrt_clk = {\n\t.halt_reg = 0x17070,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x17070,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x79004,\n\t\t.enable_mask = BIT(27),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cam_throttle_nrt_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cam_throttle_rt_clk = {\n\t.halt_reg = 0x1706c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x1706c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x79004,\n\t\t.enable_mask = BIT(26),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cam_throttle_rt_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camera_ahb_clk = {\n\t.halt_reg = 0x17008,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.hwcg_reg = 0x17008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x17008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camera_ahb_clk\",\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camera_xo_clk = {\n\t.halt_reg = 0x17028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x17028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camera_xo_clk\",\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_axi_clk = {\n\t.halt_reg = 0x58044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x58044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_camnoc_atb_clk = {\n\t.halt_reg = 0x5804c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.hwcg_reg = 0x5804c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x5804c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_camnoc_atb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_camnoc_nts_xo_clk = {\n\t.halt_reg = 0x58050,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.hwcg_reg = 0x58050,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x58050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_camnoc_nts_xo_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_cci_0_clk = {\n\t.halt_reg = 0x56018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x56018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_cci_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_cci_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_cphy_0_clk = {\n\t.halt_reg = 0x52088,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x52088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_cphy_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_tfe_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_cphy_1_clk = {\n\t.halt_reg = 0x5208c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5208c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_cphy_1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_tfe_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_cphy_2_clk = {\n\t.halt_reg = 0x52090,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x52090,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_cphy_2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_tfe_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_csi0phytimer_clk = {\n\t.halt_reg = 0x59018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x59018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_csi0phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_csi0phytimer_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_csi1phytimer_clk = {\n\t.halt_reg = 0x59034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x59034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_csi1phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_csi1phytimer_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_csi2phytimer_clk = {\n\t.halt_reg = 0x59050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x59050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_csi2phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_csi2phytimer_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_mclk0_clk = {\n\t.halt_reg = 0x51018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x51018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_mclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_mclk0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_mclk1_clk = {\n\t.halt_reg = 0x51034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x51034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_mclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_mclk1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_mclk2_clk = {\n\t.halt_reg = 0x51050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x51050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_mclk2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_mclk2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_mclk3_clk = {\n\t.halt_reg = 0x5106c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5106c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_mclk3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_mclk3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_nrt_axi_clk = {\n\t.halt_reg = 0x58054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x58054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_nrt_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_ope_ahb_clk = {\n\t.halt_reg = 0x5503c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5503c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_ope_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_ope_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_ope_clk = {\n\t.halt_reg = 0x5501c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5501c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_ope_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_ope_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_rt_axi_clk = {\n\t.halt_reg = 0x5805c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5805c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_rt_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_tfe_0_clk = {\n\t.halt_reg = 0x5201c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5201c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_tfe_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_tfe_0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_tfe_0_cphy_rx_clk = {\n\t.halt_reg = 0x5207c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5207c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_tfe_0_cphy_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_tfe_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_tfe_0_csid_clk = {\n\t.halt_reg = 0x520ac,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x520ac,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_tfe_0_csid_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_tfe_0_csid_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_tfe_1_clk = {\n\t.halt_reg = 0x5203c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5203c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_tfe_1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_tfe_1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_tfe_1_cphy_rx_clk = {\n\t.halt_reg = 0x52080,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x52080,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_tfe_1_cphy_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_tfe_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_tfe_1_csid_clk = {\n\t.halt_reg = 0x520cc,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x520cc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_tfe_1_csid_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_tfe_1_csid_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_tfe_2_clk = {\n\t.halt_reg = 0x5205c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5205c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_tfe_2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_tfe_2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_tfe_2_cphy_rx_clk = {\n\t.halt_reg = 0x52084,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x52084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_tfe_2_cphy_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_tfe_cphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_tfe_2_csid_clk = {\n\t.halt_reg = 0x520ec,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x520ec,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_tfe_2_csid_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_tfe_2_csid_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_camss_top_ahb_clk = {\n\t.halt_reg = 0x58028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x58028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_camss_top_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_camss_top_ahb_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cfg_noc_usb3_prim_axi_clk = {\n\t.halt_reg = 0x1a084,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x1a084,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x1a084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cfg_noc_usb3_prim_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_usb30_prim_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cpuss_gnoc_clk = {\n\t.halt_reg = 0x2b004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x2b004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x79004,\n\t\t.enable_mask = BIT(22),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_cpuss_gnoc_clk\",\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_disp_ahb_clk = {\n\t.halt_reg = 0x1700c,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x1700c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x1700c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_disp_ahb_clk\",\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_div gcc_disp_gpll0_clk_src = {\n\t.reg = 0x17058,\n\t.shift = 0,\n\t.width = 2,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"gcc_disp_gpll0_clk_src\",\n\t\t.parent_hws = (const struct clk_hw *[]){ &gpll0.clkr.hw },\n\t\t.num_parents = 1,\n\t\t.ops = &clk_regmap_div_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_disp_gpll0_div_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x79004,\n\t\t.enable_mask = BIT(20),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_disp_gpll0_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_disp_gpll0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_disp_hf_axi_clk = {\n\t.halt_reg = 0x17020,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x17020,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x17020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_disp_hf_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_disp_throttle_core_clk = {\n\t.halt_reg = 0x17064,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x17064,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7900c,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_disp_throttle_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_disp_xo_clk = {\n\t.halt_reg = 0x1702c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1702c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_disp_xo_clk\",\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x4d000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4d000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_gp1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x4e000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4e000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_gp2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0x4f000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4f000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_gp3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_cfg_ahb_clk = {\n\t.halt_reg = 0x36004,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x36004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x36004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_cfg_ahb_clk\",\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_gpll0_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x79004,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_gpll0_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gpll0.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_gpll0_div_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x79004,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_gpll0_div_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gpll0_out_aux2.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_iref_clk = {\n\t.halt_reg = 0x36100,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x36100,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_iref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_memnoc_gfx_clk = {\n\t.halt_reg = 0x3600c,\n\t.halt_check = BRANCH_VOTED,\n\t.hwcg_reg = 0x3600c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x3600c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_memnoc_gfx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_snoc_dvm_gfx_clk = {\n\t.halt_reg = 0x36018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x36018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_snoc_dvm_gfx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gpu_throttle_core_clk = {\n\t.halt_reg = 0x36048,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x36048,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x79004,\n\t\t.enable_mask = BIT(31),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_gpu_throttle_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm2_clk = {\n\t.halt_reg = 0x2000c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2000c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_pdm2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_ahb_clk = {\n\t.halt_reg = 0x20004,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x20004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x20004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_xo4_clk = {\n\t.halt_reg = 0x20008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x20008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_pdm_xo4_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_prng_ahb_clk = {\n\t.halt_reg = 0x21004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x21004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x79004,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_prng_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_camera_nrt_ahb_clk = {\n\t.halt_reg = 0x17014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x17014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7900c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_camera_nrt_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_camera_rt_ahb_clk = {\n\t.halt_reg = 0x17060,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x17060,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7900c,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_camera_rt_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_disp_ahb_clk = {\n\t.halt_reg = 0x17018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x17018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7900c,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_disp_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_gpu_cfg_ahb_clk = {\n\t.halt_reg = 0x36040,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x36040,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7900c,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_gpu_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_video_vcodec_ahb_clk = {\n\t.halt_reg = 0x17010,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x17010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x79004,\n\t\t.enable_mask = BIT(25),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qmip_video_vcodec_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_core_2x_clk = {\n\t.halt_reg = 0x1f014,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7900c,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_core_2x_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_core_clk = {\n\t.halt_reg = 0x1f00c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7900c,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s0_clk = {\n\t.halt_reg = 0x1f144,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7900c,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap0_s0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s1_clk = {\n\t.halt_reg = 0x1f274,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7900c,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap0_s1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s2_clk = {\n\t.halt_reg = 0x1f3a4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7900c,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap0_s2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s3_clk = {\n\t.halt_reg = 0x1f4d4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7900c,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap0_s3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s4_clk = {\n\t.halt_reg = 0x1f604,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7900c,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap0_s4_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s5_clk = {\n\t.halt_reg = 0x1f734,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7900c,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap0_s5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_qupv3_wrap0_s5_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_0_m_ahb_clk = {\n\t.halt_reg = 0x1f004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x1f004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7900c,\n\t\t.enable_mask = BIT(6),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_0_m_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_0_s_ahb_clk = {\n\t.halt_reg = 0x1f008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x1f008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7900c,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_qupv3_wrap_0_s_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ahb_clk = {\n\t.halt_reg = 0x38008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x38008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_apps_clk = {\n\t.halt_reg = 0x38004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x38004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_sdcc1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT  ,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ice_core_clk = {\n\t.halt_reg = 0x3800c,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x3800c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x3800c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc1_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_sdcc1_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_ahb_clk = {\n\t.halt_reg = 0x1e008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1e008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_apps_clk = {\n\t.halt_reg = 0x1e004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1e004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sdcc2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_sdcc2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sys_noc_cpuss_ahb_clk = {\n\t.halt_reg = 0x2b06c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x2b06c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x79004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sys_noc_cpuss_ahb_clk\",\n\t\t\t.flags = CLK_IS_CRITICAL,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sys_noc_ufs_phy_axi_clk = {\n\t.halt_reg = 0x45098,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x45098,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sys_noc_ufs_phy_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_ufs_phy_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sys_noc_usb3_prim_axi_clk = {\n\t.halt_reg = 0x1a080,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x1a080,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x1a080,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_sys_noc_usb3_prim_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_usb30_prim_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_clkref_clk = {\n\t.halt_reg = 0x8c000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8c000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_ahb_clk = {\n\t.halt_reg = 0x45014,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x45014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x45014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_axi_clk = {\n\t.halt_reg = 0x45010,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x45010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x45010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_ufs_phy_axi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_ice_core_clk = {\n\t.halt_reg = 0x45044,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x45044,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x45044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_ufs_phy_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_phy_aux_clk = {\n\t.halt_reg = 0x45078,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x45078,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x45078,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_ufs_phy_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_rx_symbol_0_clk = {\n\t.halt_reg = 0x4501c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x4501c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_rx_symbol_0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_tx_symbol_0_clk = {\n\t.halt_reg = 0x45018,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.clkr = {\n\t\t.enable_reg = 0x45018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_tx_symbol_0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ufs_phy_unipro_core_clk = {\n\t.halt_reg = 0x45040,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x45040,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x45040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_ufs_phy_unipro_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_ufs_phy_unipro_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_master_clk = {\n\t.halt_reg = 0x1a010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1a010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_prim_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_usb30_prim_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_mock_utmi_clk = {\n\t.halt_reg = 0x1a018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1a018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_prim_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_usb30_prim_mock_utmi_postdiv_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_sleep_clk = {\n\t.halt_reg = 0x1a014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1a014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb30_prim_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_clkref_clk = {\n\t.halt_reg = 0x9f000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9f000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_prim_clkref_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_phy_com_aux_clk = {\n\t.halt_reg = 0x1a054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x1a054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_prim_phy_com_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_usb3_prim_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_phy_pipe_clk = {\n\t.halt_reg = 0x1a058,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x1a058,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x1a058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_usb3_prim_phy_pipe_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_vcodec0_axi_clk = {\n\t.halt_reg = 0x6e008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6e008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_vcodec0_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_venus_ahb_clk = {\n\t.halt_reg = 0x6e010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6e010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_venus_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_venus_ctl_axi_clk = {\n\t.halt_reg = 0x6e004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6e004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_venus_ctl_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_video_ahb_clk = {\n\t.halt_reg = 0x17004,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x17004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x17004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_video_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_video_axi0_clk = {\n\t.halt_reg = 0x1701c,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x1701c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x1701c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_video_axi0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_video_throttle_core_clk = {\n\t.halt_reg = 0x17068,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x17068,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x79004,\n\t\t.enable_mask = BIT(28),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_video_throttle_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_video_vcodec0_sys_clk = {\n\t.halt_reg = 0x580a4,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.hwcg_reg = 0x580a4,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x580a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_video_vcodec0_sys_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_video_venus_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_video_venus_ctl_clk = {\n\t.halt_reg = 0x5808c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5808c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_video_venus_ctl_clk\",\n\t\t\t.parent_hws = (const struct clk_hw *[]){\n\t\t\t\t&gcc_video_venus_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_video_xo_clk = {\n\t.halt_reg = 0x17024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x17024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"gcc_video_xo_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc gcc_camss_top_gdsc = {\n\t.gdscr = 0x58004,\n\t.pd = {\n\t\t.name = \"gcc_camss_top\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc gcc_ufs_phy_gdsc = {\n\t.gdscr = 0x45004,\n\t.pd = {\n\t\t.name = \"gcc_ufs_phy\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc gcc_usb30_prim_gdsc = {\n\t.gdscr = 0x1a004,\n\t.pd = {\n\t\t.name = \"gcc_usb30_prim\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc gcc_vcodec0_gdsc = {\n\t.gdscr = 0x58098,\n\t.pd = {\n\t\t.name = \"gcc_vcodec0\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc gcc_venus_gdsc = {\n\t.gdscr = 0x5807c,\n\t.pd = {\n\t\t.name = \"gcc_venus\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc hlos1_vote_turing_mmu_tbu1_gdsc = {\n\t.gdscr = 0x7d060,\n\t.pd = {\n\t\t.name = \"hlos1_vote_turing_mmu_tbu1\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc hlos1_vote_turing_mmu_tbu0_gdsc = {\n\t.gdscr = 0x7d07c,\n\t.pd = {\n\t\t.name = \"hlos1_vote_turing_mmu_tbu0\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc = {\n\t.gdscr = 0x7d074,\n\t.pd = {\n\t\t.name = \"hlos1_vote_mm_snoc_mmu_tbu_rt\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct gdsc hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc = {\n\t.gdscr = 0x7d078,\n\t.pd = {\n\t\t.name = \"hlos1_vote_mm_snoc_mmu_tbu_nrt\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = VOTABLE,\n};\n\nstatic struct clk_regmap *gcc_sm6115_clocks[] = {\n\t[GCC_AHB2PHY_CSI_CLK] = &gcc_ahb2phy_csi_clk.clkr,\n\t[GCC_AHB2PHY_USB_CLK] = &gcc_ahb2phy_usb_clk.clkr,\n\t[GCC_BIMC_GPU_AXI_CLK] = &gcc_bimc_gpu_axi_clk.clkr,\n\t[GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,\n\t[GCC_CAM_THROTTLE_NRT_CLK] = &gcc_cam_throttle_nrt_clk.clkr,\n\t[GCC_CAM_THROTTLE_RT_CLK] = &gcc_cam_throttle_rt_clk.clkr,\n\t[GCC_CAMERA_AHB_CLK] = &gcc_camera_ahb_clk.clkr,\n\t[GCC_CAMERA_XO_CLK] = &gcc_camera_xo_clk.clkr,\n\t[GCC_CAMSS_AXI_CLK] = &gcc_camss_axi_clk.clkr,\n\t[GCC_CAMSS_AXI_CLK_SRC] = &gcc_camss_axi_clk_src.clkr,\n\t[GCC_CAMSS_CAMNOC_ATB_CLK] = &gcc_camss_camnoc_atb_clk.clkr,\n\t[GCC_CAMSS_CAMNOC_NTS_XO_CLK] = &gcc_camss_camnoc_nts_xo_clk.clkr,\n\t[GCC_CAMSS_CCI_0_CLK] = &gcc_camss_cci_0_clk.clkr,\n\t[GCC_CAMSS_CCI_CLK_SRC] = &gcc_camss_cci_clk_src.clkr,\n\t[GCC_CAMSS_CPHY_0_CLK] = &gcc_camss_cphy_0_clk.clkr,\n\t[GCC_CAMSS_CPHY_1_CLK] = &gcc_camss_cphy_1_clk.clkr,\n\t[GCC_CAMSS_CPHY_2_CLK] = &gcc_camss_cphy_2_clk.clkr,\n\t[GCC_CAMSS_CSI0PHYTIMER_CLK] = &gcc_camss_csi0phytimer_clk.clkr,\n\t[GCC_CAMSS_CSI0PHYTIMER_CLK_SRC] = &gcc_camss_csi0phytimer_clk_src.clkr,\n\t[GCC_CAMSS_CSI1PHYTIMER_CLK] = &gcc_camss_csi1phytimer_clk.clkr,\n\t[GCC_CAMSS_CSI1PHYTIMER_CLK_SRC] = &gcc_camss_csi1phytimer_clk_src.clkr,\n\t[GCC_CAMSS_CSI2PHYTIMER_CLK] = &gcc_camss_csi2phytimer_clk.clkr,\n\t[GCC_CAMSS_CSI2PHYTIMER_CLK_SRC] = &gcc_camss_csi2phytimer_clk_src.clkr,\n\t[GCC_CAMSS_MCLK0_CLK] = &gcc_camss_mclk0_clk.clkr,\n\t[GCC_CAMSS_MCLK0_CLK_SRC] = &gcc_camss_mclk0_clk_src.clkr,\n\t[GCC_CAMSS_MCLK1_CLK] = &gcc_camss_mclk1_clk.clkr,\n\t[GCC_CAMSS_MCLK1_CLK_SRC] = &gcc_camss_mclk1_clk_src.clkr,\n\t[GCC_CAMSS_MCLK2_CLK] = &gcc_camss_mclk2_clk.clkr,\n\t[GCC_CAMSS_MCLK2_CLK_SRC] = &gcc_camss_mclk2_clk_src.clkr,\n\t[GCC_CAMSS_MCLK3_CLK] = &gcc_camss_mclk3_clk.clkr,\n\t[GCC_CAMSS_MCLK3_CLK_SRC] = &gcc_camss_mclk3_clk_src.clkr,\n\t[GCC_CAMSS_NRT_AXI_CLK] = &gcc_camss_nrt_axi_clk.clkr,\n\t[GCC_CAMSS_OPE_AHB_CLK] = &gcc_camss_ope_ahb_clk.clkr,\n\t[GCC_CAMSS_OPE_AHB_CLK_SRC] = &gcc_camss_ope_ahb_clk_src.clkr,\n\t[GCC_CAMSS_OPE_CLK] = &gcc_camss_ope_clk.clkr,\n\t[GCC_CAMSS_OPE_CLK_SRC] = &gcc_camss_ope_clk_src.clkr,\n\t[GCC_CAMSS_RT_AXI_CLK] = &gcc_camss_rt_axi_clk.clkr,\n\t[GCC_CAMSS_TFE_0_CLK] = &gcc_camss_tfe_0_clk.clkr,\n\t[GCC_CAMSS_TFE_0_CLK_SRC] = &gcc_camss_tfe_0_clk_src.clkr,\n\t[GCC_CAMSS_TFE_0_CPHY_RX_CLK] = &gcc_camss_tfe_0_cphy_rx_clk.clkr,\n\t[GCC_CAMSS_TFE_0_CSID_CLK] = &gcc_camss_tfe_0_csid_clk.clkr,\n\t[GCC_CAMSS_TFE_0_CSID_CLK_SRC] = &gcc_camss_tfe_0_csid_clk_src.clkr,\n\t[GCC_CAMSS_TFE_1_CLK] = &gcc_camss_tfe_1_clk.clkr,\n\t[GCC_CAMSS_TFE_1_CLK_SRC] = &gcc_camss_tfe_1_clk_src.clkr,\n\t[GCC_CAMSS_TFE_1_CPHY_RX_CLK] = &gcc_camss_tfe_1_cphy_rx_clk.clkr,\n\t[GCC_CAMSS_TFE_1_CSID_CLK] = &gcc_camss_tfe_1_csid_clk.clkr,\n\t[GCC_CAMSS_TFE_1_CSID_CLK_SRC] = &gcc_camss_tfe_1_csid_clk_src.clkr,\n\t[GCC_CAMSS_TFE_2_CLK] = &gcc_camss_tfe_2_clk.clkr,\n\t[GCC_CAMSS_TFE_2_CLK_SRC] = &gcc_camss_tfe_2_clk_src.clkr,\n\t[GCC_CAMSS_TFE_2_CPHY_RX_CLK] = &gcc_camss_tfe_2_cphy_rx_clk.clkr,\n\t[GCC_CAMSS_TFE_2_CSID_CLK] = &gcc_camss_tfe_2_csid_clk.clkr,\n\t[GCC_CAMSS_TFE_2_CSID_CLK_SRC] = &gcc_camss_tfe_2_csid_clk_src.clkr,\n\t[GCC_CAMSS_TFE_CPHY_RX_CLK_SRC] = &gcc_camss_tfe_cphy_rx_clk_src.clkr,\n\t[GCC_CAMSS_TOP_AHB_CLK] = &gcc_camss_top_ahb_clk.clkr,\n\t[GCC_CAMSS_TOP_AHB_CLK_SRC] = &gcc_camss_top_ahb_clk_src.clkr,\n\t[GCC_CFG_NOC_USB3_PRIM_AXI_CLK] = &gcc_cfg_noc_usb3_prim_axi_clk.clkr,\n\t[GCC_CPUSS_GNOC_CLK] = &gcc_cpuss_gnoc_clk.clkr,\n\t[GCC_DISP_AHB_CLK] = &gcc_disp_ahb_clk.clkr,\n\t[GCC_DISP_GPLL0_CLK_SRC] = &gcc_disp_gpll0_clk_src.clkr,\n\t[GCC_DISP_GPLL0_DIV_CLK_SRC] = &gcc_disp_gpll0_div_clk_src.clkr,\n\t[GCC_DISP_HF_AXI_CLK] = &gcc_disp_hf_axi_clk.clkr,\n\t[GCC_DISP_THROTTLE_CORE_CLK] = &gcc_disp_throttle_core_clk.clkr,\n\t[GCC_DISP_XO_CLK] = &gcc_disp_xo_clk.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP1_CLK_SRC] = &gcc_gp1_clk_src.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP2_CLK_SRC] = &gcc_gp2_clk_src.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_GP3_CLK_SRC] = &gcc_gp3_clk_src.clkr,\n\t[GCC_GPU_CFG_AHB_CLK] = &gcc_gpu_cfg_ahb_clk.clkr,\n\t[GCC_GPU_GPLL0_CLK_SRC] = &gcc_gpu_gpll0_clk_src.clkr,\n\t[GCC_GPU_GPLL0_DIV_CLK_SRC] = &gcc_gpu_gpll0_div_clk_src.clkr,\n\t[GCC_GPU_IREF_CLK] = &gcc_gpu_iref_clk.clkr,\n\t[GCC_GPU_MEMNOC_GFX_CLK] = &gcc_gpu_memnoc_gfx_clk.clkr,\n\t[GCC_GPU_SNOC_DVM_GFX_CLK] = &gcc_gpu_snoc_dvm_gfx_clk.clkr,\n\t[GCC_GPU_THROTTLE_CORE_CLK] = &gcc_gpu_throttle_core_clk.clkr,\n\t[GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,\n\t[GCC_PDM2_CLK_SRC] = &gcc_pdm2_clk_src.clkr,\n\t[GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,\n\t[GCC_PDM_XO4_CLK] = &gcc_pdm_xo4_clk.clkr,\n\t[GCC_PRNG_AHB_CLK] = &gcc_prng_ahb_clk.clkr,\n\t[GCC_QMIP_CAMERA_NRT_AHB_CLK] = &gcc_qmip_camera_nrt_ahb_clk.clkr,\n\t[GCC_QMIP_CAMERA_RT_AHB_CLK] = &gcc_qmip_camera_rt_ahb_clk.clkr,\n\t[GCC_QMIP_DISP_AHB_CLK] = &gcc_qmip_disp_ahb_clk.clkr,\n\t[GCC_QMIP_GPU_CFG_AHB_CLK] = &gcc_qmip_gpu_cfg_ahb_clk.clkr,\n\t[GCC_QMIP_VIDEO_VCODEC_AHB_CLK] = &gcc_qmip_video_vcodec_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP0_CORE_2X_CLK] = &gcc_qupv3_wrap0_core_2x_clk.clkr,\n\t[GCC_QUPV3_WRAP0_CORE_CLK] = &gcc_qupv3_wrap0_core_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S0_CLK] = &gcc_qupv3_wrap0_s0_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S0_CLK_SRC] = &gcc_qupv3_wrap0_s0_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S1_CLK] = &gcc_qupv3_wrap0_s1_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S1_CLK_SRC] = &gcc_qupv3_wrap0_s1_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S2_CLK] = &gcc_qupv3_wrap0_s2_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S2_CLK_SRC] = &gcc_qupv3_wrap0_s2_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S3_CLK] = &gcc_qupv3_wrap0_s3_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S3_CLK_SRC] = &gcc_qupv3_wrap0_s3_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S4_CLK] = &gcc_qupv3_wrap0_s4_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S4_CLK_SRC] = &gcc_qupv3_wrap0_s4_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S5_CLK_SRC] = &gcc_qupv3_wrap0_s5_clk_src.clkr,\n\t[GCC_QUPV3_WRAP_0_M_AHB_CLK] = &gcc_qupv3_wrap_0_m_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_0_S_AHB_CLK] = &gcc_qupv3_wrap_0_s_ahb_clk.clkr,\n\t[GCC_SDCC1_AHB_CLK] = &gcc_sdcc1_ahb_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK] = &gcc_sdcc1_apps_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK_SRC] = &gcc_sdcc1_apps_clk_src.clkr,\n\t[GCC_SDCC1_ICE_CORE_CLK] = &gcc_sdcc1_ice_core_clk.clkr,\n\t[GCC_SDCC1_ICE_CORE_CLK_SRC] = &gcc_sdcc1_ice_core_clk_src.clkr,\n\t[GCC_SDCC2_AHB_CLK] = &gcc_sdcc2_ahb_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK] = &gcc_sdcc2_apps_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK_SRC] = &gcc_sdcc2_apps_clk_src.clkr,\n\t[GCC_SYS_NOC_CPUSS_AHB_CLK] = &gcc_sys_noc_cpuss_ahb_clk.clkr,\n\t[GCC_SYS_NOC_UFS_PHY_AXI_CLK] = &gcc_sys_noc_ufs_phy_axi_clk.clkr,\n\t[GCC_SYS_NOC_USB3_PRIM_AXI_CLK] = &gcc_sys_noc_usb3_prim_axi_clk.clkr,\n\t[GCC_UFS_CLKREF_CLK] = &gcc_ufs_clkref_clk.clkr,\n\t[GCC_UFS_PHY_AHB_CLK] = &gcc_ufs_phy_ahb_clk.clkr,\n\t[GCC_UFS_PHY_AXI_CLK] = &gcc_ufs_phy_axi_clk.clkr,\n\t[GCC_UFS_PHY_AXI_CLK_SRC] = &gcc_ufs_phy_axi_clk_src.clkr,\n\t[GCC_UFS_PHY_ICE_CORE_CLK] = &gcc_ufs_phy_ice_core_clk.clkr,\n\t[GCC_UFS_PHY_ICE_CORE_CLK_SRC] = &gcc_ufs_phy_ice_core_clk_src.clkr,\n\t[GCC_UFS_PHY_PHY_AUX_CLK] = &gcc_ufs_phy_phy_aux_clk.clkr,\n\t[GCC_UFS_PHY_PHY_AUX_CLK_SRC] = &gcc_ufs_phy_phy_aux_clk_src.clkr,\n\t[GCC_UFS_PHY_RX_SYMBOL_0_CLK] = &gcc_ufs_phy_rx_symbol_0_clk.clkr,\n\t[GCC_UFS_PHY_TX_SYMBOL_0_CLK] = &gcc_ufs_phy_tx_symbol_0_clk.clkr,\n\t[GCC_UFS_PHY_UNIPRO_CORE_CLK] = &gcc_ufs_phy_unipro_core_clk.clkr,\n\t[GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC] =\n\t\t&gcc_ufs_phy_unipro_core_clk_src.clkr,\n\t[GCC_USB30_PRIM_MASTER_CLK] = &gcc_usb30_prim_master_clk.clkr,\n\t[GCC_USB30_PRIM_MASTER_CLK_SRC] = &gcc_usb30_prim_master_clk_src.clkr,\n\t[GCC_USB30_PRIM_MOCK_UTMI_CLK] = &gcc_usb30_prim_mock_utmi_clk.clkr,\n\t[GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC] =\n\t\t&gcc_usb30_prim_mock_utmi_clk_src.clkr,\n\t[GCC_USB30_PRIM_MOCK_UTMI_POSTDIV_CLK_SRC] =\n\t\t&gcc_usb30_prim_mock_utmi_postdiv_clk_src.clkr,\n\t[GCC_USB30_PRIM_SLEEP_CLK] = &gcc_usb30_prim_sleep_clk.clkr,\n\t[GCC_USB3_PRIM_CLKREF_CLK] = &gcc_usb3_prim_clkref_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_AUX_CLK_SRC] = &gcc_usb3_prim_phy_aux_clk_src.clkr,\n\t[GCC_USB3_PRIM_PHY_COM_AUX_CLK] = &gcc_usb3_prim_phy_com_aux_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_PIPE_CLK] = &gcc_usb3_prim_phy_pipe_clk.clkr,\n\t[GCC_VCODEC0_AXI_CLK] = &gcc_vcodec0_axi_clk.clkr,\n\t[GCC_VENUS_AHB_CLK] = &gcc_venus_ahb_clk.clkr,\n\t[GCC_VENUS_CTL_AXI_CLK] = &gcc_venus_ctl_axi_clk.clkr,\n\t[GCC_VIDEO_AHB_CLK] = &gcc_video_ahb_clk.clkr,\n\t[GCC_VIDEO_AXI0_CLK] = &gcc_video_axi0_clk.clkr,\n\t[GCC_VIDEO_THROTTLE_CORE_CLK] = &gcc_video_throttle_core_clk.clkr,\n\t[GCC_VIDEO_VCODEC0_SYS_CLK] = &gcc_video_vcodec0_sys_clk.clkr,\n\t[GCC_VIDEO_VENUS_CLK_SRC] = &gcc_video_venus_clk_src.clkr,\n\t[GCC_VIDEO_VENUS_CTL_CLK] = &gcc_video_venus_ctl_clk.clkr,\n\t[GCC_VIDEO_XO_CLK] = &gcc_video_xo_clk.clkr,\n\t[GPLL0] = &gpll0.clkr,\n\t[GPLL0_OUT_AUX2] = &gpll0_out_aux2.clkr,\n\t[GPLL0_OUT_MAIN] = &gpll0_out_main.clkr,\n\t[GPLL10] = &gpll10.clkr,\n\t[GPLL10_OUT_MAIN] = &gpll10_out_main.clkr,\n\t[GPLL11] = &gpll11.clkr,\n\t[GPLL11_OUT_MAIN] = &gpll11_out_main.clkr,\n\t[GPLL3] = &gpll3.clkr,\n\t[GPLL4] = &gpll4.clkr,\n\t[GPLL4_OUT_MAIN] = &gpll4_out_main.clkr,\n\t[GPLL6] = &gpll6.clkr,\n\t[GPLL6_OUT_MAIN] = &gpll6_out_main.clkr,\n\t[GPLL7] = &gpll7.clkr,\n\t[GPLL7_OUT_MAIN] = &gpll7_out_main.clkr,\n\t[GPLL8] = &gpll8.clkr,\n\t[GPLL8_OUT_MAIN] = &gpll8_out_main.clkr,\n\t[GPLL9] = &gpll9.clkr,\n\t[GPLL9_OUT_MAIN] = &gpll9_out_main.clkr,\n};\n\nstatic const struct qcom_reset_map gcc_sm6115_resets[] = {\n\t[GCC_QUSB2PHY_PRIM_BCR] = { 0x1c000 },\n\t[GCC_QUSB2PHY_SEC_BCR] = { 0x1c004 },\n\t[GCC_SDCC1_BCR] = { 0x38000 },\n\t[GCC_SDCC2_BCR] = { 0x1e000 },\n\t[GCC_UFS_PHY_BCR] = { 0x45000 },\n\t[GCC_USB30_PRIM_BCR] = { 0x1a000 },\n\t[GCC_USB_PHY_CFG_AHB2PHY_BCR] = { 0x1d000 },\n\t[GCC_USB3PHY_PHY_PRIM_SP0_BCR] = { 0x1b008 },\n\t[GCC_USB3_PHY_PRIM_SP0_BCR] = { 0x1b000 },\n\t[GCC_VCODEC0_BCR] = { 0x58094 },\n\t[GCC_VENUS_BCR] = { 0x58078 },\n\t[GCC_VIDEO_INTERFACE_BCR] = { 0x6e000 },\n};\n\nstatic struct gdsc *gcc_sm6115_gdscs[] = {\n\t[GCC_CAMSS_TOP_GDSC] = &gcc_camss_top_gdsc,\n\t[GCC_UFS_PHY_GDSC] = &gcc_ufs_phy_gdsc,\n\t[GCC_USB30_PRIM_GDSC] = &gcc_usb30_prim_gdsc,\n\t[GCC_VCODEC0_GDSC] = &gcc_vcodec0_gdsc,\n\t[GCC_VENUS_GDSC] = &gcc_venus_gdsc,\n\t[HLOS1_VOTE_TURING_MMU_TBU1_GDSC] = &hlos1_vote_turing_mmu_tbu1_gdsc,\n\t[HLOS1_VOTE_TURING_MMU_TBU0_GDSC] = &hlos1_vote_turing_mmu_tbu0_gdsc,\n\t[HLOS1_VOTE_MM_SNOC_MMU_TBU_RT_GDSC] = &hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc,\n\t[HLOS1_VOTE_MM_SNOC_MMU_TBU_NRT_GDSC] = &hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc,\n};\n\nstatic const struct clk_rcg_dfs_data gcc_dfs_clocks[] = {\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s0_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s1_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s2_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s3_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s4_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s5_clk_src),\n};\n\nstatic const struct regmap_config gcc_sm6115_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0xc7000,\n\t.fast_io = true,\n};\n\nstatic const struct qcom_cc_desc gcc_sm6115_desc = {\n\t.config = &gcc_sm6115_regmap_config,\n\t.clks = gcc_sm6115_clocks,\n\t.num_clks = ARRAY_SIZE(gcc_sm6115_clocks),\n\t.resets = gcc_sm6115_resets,\n\t.num_resets = ARRAY_SIZE(gcc_sm6115_resets),\n\t.gdscs = gcc_sm6115_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gcc_sm6115_gdscs),\n};\n\nstatic const struct of_device_id gcc_sm6115_match_table[] = {\n\t{ .compatible = \"qcom,gcc-sm6115\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_sm6115_match_table);\n\nstatic int gcc_sm6115_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tint ret;\n\n\tregmap = qcom_cc_map(pdev, &gcc_sm6115_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tret = qcom_cc_register_rcg_dfs(regmap, gcc_dfs_clocks,\n\t\t\tARRAY_SIZE(gcc_dfs_clocks));\n\tif (ret)\n\t\treturn ret;\n\n\tclk_alpha_pll_configure(&gpll8, regmap, &gpll8_config);\n\tclk_alpha_pll_configure(&gpll9, regmap, &gpll9_config);\n\tclk_alpha_pll_configure(&gpll10, regmap, &gpll10_config);\n\tclk_alpha_pll_configure(&gpll11, regmap, &gpll11_config);\n\n\treturn qcom_cc_really_probe(pdev, &gcc_sm6115_desc, regmap);\n}\n\nstatic struct platform_driver gcc_sm6115_driver = {\n\t.probe = gcc_sm6115_probe,\n\t.driver = {\n\t\t.name = \"gcc-sm6115\",\n\t\t.of_match_table = gcc_sm6115_match_table,\n\t},\n};\n\nstatic int __init gcc_sm6115_init(void)\n{\n\treturn platform_driver_register(&gcc_sm6115_driver);\n}\nsubsys_initcall(gcc_sm6115_init);\n\nstatic void __exit gcc_sm6115_exit(void)\n{\n\tplatform_driver_unregister(&gcc_sm6115_driver);\n}\nmodule_exit(gcc_sm6115_exit);\n\nMODULE_DESCRIPTION(\"QTI GCC SM6115 and SM4250 Driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_ALIAS(\"platform:gcc-sm6115\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}