# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# REQUIRES: intel_feature_isa_apx_f
# RUN: llc -run-pass x86-domain-reassignment -mtriple=x86_64-unknown-unknown -mattr=+avx512f,+avx512bw,+avx512dq,+ndd -o - %s | FileCheck %s
--- |
  ; ModuleID = '../test/CodeGen/X86/gpr-to-mask.ll'
  source_filename = "../test/CodeGen/X86/gpr-to-mask.ll"
  target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
  target triple = "x86_64-unknown-unknown"

  define void @test_fcmp_storefloat(i1 %cond, ptr %fptr, float %f1, float %f2, float %f3, float %f4, float %f5, float %f6) #0 {
  entry:
    br i1 %cond, label %if, label %else

  if:                                               ; preds = %entry
    %cmp1 = fcmp oeq float %f3, %f4
    br label %exit

  else:                                             ; preds = %entry
    %cmp2 = fcmp oeq float %f5, %f6
    br label %exit

  exit:                                             ; preds = %else, %if
    %val = phi i1 [ %cmp1, %if ], [ %cmp2, %else ]
    %selected = select i1 %val, float %f1, float %f2
    store float %selected, ptr %fptr
    ret void
  }

  define void @test_8bitops() #0 {
    ret void
  }
  define void @test_16bitops() #0 {
    ret void
  }
  define void @test_32bitops() #0 {
    ret void
  }
  define void @test_64bitops() #0 {
    ret void
  }
  define void @test_16bitext() #0 {
    ret void
  }
  define void @test_32bitext() #0 {
    ret void
  }
  define void @test_64bitext() #0 {
    ret void
  }
...
---
name:            test_fcmp_storefloat
alignment:       16
exposesReturnsTwice: false
legalized:       false
regBankSelected: false
selected:        false
tracksRegLiveness: true
registers:
  - { id: 0, class: gr8, preferred-register: '' }
  - { id: 1, class: gr8, preferred-register: '' }
  - { id: 2, class: gr8, preferred-register: '' }
  - { id: 3, class: gr32, preferred-register: '' }
  - { id: 4, class: gr64, preferred-register: '' }
  - { id: 5, class: vr128x, preferred-register: '' }
  - { id: 6, class: fr32x, preferred-register: '' }
  - { id: 7, class: fr32x, preferred-register: '' }
  - { id: 8, class: fr32x, preferred-register: '' }
  - { id: 9, class: fr32x, preferred-register: '' }
  - { id: 10, class: fr32x, preferred-register: '' }
  - { id: 11, class: gr8, preferred-register: '' }
  - { id: 12, class: vk1, preferred-register: '' }
  - { id: 13, class: gr32, preferred-register: '' }
  - { id: 14, class: vk1, preferred-register: '' }
  - { id: 15, class: gr32, preferred-register: '' }
  - { id: 16, class: gr32, preferred-register: '' }
  - { id: 17, class: gr32, preferred-register: '' }
  - { id: 18, class: vk1wm, preferred-register: '' }
  - { id: 19, class: vr128x, preferred-register: '' }
  - { id: 20, class: vr128, preferred-register: '' }
  - { id: 21, class: vr128, preferred-register: '' }
  - { id: 22, class: fr32x, preferred-register: '' }
liveins:
  - { reg: '$edi', virtual-reg: '%3' }
  - { reg: '$rsi', virtual-reg: '%4' }
  - { reg: '$xmm0', virtual-reg: '%5' }
  - { reg: '$xmm1', virtual-reg: '%6' }
  - { reg: '$xmm2', virtual-reg: '%7' }
  - { reg: '$xmm3', virtual-reg: '%8' }
  - { reg: '$xmm4', virtual-reg: '%9' }
  - { reg: '$xmm5', virtual-reg: '%10' }
frameInfo:
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    0
  adjustsStack:    false
  hasCalls:        false
  stackProtector:  ''
  maxCallFrameSize: 4294967295
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
  savePoint:       ''
  restorePoint:    ''
fixedStack:
stack:
constants:
body:             |
  ; CHECK-LABEL: name: test_fcmp_storefloat
  ; CHECK: bb.0.entry:
  ; CHECK-NEXT:   successors: %bb.1(0x40000000), %bb.2(0x40000000)
  ; CHECK-NEXT:   liveins: $edi, $rsi, $xmm0, $xmm1, $xmm2, $xmm3, $xmm4, $xmm5
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT:   [[COPY:%[0-9]+]]:fr32x = COPY $xmm5
  ; CHECK-NEXT:   [[COPY1:%[0-9]+]]:fr32x = COPY $xmm4
  ; CHECK-NEXT:   [[COPY2:%[0-9]+]]:fr32x = COPY $xmm3
  ; CHECK-NEXT:   [[COPY3:%[0-9]+]]:fr32x = COPY $xmm2
  ; CHECK-NEXT:   [[COPY4:%[0-9]+]]:fr32x = COPY $xmm1
  ; CHECK-NEXT:   [[COPY5:%[0-9]+]]:vr128x = COPY $xmm0
  ; CHECK-NEXT:   [[COPY6:%[0-9]+]]:gr64 = COPY $rsi
  ; CHECK-NEXT:   [[COPY7:%[0-9]+]]:gr32 = COPY $edi
  ; CHECK-NEXT:   [[COPY8:%[0-9]+]]:gr8 = COPY [[COPY7]].sub_8bit
  ; CHECK-NEXT:   TEST8ri killed [[COPY8]], 1, implicit-def $eflags
  ; CHECK-NEXT:   JCC_1 %bb.2, 4, implicit $eflags
  ; CHECK-NEXT:   JMP_1 %bb.1
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT: bb.1.if:
  ; CHECK-NEXT:   successors: %bb.3(0x80000000)
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT:   [[VCMPSSZrr:%[0-9]+]]:vk1 = VCMPSSZrr [[COPY3]], [[COPY2]], 0, implicit $mxcsr
  ; CHECK-NEXT:   [[COPY9:%[0-9]+]]:vk32 = COPY [[VCMPSSZrr]]
  ; CHECK-NEXT:   [[COPY10:%[0-9]+]]:vk8 = COPY [[COPY9]]
  ; CHECK-NEXT:   JMP_1 %bb.3
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT: bb.2.else:
  ; CHECK-NEXT:   successors: %bb.3(0x80000000)
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT:   [[VCMPSSZrr1:%[0-9]+]]:vk1 = VCMPSSZrr [[COPY1]], [[COPY]], 0, implicit $mxcsr
  ; CHECK-NEXT:   [[COPY11:%[0-9]+]]:vk32 = COPY [[VCMPSSZrr1]]
  ; CHECK-NEXT:   [[COPY12:%[0-9]+]]:vk8 = COPY [[COPY11]]
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT: bb.3.exit:
  ; CHECK-NEXT:   [[PHI:%[0-9]+]]:vk8 = PHI [[COPY12]], %bb.2, [[COPY10]], %bb.1
  ; CHECK-NEXT:   [[DEF:%[0-9]+]]:vk32 = IMPLICIT_DEF
  ; CHECK-NEXT:   [[COPY13:%[0-9]+]]:vk32 = COPY [[PHI]]
  ; CHECK-NEXT:   [[COPY14:%[0-9]+]]:vk1wm = COPY [[COPY13]]
  ; CHECK-NEXT:   [[COPY15:%[0-9]+]]:vr128x = COPY [[COPY4]]
  ; CHECK-NEXT:   [[DEF1:%[0-9]+]]:vr128 = IMPLICIT_DEF
  ; CHECK-NEXT:   [[VMOVSSZrrk:%[0-9]+]]:vr128 = VMOVSSZrrk [[COPY15]], killed [[COPY14]], killed [[DEF1]], [[COPY5]]
  ; CHECK-NEXT:   [[COPY16:%[0-9]+]]:fr32x = COPY [[VMOVSSZrrk]]
  ; CHECK-NEXT:   VMOVSSZmr [[COPY6]], 1, $noreg, 0, $noreg, killed [[COPY16]] :: (store (s32) into %ir.fptr)
  ; CHECK-NEXT:   RET 0
  bb.0.entry:
    successors: %bb.1(0x40000000), %bb.2(0x40000000)
    liveins: $edi, $rsi, $xmm0, $xmm1, $xmm2, $xmm3, $xmm4, $xmm5

    %10 = COPY $xmm5
    %9 = COPY $xmm4
    %8 = COPY $xmm3
    %7 = COPY $xmm2
    %6 = COPY $xmm1
    %5 = COPY $xmm0
    %4 = COPY $rsi
    %3 = COPY $edi
    %11 = COPY %3.sub_8bit
    TEST8ri killed %11, 1, implicit-def $eflags
    JCC_1 %bb.2, 4, implicit $eflags
    JMP_1 %bb.1

  bb.1.if:
    successors: %bb.3(0x80000000)

    %14 = VCMPSSZrr %7, %8, 0, implicit $mxcsr

    ; check that cross domain copies are replaced with same domain copies.

    %15 = COPY %14
    %0 = COPY %15.sub_8bit
    JMP_1 %bb.3

  bb.2.else:
    successors: %bb.3(0x80000000)
    %12 = VCMPSSZrr %9, %10, 0, implicit $mxcsr

    ; check that cross domain copies are replaced with same domain copies.

    %13 = COPY %12
    %1 = COPY %13.sub_8bit

  bb.3.exit:

    ; check PHI, IMPLICIT_DEF, and INSERT_SUBREG replacers.

    %2 = PHI %1, %bb.2, %0, %bb.1
    %17 = IMPLICIT_DEF
    %16 = INSERT_SUBREG %17, %2, %subreg.sub_8bit_hi
    %18 = COPY %16
    %19 = COPY %6
    %21 = IMPLICIT_DEF
    %20 = VMOVSSZrrk %19, killed %18, killed %21, %5
    %22 = COPY %20
    VMOVSSZmr %4, 1, $noreg, 0, $noreg, killed %22 :: (store (s32) into %ir.fptr)
    RET 0

...
---
name:            test_8bitops
alignment:       16
exposesReturnsTwice: false
legalized:       false
regBankSelected: false
selected:        false
tracksRegLiveness: true
registers:
  - { id: 0, class: gr64, preferred-register: '' }
  - { id: 1, class: vr512, preferred-register: '' }
  - { id: 2, class: vr512, preferred-register: '' }
  - { id: 3, class: vr512, preferred-register: '' }
  - { id: 4, class: vr512, preferred-register: '' }
  - { id: 5, class: vk8, preferred-register: '' }
  - { id: 6, class: gr32, preferred-register: '' }
  - { id: 7, class: gr8, preferred-register: '' }
  - { id: 8, class: gr32, preferred-register: '' }
  - { id: 9, class: gr32, preferred-register: '' }
  - { id: 10, class: vk8wm, preferred-register: '' }
  - { id: 11, class: vr512, preferred-register: '' }
  - { id: 12, class: gr8, preferred-register: '' }
  - { id: 13, class: gr8, preferred-register: '' }
  - { id: 14, class: gr8, preferred-register: '' }
  - { id: 15, class: gr8, preferred-register: '' }
  - { id: 16, class: gr8, preferred-register: '' }
  - { id: 17, class: gr8, preferred-register: '' }
  - { id: 18, class: gr8, preferred-register: '' }
liveins:
  - { reg: '$rdi', virtual-reg: '%0' }
  - { reg: '$zmm0', virtual-reg: '%1' }
  - { reg: '$zmm1', virtual-reg: '%2' }
  - { reg: '$zmm2', virtual-reg: '%3' }
  - { reg: '$zmm3', virtual-reg: '%4' }
frameInfo:
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    0
  adjustsStack:    false
  hasCalls:        false
  stackProtector:  ''
  maxCallFrameSize: 4294967295
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
  savePoint:       ''
  restorePoint:    ''
fixedStack:
stack:
constants:
body:             |
  ; CHECK-LABEL: name: test_8bitops
  ; CHECK: bb.0:
  ; CHECK-NEXT:   successors: %bb.1(0x80000000)
  ; CHECK-NEXT:   liveins: $rdi, $zmm0, $zmm1, $zmm2, $zmm3
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT:   [[COPY:%[0-9]+]]:gr64 = COPY $rdi
  ; CHECK-NEXT:   [[COPY1:%[0-9]+]]:vr512 = COPY $zmm0
  ; CHECK-NEXT:   [[COPY2:%[0-9]+]]:vr512 = COPY $zmm1
  ; CHECK-NEXT:   [[COPY3:%[0-9]+]]:vr512 = COPY $zmm2
  ; CHECK-NEXT:   [[COPY4:%[0-9]+]]:vr512 = COPY $zmm3
  ; CHECK-NEXT:   [[VCMPPDZrri:%[0-9]+]]:vk8 = VCMPPDZrri [[COPY3]], [[COPY4]], 0, implicit $mxcsr
  ; CHECK-NEXT:   [[COPY5:%[0-9]+]]:gr32 = COPY [[VCMPPDZrri]]
  ; CHECK-NEXT:   [[COPY6:%[0-9]+]]:gr8 = COPY [[COPY5]].sub_8bit
  ; CHECK-NEXT:   [[SHR8ri_ND:%[0-9]+]]:gr8 = SHR8ri_ND [[COPY6]], 2, implicit-def dead $eflags
  ; CHECK-NEXT:   [[SHL8ri_ND:%[0-9]+]]:gr8 = SHL8ri_ND [[SHR8ri_ND]], 1, implicit-def dead $eflags
  ; CHECK-NEXT:   [[NOT8r_ND:%[0-9]+]]:gr8 = NOT8r_ND [[SHL8ri_ND]]
  ; CHECK-NEXT:   [[OR8rr_ND:%[0-9]+]]:gr8 = OR8rr_ND [[NOT8r_ND]], [[SHR8ri_ND]], implicit-def dead $eflags
  ; CHECK-NEXT:   [[AND8rr_ND:%[0-9]+]]:gr8 = AND8rr_ND [[OR8rr_ND]], [[SHL8ri_ND]], implicit-def dead $eflags
  ; CHECK-NEXT:   [[XOR8rr_ND:%[0-9]+]]:gr8 = XOR8rr_ND [[AND8rr_ND]], [[SHR8ri_ND]], implicit-def dead $eflags
  ; CHECK-NEXT:   [[ADD8rr_ND:%[0-9]+]]:gr8 = ADD8rr_ND [[XOR8rr_ND]], [[NOT8r_ND]], implicit-def dead $eflags
  ; CHECK-NEXT:   [[DEF:%[0-9]+]]:gr32 = IMPLICIT_DEF
  ; CHECK-NEXT:   [[INSERT_SUBREG:%[0-9]+]]:gr32 = INSERT_SUBREG [[DEF]], [[ADD8rr_ND]], %subreg.sub_8bit_hi
  ; CHECK-NEXT:   [[COPY7:%[0-9]+]]:vk8wm = COPY [[INSERT_SUBREG]]
  ; CHECK-NEXT:   [[VMOVAPDZrrk:%[0-9]+]]:vr512 = VMOVAPDZrrk [[COPY2]], killed [[COPY7]], [[COPY1]]
  ; CHECK-NEXT:   VMOVAPDZmr [[COPY]], 1, $noreg, 0, $noreg, killed [[VMOVAPDZrrk]]
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT: bb.1:
  ; CHECK-NEXT:   successors: %bb.2(0x80000000)
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT: bb.2:
  ; CHECK-NEXT:   RET 0
  bb.0:
    liveins: $rdi, $zmm0, $zmm1, $zmm2, $zmm3

    %0 = COPY $rdi
    %1 = COPY $zmm0
    %2 = COPY $zmm1
    %3 = COPY $zmm2
    %4 = COPY $zmm3

    %5 = VCMPPDZrri %3, %4, 0, implicit $mxcsr
    %6 = COPY %5
    %7 = COPY %6.sub_8bit

    %12 = SHR8ri_ND %7, 2, implicit-def dead $eflags
    %13 = SHL8ri_ND %12, 1, implicit-def dead $eflags
    %14 = NOT8r_ND %13
    %15 = OR8rr_ND %14, %12, implicit-def dead $eflags
    %16 = AND8rr_ND %15, %13, implicit-def dead $eflags
    %17 = XOR8rr_ND %16, %12, implicit-def dead $eflags
    %18 = ADD8rr_ND %17, %14, implicit-def dead $eflags

    %8 = IMPLICIT_DEF
    %9 = INSERT_SUBREG %8, %18, %subreg.sub_8bit_hi
    %10 = COPY %9
    %11 = VMOVAPDZrrk %2, killed %10, %1
    VMOVAPDZmr %0, 1, $noreg, 0, $noreg, killed %11

    ; FIXME We can't replace TEST with KTEST due to flag differences
    ; TEST8rr %18, %18, implicit-def $eflags
    ; JCC_1 %bb.1, 4, implicit $eflags
    ; JMP_1 %bb.2

  bb.1:

  bb.2:
    RET 0

...
---
name:            test_16bitops
alignment:       16
exposesReturnsTwice: false
legalized:       false
regBankSelected: false
selected:        false
tracksRegLiveness: true
registers:
  - { id: 0, class: gr64, preferred-register: '' }
  - { id: 1, class: vr512, preferred-register: '' }
  - { id: 2, class: vr512, preferred-register: '' }
  - { id: 3, class: vr512, preferred-register: '' }
  - { id: 4, class: vr512, preferred-register: '' }
  - { id: 5, class: vk16, preferred-register: '' }
  - { id: 6, class: gr32, preferred-register: '' }
  - { id: 7, class: gr16, preferred-register: '' }
  - { id: 8, class: gr32, preferred-register: '' }
  - { id: 9, class: gr32, preferred-register: '' }
  - { id: 10, class: vk16wm, preferred-register: '' }
  - { id: 11, class: vr512, preferred-register: '' }
  - { id: 12, class: gr16, preferred-register: '' }
  - { id: 13, class: gr16, preferred-register: '' }
  - { id: 14, class: gr16, preferred-register: '' }
  - { id: 15, class: gr16, preferred-register: '' }
  - { id: 16, class: gr16, preferred-register: '' }
  - { id: 17, class: gr16, preferred-register: '' }
liveins:
  - { reg: '$rdi', virtual-reg: '%0' }
  - { reg: '$zmm0', virtual-reg: '%1' }
  - { reg: '$zmm1', virtual-reg: '%2' }
  - { reg: '$zmm2', virtual-reg: '%3' }
  - { reg: '$zmm3', virtual-reg: '%4' }
frameInfo:
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    0
  adjustsStack:    false
  hasCalls:        false
  stackProtector:  ''
  maxCallFrameSize: 4294967295
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
  savePoint:       ''
  restorePoint:    ''
fixedStack:
stack:
constants:
body:             |
  ; CHECK-LABEL: name: test_16bitops
  ; CHECK: bb.0:
  ; CHECK-NEXT:   successors: %bb.1(0x80000000)
  ; CHECK-NEXT:   liveins: $rdi, $zmm0, $zmm1, $zmm2, $zmm3
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT:   [[COPY:%[0-9]+]]:gr64 = COPY $rdi
  ; CHECK-NEXT:   [[COPY1:%[0-9]+]]:vr512 = COPY $zmm0
  ; CHECK-NEXT:   [[COPY2:%[0-9]+]]:vr512 = COPY $zmm1
  ; CHECK-NEXT:   [[COPY3:%[0-9]+]]:vr512 = COPY $zmm2
  ; CHECK-NEXT:   [[COPY4:%[0-9]+]]:vr512 = COPY $zmm3
  ; CHECK-NEXT:   [[VCMPPSZrri:%[0-9]+]]:vk16 = VCMPPSZrri [[COPY3]], [[COPY4]], 0, implicit $mxcsr
  ; CHECK-NEXT:   [[COPY5:%[0-9]+]]:gr32 = COPY [[VCMPPSZrri]]
  ; CHECK-NEXT:   [[COPY6:%[0-9]+]]:gr16 = COPY [[COPY5]].sub_16bit
  ; CHECK-NEXT:   [[SHR16ri_ND:%[0-9]+]]:gr16 = SHR16ri_ND [[COPY6]], 2, implicit-def dead $eflags
  ; CHECK-NEXT:   [[SHL16ri_ND:%[0-9]+]]:gr16 = SHL16ri_ND [[SHR16ri_ND]], 1, implicit-def dead $eflags
  ; CHECK-NEXT:   [[NOT16r_ND:%[0-9]+]]:gr16 = NOT16r_ND [[SHL16ri_ND]]
  ; CHECK-NEXT:   [[OR16rr_ND:%[0-9]+]]:gr16 = OR16rr_ND [[NOT16r_ND]], [[SHR16ri_ND]], implicit-def dead $eflags
  ; CHECK-NEXT:   [[AND16rr_ND:%[0-9]+]]:gr16 = AND16rr_ND [[OR16rr_ND]], [[SHL16ri_ND]], implicit-def dead $eflags
  ; CHECK-NEXT:   [[XOR16rr_ND:%[0-9]+]]:gr16 = XOR16rr_ND [[AND16rr_ND]], [[SHR16ri_ND]], implicit-def dead $eflags
  ; CHECK-NEXT:   [[DEF:%[0-9]+]]:gr32 = IMPLICIT_DEF
  ; CHECK-NEXT:   [[INSERT_SUBREG:%[0-9]+]]:gr32 = INSERT_SUBREG [[DEF]], [[XOR16rr_ND]], %subreg.sub_16bit
  ; CHECK-NEXT:   [[COPY7:%[0-9]+]]:vk16wm = COPY [[INSERT_SUBREG]]
  ; CHECK-NEXT:   [[VMOVAPSZrrk:%[0-9]+]]:vr512 = VMOVAPSZrrk [[COPY2]], killed [[COPY7]], [[COPY1]]
  ; CHECK-NEXT:   VMOVAPSZmr [[COPY]], 1, $noreg, 0, $noreg, killed [[VMOVAPSZrrk]]
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT: bb.1:
  ; CHECK-NEXT:   successors: %bb.2(0x80000000)
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT: bb.2:
  ; CHECK-NEXT:   RET 0
  bb.0:
    liveins: $rdi, $zmm0, $zmm1, $zmm2, $zmm3

    %0 = COPY $rdi
    %1 = COPY $zmm0
    %2 = COPY $zmm1
    %3 = COPY $zmm2
    %4 = COPY $zmm3

    %5 = VCMPPSZrri %3, %4, 0, implicit $mxcsr
    %6 = COPY %5
    %7 = COPY %6.sub_16bit

    %12 = SHR16ri_ND %7, 2, implicit-def dead $eflags
    %13 = SHL16ri_ND %12, 1, implicit-def dead $eflags
    %14 = NOT16r_ND %13
    %15 = OR16rr_ND %14, %12, implicit-def dead $eflags
    %16 = AND16rr_ND %15, %13, implicit-def dead $eflags
    %17 = XOR16rr_ND %16, %12, implicit-def dead $eflags

    %8 = IMPLICIT_DEF
    %9 = INSERT_SUBREG %8, %17, %subreg.sub_16bit
    %10 = COPY %9
    %11 = VMOVAPSZrrk %2, killed %10, %1
    VMOVAPSZmr %0, 1, $noreg, 0, $noreg, killed %11

    ; FIXME We can't replace TEST with KTEST due to flag differences
    ; FIXME TEST16rr %17, %17, implicit-def $eflags
    ; FIXME JCC_1 %bb.1, 4, implicit $eflags
    ; FIXME JMP_1 %bb.2

  bb.1:

  bb.2:
    RET 0

...
---
name:            test_32bitops
alignment:       16
exposesReturnsTwice: false
legalized:       false
regBankSelected: false
selected:        false
tracksRegLiveness: true
registers:
  - { id: 0, class: gr64, preferred-register: '' }
  - { id: 1, class: vr512, preferred-register: '' }
  - { id: 2, class: vr512, preferred-register: '' }
  - { id: 3, class: vk32wm, preferred-register: '' }
  - { id: 4, class: vr512, preferred-register: '' }
  - { id: 5, class: gr32, preferred-register: '' }
  - { id: 6, class: gr32, preferred-register: '' }
  - { id: 7, class: gr32, preferred-register: '' }
  - { id: 8, class: gr32, preferred-register: '' }
  - { id: 9, class: gr32, preferred-register: '' }
  - { id: 10, class: gr32, preferred-register: '' }
  - { id: 11, class: gr32, preferred-register: '' }
  - { id: 12, class: gr32, preferred-register: '' }
  - { id: 13, class: gr32, preferred-register: '' }
liveins:
  - { reg: '$rdi', virtual-reg: '%0' }
  - { reg: '$zmm0', virtual-reg: '%1' }
  - { reg: '$zmm1', virtual-reg: '%2' }
frameInfo:
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    0
  adjustsStack:    false
  hasCalls:        false
  stackProtector:  ''
  maxCallFrameSize: 4294967295
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
  savePoint:       ''
  restorePoint:    ''
fixedStack:
stack:
constants:
body:             |
  ; CHECK-LABEL: name: test_32bitops
  ; CHECK: bb.0:
  ; CHECK-NEXT:   successors: %bb.1(0x80000000)
  ; CHECK-NEXT:   liveins: $rdi, $zmm0, $zmm1
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT:   [[COPY:%[0-9]+]]:gr64 = COPY $rdi
  ; CHECK-NEXT:   [[COPY1:%[0-9]+]]:vr512 = COPY $zmm0
  ; CHECK-NEXT:   [[COPY2:%[0-9]+]]:vr512 = COPY $zmm1
  ; CHECK-NEXT:   [[MOV32rm:%[0-9]+]]:gr32 = MOV32rm [[COPY]], 1, $noreg, 0, $noreg
  ; CHECK-NEXT:   [[SHR32ri_ND:%[0-9]+]]:gr32 = SHR32ri_ND [[MOV32rm]], 2, implicit-def dead $eflags
  ; CHECK-NEXT:   [[SHL32ri_ND:%[0-9]+]]:gr32 = SHL32ri_ND [[SHR32ri_ND]], 1, implicit-def dead $eflags
  ; CHECK-NEXT:   [[NOT32r_ND:%[0-9]+]]:gr32 = NOT32r_ND [[SHL32ri_ND]]
  ; CHECK-NEXT:   [[OR32rr_ND:%[0-9]+]]:gr32 = OR32rr_ND [[NOT32r_ND]], [[SHR32ri_ND]], implicit-def dead $eflags
  ; CHECK-NEXT:   [[AND32rr_ND:%[0-9]+]]:gr32 = AND32rr_ND [[OR32rr_ND]], [[SHL32ri_ND]], implicit-def dead $eflags
  ; CHECK-NEXT:   [[XOR32rr_ND:%[0-9]+]]:gr32 = XOR32rr_ND [[AND32rr_ND]], [[SHR32ri_ND]], implicit-def dead $eflags
  ; CHECK-NEXT:   [[ANDN32rr:%[0-9]+]]:gr32 = ANDN32rr [[XOR32rr_ND]], [[OR32rr_ND]], implicit-def dead $eflags
  ; CHECK-NEXT:   [[ADD32rr_ND:%[0-9]+]]:gr32 = ADD32rr_ND [[ANDN32rr]], [[XOR32rr_ND]], implicit-def dead $eflags
  ; CHECK-NEXT:   [[COPY3:%[0-9]+]]:vk32wm = COPY [[ADD32rr_ND]]
  ; CHECK-NEXT:   [[VMOVDQU16Zrrk:%[0-9]+]]:vr512 = VMOVDQU16Zrrk [[COPY2]], killed [[COPY3]], [[COPY1]]
  ; CHECK-NEXT:   VMOVDQA32Zmr [[COPY]], 1, $noreg, 0, $noreg, killed [[VMOVDQU16Zrrk]]
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT: bb.1:
  ; CHECK-NEXT:   successors: %bb.2(0x80000000)
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT: bb.2:
  ; CHECK-NEXT:   RET 0
  bb.0:
    liveins: $rdi, $zmm0, $zmm1

    %0 = COPY $rdi
    %1 = COPY $zmm0
    %2 = COPY $zmm1

    %5 = MOV32rm %0, 1, $noreg, 0, $noreg
    %6 = SHR32ri_ND %5, 2, implicit-def dead $eflags
    %7 = SHL32ri_ND %6, 1, implicit-def dead $eflags
    %8 = NOT32r_ND %7
    %9 = OR32rr_ND %8, %6, implicit-def dead $eflags
    %10 = AND32rr_ND %9, %7, implicit-def dead $eflags
    %11 = XOR32rr_ND %10, %6, implicit-def dead $eflags
    %12 = ANDN32rr %11, %9, implicit-def dead $eflags
    %13 = ADD32rr_ND %12, %11, implicit-def dead $eflags

    %3 = COPY %13
    %4 = VMOVDQU16Zrrk %2, killed %3, %1
    VMOVDQA32Zmr %0, 1, $noreg, 0, $noreg, killed %4

    ; FIXME We can't replace TEST with KTEST due to flag differences
    ; FIXME TEST32rr %13, %13, implicit-def $eflags
    ; FIXME JCC_1 %bb.1, 4, implicit $eflags
    ; FIXME JMP_1 %bb.2

  bb.1:

  bb.2:
    RET 0

...
---
name:            test_64bitops
alignment:       16
exposesReturnsTwice: false
legalized:       false
regBankSelected: false
selected:        false
tracksRegLiveness: true
registers:
  - { id: 0, class: gr64, preferred-register: '' }
  - { id: 1, class: vr512, preferred-register: '' }
  - { id: 2, class: vr512, preferred-register: '' }
  - { id: 3, class: vk64wm, preferred-register: '' }
  - { id: 4, class: vr512, preferred-register: '' }
  - { id: 5, class: gr64, preferred-register: '' }
  - { id: 6, class: gr64, preferred-register: '' }
  - { id: 7, class: gr64, preferred-register: '' }
  - { id: 8, class: gr64, preferred-register: '' }
  - { id: 9, class: gr64, preferred-register: '' }
  - { id: 10, class: gr64, preferred-register: '' }
  - { id: 11, class: gr64, preferred-register: '' }
  - { id: 12, class: gr64, preferred-register: '' }
  - { id: 13, class: gr64, preferred-register: '' }
liveins:
  - { reg: '$rdi', virtual-reg: '%0' }
  - { reg: '$zmm0', virtual-reg: '%1' }
  - { reg: '$zmm1', virtual-reg: '%2' }
frameInfo:
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    0
  adjustsStack:    false
  hasCalls:        false
  stackProtector:  ''
  maxCallFrameSize: 4294967295
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
  savePoint:       ''
  restorePoint:    ''
fixedStack:
stack:
constants:
body:             |
  ; CHECK-LABEL: name: test_64bitops
  ; CHECK: bb.0:
  ; CHECK-NEXT:   successors: %bb.1(0x80000000)
  ; CHECK-NEXT:   liveins: $rdi, $zmm0, $zmm1
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT:   [[COPY:%[0-9]+]]:gr64 = COPY $rdi
  ; CHECK-NEXT:   [[COPY1:%[0-9]+]]:vr512 = COPY $zmm0
  ; CHECK-NEXT:   [[COPY2:%[0-9]+]]:vr512 = COPY $zmm1
  ; CHECK-NEXT:   [[MOV64rm:%[0-9]+]]:gr64 = MOV64rm [[COPY]], 1, $noreg, 0, $noreg
  ; CHECK-NEXT:   [[SHR64ri_ND:%[0-9]+]]:gr64 = SHR64ri_ND [[MOV64rm]], 2, implicit-def dead $eflags
  ; CHECK-NEXT:   [[SHL64ri_ND:%[0-9]+]]:gr64 = SHL64ri_ND [[SHR64ri_ND]], 1, implicit-def dead $eflags
  ; CHECK-NEXT:   [[NOT64r_ND:%[0-9]+]]:gr64 = NOT64r_ND [[SHL64ri_ND]]
  ; CHECK-NEXT:   [[OR64rr_ND:%[0-9]+]]:gr64 = OR64rr_ND [[NOT64r_ND]], [[SHR64ri_ND]], implicit-def dead $eflags
  ; CHECK-NEXT:   [[AND64rr_ND:%[0-9]+]]:gr64 = AND64rr_ND [[OR64rr_ND]], [[SHL64ri_ND]], implicit-def dead $eflags
  ; CHECK-NEXT:   [[XOR64rr_ND:%[0-9]+]]:gr64 = XOR64rr_ND [[AND64rr_ND]], [[SHR64ri_ND]], implicit-def dead $eflags
  ; CHECK-NEXT:   [[ANDN64rr:%[0-9]+]]:gr64 = ANDN64rr [[XOR64rr_ND]], [[OR64rr_ND]], implicit-def dead $eflags
  ; CHECK-NEXT:   [[ADD64rr_ND:%[0-9]+]]:gr64 = ADD64rr_ND [[ANDN64rr]], [[XOR64rr_ND]], implicit-def dead $eflags
  ; CHECK-NEXT:   [[COPY3:%[0-9]+]]:vk64wm = COPY [[ADD64rr_ND]]
  ; CHECK-NEXT:   [[VMOVDQU8Zrrk:%[0-9]+]]:vr512 = VMOVDQU8Zrrk [[COPY2]], killed [[COPY3]], [[COPY1]]
  ; CHECK-NEXT:   VMOVDQA32Zmr [[COPY]], 1, $noreg, 0, $noreg, killed [[VMOVDQU8Zrrk]]
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT: bb.1:
  ; CHECK-NEXT:   successors: %bb.2(0x80000000)
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT: {{  $}}
  ; CHECK-NEXT: bb.2:
  ; CHECK-NEXT:   RET 0
  bb.0:
    liveins: $rdi, $zmm0, $zmm1

    %0 = COPY $rdi
    %1 = COPY $zmm0
    %2 = COPY $zmm1

    %5 = MOV64rm %0, 1, $noreg, 0, $noreg
    %6 = SHR64ri_ND %5, 2, implicit-def dead $eflags
    %7 = SHL64ri_ND %6, 1, implicit-def dead $eflags
    %8 = NOT64r_ND %7
    %9 = OR64rr_ND %8, %6, implicit-def dead $eflags
    %10 = AND64rr_ND %9, %7, implicit-def dead $eflags
    %11 = XOR64rr_ND %10, %6, implicit-def dead $eflags
    %12 = ANDN64rr %11, %9, implicit-def dead $eflags
    %13 = ADD64rr_ND %12, %11, implicit-def dead $eflags

    %3 = COPY %13
    %4 = VMOVDQU8Zrrk %2, killed %3, %1
    VMOVDQA32Zmr %0, 1, $noreg, 0, $noreg, killed %4

    ; FIXME We can't replace TEST with KTEST due to flag differences
    ; FIXME TEST64rr %13, %13, implicit-def $eflags
    ; FIXME JCC_1 %bb.1, 4, implicit $eflags
    ; FIXME JMP_1 %bb.2

  bb.1:

  bb.2:
    RET 0

...
---
name:            test_16bitext
alignment:       16
exposesReturnsTwice: false
legalized:       false
regBankSelected: false
selected:        false
tracksRegLiveness: true
registers:
  - { id: 0, class: gr64, preferred-register: '' }
  - { id: 1, class: vr512, preferred-register: '' }
  - { id: 2, class: vr512, preferred-register: '' }
  - { id: 3, class: vk16wm, preferred-register: '' }
  - { id: 4, class: vr512, preferred-register: '' }
  - { id: 5, class: gr16, preferred-register: '' }
  - { id: 6, class: gr16, preferred-register: '' }
liveins:
  - { reg: '$rdi', virtual-reg: '%0' }
  - { reg: '$zmm0', virtual-reg: '%1' }
  - { reg: '$zmm1', virtual-reg: '%2' }
frameInfo:
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    0
  adjustsStack:    false
  hasCalls:        false
  stackProtector:  ''
  maxCallFrameSize: 4294967295
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
  savePoint:       ''
  restorePoint:    ''
fixedStack:
stack:
constants:
body:             |
  bb.0:
    liveins: $rdi, $zmm0, $zmm1

    ; CHECK-LABEL: name: test_16bitext
    ; CHECK: liveins: $rdi, $zmm0, $zmm1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:gr64 = COPY $rdi
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vr512 = COPY $zmm0
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vr512 = COPY $zmm1
    ; CHECK-NEXT: [[MOVZX16rm8_:%[0-9]+]]:gr16 = MOVZX16rm8 [[COPY]], 1, $noreg, 0, $noreg
    ; CHECK-NEXT: [[NOT16r_ND:%[0-9]+]]:gr16 = NOT16r_ND [[MOVZX16rm8_]]
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vk16wm = COPY [[NOT16r_ND]]
    ; CHECK-NEXT: [[VMOVAPSZrrk:%[0-9]+]]:vr512 = VMOVAPSZrrk [[COPY2]], killed [[COPY3]], [[COPY1]]
    ; CHECK-NEXT: VMOVAPSZmr [[COPY]], 1, $noreg, 0, $noreg, killed [[VMOVAPSZrrk]]
    ; CHECK-NEXT: RET 0
    %0 = COPY $rdi
    %1 = COPY $zmm0
    %2 = COPY $zmm1

    %5 = MOVZX16rm8 %0, 1, $noreg, 0, $noreg
    %6 = NOT16r_ND %5

    %3 = COPY %6
    %4 = VMOVAPSZrrk %2, killed %3, %1
    VMOVAPSZmr %0, 1, $noreg, 0, $noreg, killed %4
    RET 0

...
---
name:            test_32bitext
alignment:       16
exposesReturnsTwice: false
legalized:       false
regBankSelected: false
selected:        false
tracksRegLiveness: true
registers:
  - { id: 0, class: gr64, preferred-register: '' }
  - { id: 1, class: vr512, preferred-register: '' }
  - { id: 2, class: vr512, preferred-register: '' }
  - { id: 3, class: vk64wm, preferred-register: '' }
  - { id: 4, class: vr512, preferred-register: '' }
  - { id: 5, class: gr32, preferred-register: '' }
  - { id: 6, class: gr32, preferred-register: '' }
  - { id: 7, class: gr32, preferred-register: '' }
liveins:
  - { reg: '$rdi', virtual-reg: '%0' }
  - { reg: '$zmm0', virtual-reg: '%1' }
  - { reg: '$zmm1', virtual-reg: '%2' }
frameInfo:
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    0
  adjustsStack:    false
  hasCalls:        false
  stackProtector:  ''
  maxCallFrameSize: 4294967295
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
  savePoint:       ''
  restorePoint:    ''
fixedStack:
stack:
constants:
body:             |
  bb.0:
    liveins: $rdi, $zmm0, $zmm1

    ; CHECK-LABEL: name: test_32bitext
    ; CHECK: liveins: $rdi, $zmm0, $zmm1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:gr64 = COPY $rdi
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vr512 = COPY $zmm0
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vr512 = COPY $zmm1
    ; CHECK-NEXT: [[MOVZX32rm8_:%[0-9]+]]:gr32 = MOVZX32rm8 [[COPY]], 1, $noreg, 0, $noreg
    ; CHECK-NEXT: [[MOVZX32rm16_:%[0-9]+]]:gr32 = MOVZX32rm16 [[COPY]], 1, $noreg, 0, $noreg
    ; CHECK-NEXT: [[ADD32rr_ND:%[0-9]+]]:gr32 = ADD32rr_ND [[MOVZX32rm8_]], [[MOVZX32rm16_]], implicit-def dead $eflags
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vk64wm = COPY [[ADD32rr_ND]]
    ; CHECK-NEXT: [[VMOVDQU16Zrrk:%[0-9]+]]:vr512 = VMOVDQU16Zrrk [[COPY2]], killed [[COPY3]], [[COPY1]]
    ; CHECK-NEXT: VMOVDQA32Zmr [[COPY]], 1, $noreg, 0, $noreg, killed [[VMOVDQU16Zrrk]]
    ; CHECK-NEXT: RET 0
    %0 = COPY $rdi
    %1 = COPY $zmm0
    %2 = COPY $zmm1

    %5 = MOVZX32rm8 %0, 1, $noreg, 0, $noreg
    %6 = MOVZX32rm16 %0, 1, $noreg, 0, $noreg
    %7 = ADD32rr_ND %5, %6, implicit-def dead $eflags

    %3 = COPY %7
    %4 = VMOVDQU16Zrrk %2, killed %3, %1
    VMOVDQA32Zmr %0, 1, $noreg, 0, $noreg, killed %4
    RET 0

...
---
name:            test_64bitext
alignment:       16
exposesReturnsTwice: false
legalized:       false
regBankSelected: false
selected:        false
tracksRegLiveness: true
registers:
  - { id: 0, class: gr64, preferred-register: '' }
  - { id: 1, class: vr512, preferred-register: '' }
  - { id: 2, class: vr512, preferred-register: '' }
  - { id: 3, class: vk64wm, preferred-register: '' }
  - { id: 4, class: vr512, preferred-register: '' }
  - { id: 5, class: gr64, preferred-register: '' }
  - { id: 6, class: gr64, preferred-register: '' }
  - { id: 7, class: gr64, preferred-register: '' }
liveins:
  - { reg: '$rdi', virtual-reg: '%0' }
  - { reg: '$zmm0', virtual-reg: '%1' }
  - { reg: '$zmm1', virtual-reg: '%2' }
frameInfo:
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    0
  adjustsStack:    false
  hasCalls:        false
  stackProtector:  ''
  maxCallFrameSize: 4294967295
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
  savePoint:       ''
  restorePoint:    ''
fixedStack:
stack:
constants:
body:             |
  bb.0:
    liveins: $rdi, $zmm0, $zmm1

    ; CHECK-LABEL: name: test_64bitext
    ; CHECK: liveins: $rdi, $zmm0, $zmm1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:gr64 = COPY $rdi
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:vr512 = COPY $zmm0
    ; CHECK-NEXT: [[COPY2:%[0-9]+]]:vr512 = COPY $zmm1
    ; CHECK-NEXT: [[MOVZX64rm8_:%[0-9]+]]:gr64 = MOVZX64rm8 [[COPY]], 1, $noreg, 0, $noreg
    ; CHECK-NEXT: [[MOVZX64rm16_:%[0-9]+]]:gr64 = MOVZX64rm16 [[COPY]], 1, $noreg, 0, $noreg
    ; CHECK-NEXT: [[ADD64rr_ND:%[0-9]+]]:gr64 = ADD64rr_ND [[MOVZX64rm8_]], [[MOVZX64rm16_]], implicit-def dead $eflags
    ; CHECK-NEXT: [[COPY3:%[0-9]+]]:vk64wm = COPY [[ADD64rr_ND]]
    ; CHECK-NEXT: [[VMOVDQU8Zrrk:%[0-9]+]]:vr512 = VMOVDQU8Zrrk [[COPY2]], killed [[COPY3]], [[COPY1]]
    ; CHECK-NEXT: VMOVDQA32Zmr [[COPY]], 1, $noreg, 0, $noreg, killed [[VMOVDQU8Zrrk]]
    ; CHECK-NEXT: RET 0
    %0 = COPY $rdi
    %1 = COPY $zmm0
    %2 = COPY $zmm1

    %5 = MOVZX64rm8 %0, 1, $noreg, 0, $noreg
    %6 = MOVZX64rm16 %0, 1, $noreg, 0, $noreg
    %7 = ADD64rr_ND %5, %6, implicit-def dead $eflags

    %3 = COPY %7
    %4 = VMOVDQU8Zrrk %2, killed %3, %1
    VMOVDQA32Zmr %0, 1, $noreg, 0, $noreg, killed %4
    RET 0

...
