$date
	Wed Aug 28 19:57:31 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top $end
$var wire 1 ! sum $end
$var wire 1 " ca $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module HA_0 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
0"
x!
$end
#10
0!
0$
#20
1!
1#
#30
0!
1"
1$
