# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab6_1_3.srcs/sim_1/imports/lab6/GenerateClock.v" \
"../../../../lab6_1_3.srcs/sources_1/new/simple_one_bit_serial_shift_register_behavior.v" \
"../../../../lab6_1_3.srcs/sim_1/new/simple_one_bit_serial_shift_register_behavior_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
