#ifndef _OPTEKRF_REG_H_
#define _OPTEKRF_REG_H_

//FCVO_ADD
#define OPREKRF_FCVO_1_ADD             (0x400 + 0)
#define OPREKRF_FCVO_2_ADD             (0x400 + 1)
#define OPREKRF_FCVO_3_ADD             (0x400 + 2)
#define OPREKRF_FCVO_4_ADD             (0x400 + 3)
#define OPREKRF_FCVO_5_ADD             (0x400 + 4)
#define OPREKRF_FCVO_6_ADD             (0x400 + 5)
#define OPREKRF_FCVO_7_ADD             (0x400 + 6)
#define OPREKRF_FCVO_8_ADD             (0x400 + 7)
#define OPREKRF_FCVO_9_ADD             (0x400 + 8)
#define OPREKRF_FCVO_10_ADD            (0x400 + 9)
#define OPREKRF_FCVO_11_ADD            (0x400 + 10)
#define OPREKRF_FCVO_12_ADD            (0x400 + 11)
#define OPREKRF_FCVO_13_ADD            (0x400 + 12)
#define OPREKRF_FCVO_14_ADD            (0x400 + 13)
#define OPREKRF_FCVO_15_ADD            (0x400 + 14)
#define OPREKRF_FCVO_16_ADD            (0x400 + 15)


//DCO_GA_BTIM_ADDR
#define OPREKRF_DCO_GA_BT1M_1_ADDR      (0x400 + 16)
#define OPREKRF_DCO_GA_BT1M_2_ADDR      (0x400 + 17)
#define OPREKRF_DCO_GA_BT1M_3_ADDR      (0x400 + 18)
#define OPREKRF_DCO_GA_BT1M_4_ADDR      (0x400 + 19)
#define OPREKRF_DCO_GA_BT1M_5_ADDR      (0x400 + 20)
#define OPREKRF_DCO_GA_BT1M_6_ADDR      (0x400 + 21)
#define OPREKRF_DCO_GA_BT1M_7_ADDR      (0x400 + 22)
#define OPREKRF_DCO_GA_BT1M_8_ADDR      (0x400 + 23)
#define OPREKRF_DCO_GA_BT1M_9_ADDR      (0x400 + 24)
#define OPREKRF_DCO_GA_BT1M_10_ADDR     (0x400 + 25)
#define OPREKRF_DCO_GA_BT1M_11_ADDR     (0x400 + 26)
#define OPREKRF_DCO_GA_BT1M_12_ADDR     (0x400 + 27)
#define OPREKRF_DCO_GA_BT1M_13_ADDR     (0x400 + 28)
#define OPREKRF_DCO_GA_BT1M_14_ADDR     (0x400 + 29)
#define OPREKRF_DCO_GA_BT1M_15_ADDR     (0x400 + 30)
#define OPREKRF_DCO_GA_BT1M_16_ADDR     (0x400 + 31)


//DCO_GA_BLE2M_ADDR
#define OPREKRF_DCO_GA_BLE2M_1_ADDR      (0x400 + 32)
#define OPREKRF_DCO_GA_BLE2M_2_ADDR      (0x400 + 33)
#define OPREKRF_DCO_GA_BLE2M_3_ADDR      (0x400 + 34)
#define OPREKRF_DCO_GA_BLE2M_4_ADDR      (0x400 + 35)
#define OPREKRF_DCO_GA_BLE2M_5_ADDR      (0x400 + 36)
#define OPREKRF_DCO_GA_BLE2M_6_ADDR      (0x400 + 37)
#define OPREKRF_DCO_GA_BLE2M_7_ADDR      (0x400 + 38)
#define OPREKRF_DCO_GA_BLE2M_8_ADDR      (0x400 + 39)
#define OPREKRF_DCO_GA_BLE2M_9_ADDR      (0x400 + 40)
#define OPREKRF_DCO_GA_BLE2M_10_ADDR     (0x400 + 41)
#define OPREKRF_DCO_GA_BLE2M_11_ADDR     (0x400 + 42)
#define OPREKRF_DCO_GA_BLE2M_12_ADDR     (0x400 + 43)
#define OPREKRF_DCO_GA_BLE2M_13_ADDR     (0x400 + 44)
#define OPREKRF_DCO_GA_BLE2M_14_ADDR     (0x400 + 45)
#define OPREKRF_DCO_GA_BLE2M_15_ADDR     (0x400 + 46)
#define OPREKRF_DCO_GA_BLE2M_16_ADDR     (0x400 + 47)


//DCO_GA_BLE2M_ADDR
#define OPREKRF_DCO_GA_BLE2M_1_ADDR      (0x400 + 32)
#define OPREKRF_DCO_GA_BLE2M_2_ADDR      (0x400 + 33)
#define OPREKRF_DCO_GA_BLE2M_3_ADDR      (0x400 + 34)
#define OPREKRF_DCO_GA_BLE2M_4_ADDR      (0x400 + 35)
#define OPREKRF_DCO_GA_BLE2M_5_ADDR      (0x400 + 36)
#define OPREKRF_DCO_GA_BLE2M_6_ADDR      (0x400 + 37)
#define OPREKRF_DCO_GA_BLE2M_7_ADDR      (0x400 + 38)
#define OPREKRF_DCO_GA_BLE2M_8_ADDR      (0x400 + 39)
#define OPREKRF_DCO_GA_BLE2M_9_ADDR      (0x400 + 40)
#define OPREKRF_DCO_GA_BLE2M_10_ADDR     (0x400 + 41)
#define OPREKRF_DCO_GA_BLE2M_11_ADDR     (0x400 + 42)
#define OPREKRF_DCO_GA_BLE2M_12_ADDR     (0x400 + 43)
#define OPREKRF_DCO_GA_BLE2M_13_ADDR     (0x400 + 44)
#define OPREKRF_DCO_GA_BLE2M_14_ADDR     (0x400 + 45)
#define OPREKRF_DCO_GA_BLE2M_15_ADDR     (0x400 + 46)
#define OPREKRF_DCO_GA_BLE2M_16_ADDR     (0x400 + 47)


//DCO_GA_BTEDR_ADDR
#define OPREKRF_DCO_GA_BTEDR_1_ADDR        (0x400 + 48)
#define OPREKRF_DCO_GA_BTEDR_2_ADDR        (0x400 + 49)
#define OPREKRF_DCO_GA_BTEDR_3_ADDR        (0x400 + 50)
#define OPREKRF_DCO_GA_BTEDR_4_ADDR        (0x400 + 51)
#define OPREKRF_DCO_GA_BTEDR_5_ADDR        (0x400 + 52)
#define OPREKRF_DCO_GA_BTEDR_6_ADDR        (0x400 + 53)
#define OPREKRF_DCO_GA_BTEDR_7_ADDR        (0x400 + 54)
#define OPREKRF_DCO_GA_BTEDR_8_ADDR        (0x400 + 55)
#define OPREKRF_DCO_GA_BTEDR_9_ADDR        (0x400 + 56)
#define OPREKRF_DCO_GA_BTEDR_10_ADDR       (0x400 + 57)
#define OPREKRF_DCO_GA_BTEDR_11_ADDR       (0x400 + 58)
#define OPREKRF_DCO_GA_BTEDR_12_ADDR       (0x400 + 59)
#define OPREKRF_DCO_GA_BTEDR_13_ADDR       (0x400 + 60)
#define OPREKRF_DCO_GA_BTEDR_14_ADDR       (0x400 + 61)
#define OPREKRF_DCO_GA_BTEDR_15_ADDR       (0x400 + 62)
#define OPREKRF_DCO_GA_BTEDR_16_ADDR       (0x400 + 63)


//FCVO_ADD for rx, 20231225 added
#define OPREKRF_FCVO2_1_ADD                 (0x400 + 90)
#define OPREKRF_FCVO2_2_ADD                 (0x400 + 91)
#define OPREKRF_FCVO2_3_ADD                 (0x400 + 92)
#define OPREKRF_FCVO2_4_ADD                 (0x400 + 93)
#define OPREKRF_FCVO2_5_ADD                 (0x400 + 94)
#define OPREKRF_FCVO2_6_ADD                 (0x400 + 95)
#define OPREKRF_FCVO2_7_ADD                 (0x400 + 96)
#define OPREKRF_FCVO2_8_ADD                 (0x400 + 97)
#define OPREKRF_FCVO2_9_ADD                 (0x400 + 98)
#define OPREKRF_FCVO2_10_ADD                (0x400 + 99)
#define OPREKRF_FCVO2_11_ADD                (0x400 + 100)
#define OPREKRF_FCVO2_12_ADD                (0x400 + 101)
#define OPREKRF_FCVO2_13_ADD                (0x400 + 102)
#define OPREKRF_FCVO2_14_ADD                (0x400 + 103)
#define OPREKRF_FCVO2_15_ADD                (0x400 + 104)
#define OPREKRF_FCVO2_16_ADD                (0x400 + 105)


#define OPTEKRF_CLK_REG_CORE_ADDR   ( 0x500 + 0x0 )
#define OPTEKRF_LDO_REG_CORE_ADDR   ( 0x500 + 0x4 )
#define OPTEKRF_RFE_REG_ADDR        ( 0x500 + 0x8 )
#define OPTEKRF_RFPLL_REG_ADDR      ( 0x500 + 0xC )
#define OPTEKRF_VCO_REG_ADDR        ( 0x500 + 0x10 )
#define OPTEKRF_RXABB_REG_ADDR      ( 0x500 + 0x14 )
#define OPTEKRF_TRX_REG_ADDR        ( 0x500 + 0x18 )
#define OPTEKRF_XCVR_REG_ADDR       ( 0x500 + 0x1C )
#define OPTEKRF_CAV_VAL_ADDR        ( 0x500 + 0x20 )




//tx, 20231225
const unsigned char optekrf_fco[16] = {
    38,
    39,
    40,
    40,
    41,
    42,
    43,
    43,
    44,
    45,
    46,
    46,
    47,
    48,
    48,
    49
};

//rx, 20231225
const unsigned char optekrf_fco2[16] = { 
    36,
    37,
    38,
    38,
    39,
    40,
    41,
    41,
    42,
    43,
    43,
    44,
    45,
    45,
    46,
    47
};


const signed char optekrf_ga_bt1m[16] = {
96,
97,
98,
99,
100,
101,
102,
103,
104,
105,
106,
107,
108,
109,
110,
111,
};


#if 1//20240102 new
const signed char optekrf_ga_edr[16] = {
-11,
-12,
-12,
-15,
-17,
-18,
-19,
-20,
-22,
-23,
-25,
-26,
-28,
-29,
-29,
-32
};
#else//old table for fpga
const signed char optekrf_ga_edr[16] = {
    32,//48,//-9,//-36,
    30,//-9,//-38,
    28,//-10,//-38,
    26,//-10,//-39,
    24,//-11,//-41,
    22,//-11,//-44,
    20,//-12,//-46,
    18,//-12,//-46,
    16,//-13,//-48,
    14,//-13,//-49,
    12,//-14,//-52,
    10,//-14,//-52,
    8,//-15,//-54,
    6,//-15,//-55,
    4,//-16,//-57,
    2//-17//-57
};
#endif


const signed char optekrf_ga_ble2m[16] = {
96,
97,
98,
99,
100,
101,
102,
103,
104,
105,
106,
107,
108,
109,
110,
111,
};


#endif //_OPTEKRF_REG_H_
