
*** Running vivado
    with args -log design_1_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_lmb_bram_0.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 357.551 ; gain = 147.762
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'design_1_lmb_bram_0' (11#1) [c:/College/Thesis/VivadoProjects/PMOD_WIFI/PMOD_WIFI.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 556.848 ; gain = 347.059
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 556.848 ; gain = 347.059
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 673.332 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:27 ; elapsed = 00:01:32 . Memory (MB): peak = 673.332 ; gain = 463.543
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:27 ; elapsed = 00:01:32 . Memory (MB): peak = 673.332 ; gain = 463.543
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:01:32 . Memory (MB): peak = 673.332 ; gain = 463.543
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:32 . Memory (MB): peak = 673.332 ; gain = 463.543
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 673.332 ; gain = 463.543
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 673.332 ; gain = 463.543
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 673.332 ; gain = 463.543
Finished Technology Mapping : Time (s): cpu = 00:01:39 ; elapsed = 00:01:45 . Memory (MB): peak = 673.332 ; gain = 463.543
Finished IO Insertion : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 673.332 ; gain = 463.543
Finished Renaming Generated Instances : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 673.332 ; gain = 463.543
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 673.332 ; gain = 463.543
Finished Renaming Generated Ports : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 673.332 ; gain = 463.543
Finished Handling Custom Attributes : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 673.332 ; gain = 463.543
Finished Renaming Generated Nets : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 673.332 ; gain = 463.543

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |     8|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:40 ; elapsed = 00:01:46 . Memory (MB): peak = 673.332 ; gain = 463.543
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:40 . Memory (MB): peak = 699.719 ; gain = 419.148
