Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Mar 13 23:26:47 2023
| Host         : DESKTOP-VEN7OOV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-6   Critical Warning  No common primary clock between related clocks                    1           
TIMING-7   Critical Warning  No common node between related clocks                             1           
TIMING-8   Critical Warning  No common period between related clocks                           1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-16  Warning           Large setup violation                                             1           
TIMING-18  Warning           Missing input or output delay                                     9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
   -284.506     -284.506                      1                  165        0.074        0.000                      0                  165       16.667        0.000                       0                    91  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
nolabel_line61/inst/clk_in  {0.000 41.666}     83.333          12.000          
  clk_out_clock_gen_24MHz   {0.000 20.833}     41.666          24.000          
  clkfbout_clock_gen_24MHz  {0.000 41.666}     83.333          12.000          
sys_clk_pin                 {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line61/inst/clk_in                                                                                                                                                   16.667        0.000                       0                     1  
  clk_out_clock_gen_24MHz      -284.506     -284.506                      1                    3        0.325        0.000                      0                    3       20.333        0.000                       0                     6  
  clkfbout_clock_gen_24MHz                                                                                                                                                   16.667        0.000                       0                     3  
sys_clk_pin                      77.369        0.000                      0                  162        0.074        0.000                      0                  162       41.160        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin              clk_out_clock_gen_24MHz     -173.900     -173.900                      1                    1        1.811        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                From Clock                To Clock                
----------                ----------                --------                
(none)                    clk_out_clock_gen_24MHz                             
(none)                    clkfbout_clock_gen_24MHz                            
(none)                    sys_clk_pin                                         
(none)                                              clk_out_clock_gen_24MHz   
(none)                                              sys_clk_pin               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line61/inst/clk_in
  To Clock:  nolabel_line61/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line61/inst/clk_in
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { nolabel_line61/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  nolabel_line61/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  nolabel_line61/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  nolabel_line61/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  nolabel_line61/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  nolabel_line61/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  nolabel_line61/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clock_gen_24MHz
  To Clock:  clk_out_clock_gen_24MHz

Setup :            1  Failing Endpoint ,  Worst Slack     -284.506ns,  Total Violation     -284.506ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -284.506ns  (required time - arrival time)
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            capture_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out_clock_gen_24MHz rise@41.667ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        325.797ns  (logic 66.061ns (20.277%)  route 259.735ns (79.723%))
  Logic Levels:           523  (LUT6=517 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.780ns = ( 38.886 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    0.502ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.233     1.233    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           1.634    -2.172    lauch_dff/clk_out
    SLICE_X41Y4          FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.716 r  lauch_dff/q_reg/Q
                         net (fo=4, routed)           0.314    -1.402    delay_chain/coarse_pdl/genblk1[0].lut_0/lut/I0
    SLICE_X40Y4          LUT6 (Prop_lut6_I0_O)        0.124    -1.278 r  delay_chain/coarse_pdl/genblk1[0].lut_0/lut/LUT6/O
                         net (fo=3, routed)           0.573    -0.705    delay_chain/coarse_pdl/genblk1[1].lut_i/lut/I0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.124    -0.581 r  delay_chain/coarse_pdl/genblk1[1].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.574    -0.006    delay_chain/coarse_pdl/genblk1[2].lut_i/lut/I0
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.118 r  delay_chain/coarse_pdl/genblk1[2].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.485     0.603    delay_chain/coarse_pdl/genblk1[3].lut_i/lut/I0
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.727 r  delay_chain/coarse_pdl/genblk1[3].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.679     1.406    delay_chain/coarse_pdl/genblk1[4].lut_i/lut/I0
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  delay_chain/coarse_pdl/genblk1[4].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.646     2.176    delay_chain/coarse_pdl/genblk1[5].lut_i/lut/I0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.300 r  delay_chain/coarse_pdl/genblk1[5].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.769     3.069    delay_chain/coarse_pdl/genblk1[6].lut_i/lut/I0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124     3.193 r  delay_chain/coarse_pdl/genblk1[6].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.660     3.852    delay_chain/coarse_pdl/genblk1[7].lut_i/lut/I0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.124     3.976 r  delay_chain/coarse_pdl/genblk1[7].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.483     4.460    delay_chain/coarse_pdl/genblk1[8].lut_i/lut/I0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.584 r  delay_chain/coarse_pdl/genblk1[8].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676     5.260    delay_chain/coarse_pdl/genblk1[9].lut_i/lut/I0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.384 r  delay_chain/coarse_pdl/genblk1[9].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.620     6.004    delay_chain/coarse_pdl/genblk1[10].lut_i/lut/I0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  delay_chain/coarse_pdl/genblk1[10].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.429     6.557    delay_chain/coarse_pdl/genblk1[11].lut_i/lut/I0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.681 r  delay_chain/coarse_pdl/genblk1[11].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.430     7.111    delay_chain/coarse_pdl/genblk1[12].lut_i/lut/I0
    SLICE_X40Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.235 r  delay_chain/coarse_pdl/genblk1[12].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.631     7.866    delay_chain/coarse_pdl/genblk1[13].lut_i/lut/I0
    SLICE_X40Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.990 r  delay_chain/coarse_pdl/genblk1[13].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.608     8.598    delay_chain/coarse_pdl/genblk1[14].lut_i/lut/I0
    SLICE_X41Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.722 r  delay_chain/coarse_pdl/genblk1[14].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.597     9.319    delay_chain/coarse_pdl/genblk1[15].lut_i/lut/I0
    SLICE_X39Y6          LUT6 (Prop_lut6_I0_O)        0.124     9.443 r  delay_chain/coarse_pdl/genblk1[15].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.412     9.856    delay_chain/coarse_pdl/genblk1[16].lut_i/lut/I0
    SLICE_X39Y6          LUT6 (Prop_lut6_I0_O)        0.124     9.980 r  delay_chain/coarse_pdl/genblk1[16].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.554    10.534    delay_chain/coarse_pdl/genblk1[17].lut_i/lut/I0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.658 r  delay_chain/coarse_pdl/genblk1[17].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.700    11.358    delay_chain/coarse_pdl/genblk1[18].lut_i/lut/I0
    SLICE_X39Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.482 r  delay_chain/coarse_pdl/genblk1[18].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.419    11.901    delay_chain/coarse_pdl/genblk1[19].lut_i/lut/I0
    SLICE_X39Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.025 r  delay_chain/coarse_pdl/genblk1[19].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.615    12.640    delay_chain/coarse_pdl/genblk1[20].lut_i/lut/I0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.764 r  delay_chain/coarse_pdl/genblk1[20].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.597    13.360    delay_chain/coarse_pdl/genblk1[21].lut_i/lut/I0
    SLICE_X39Y7          LUT6 (Prop_lut6_I0_O)        0.124    13.484 r  delay_chain/coarse_pdl/genblk1[21].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.420    13.904    delay_chain/coarse_pdl/genblk1[22].lut_i/lut/I0
    SLICE_X41Y6          LUT6 (Prop_lut6_I0_O)        0.124    14.028 r  delay_chain/coarse_pdl/genblk1[22].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.562    14.591    delay_chain/coarse_pdl/genblk1[23].lut_i/lut/I0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124    14.715 r  delay_chain/coarse_pdl/genblk1[23].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604    15.318    delay_chain/coarse_pdl/genblk1[24].lut_i/lut/I0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124    15.442 r  delay_chain/coarse_pdl/genblk1[24].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.559    16.002    delay_chain/coarse_pdl/genblk1[25].lut_i/lut/I0
    SLICE_X39Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.126 r  delay_chain/coarse_pdl/genblk1[25].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.635    16.761    delay_chain/coarse_pdl/genblk1[26].lut_i/lut/I0
    SLICE_X39Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.885 r  delay_chain/coarse_pdl/genblk1[26].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415    17.300    delay_chain/coarse_pdl/genblk1[27].lut_i/lut/I0
    SLICE_X39Y8          LUT6 (Prop_lut6_I0_O)        0.124    17.424 r  delay_chain/coarse_pdl/genblk1[27].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.446    17.870    delay_chain/coarse_pdl/genblk1[28].lut_i/lut/I0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.994 r  delay_chain/coarse_pdl/genblk1[28].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.612    18.606    delay_chain/coarse_pdl/genblk1[29].lut_i/lut/I0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124    18.730 r  delay_chain/coarse_pdl/genblk1[29].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.629    19.359    delay_chain/coarse_pdl/genblk1[30].lut_i/lut/I0
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.124    19.483 r  delay_chain/coarse_pdl/genblk1[30].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.417    19.900    delay_chain/coarse_pdl/genblk1[31].lut_i/lut/I0
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.124    20.024 r  delay_chain/coarse_pdl/genblk1[31].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.441    20.465    delay_chain/coarse_pdl/genblk1[32].lut_i/lut/I0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.124    20.589 r  delay_chain/coarse_pdl/genblk1[32].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.669    21.257    delay_chain/coarse_pdl/genblk1[33].lut_i/lut/I0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.124    21.381 r  delay_chain/coarse_pdl/genblk1[33].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.611    21.993    delay_chain/coarse_pdl/genblk1[34].lut_i/lut/I0
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.124    22.117 r  delay_chain/coarse_pdl/genblk1[34].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.419    22.536    delay_chain/coarse_pdl/genblk1[35].lut_i/lut/I0
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.124    22.660 r  delay_chain/coarse_pdl/genblk1[35].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.619    23.279    delay_chain/coarse_pdl/genblk1[36].lut_i/lut/I0
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.124    23.403 r  delay_chain/coarse_pdl/genblk1[36].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.620    24.023    delay_chain/coarse_pdl/genblk1[37].lut_i/lut/I0
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.124    24.147 r  delay_chain/coarse_pdl/genblk1[37].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.611    24.758    delay_chain/coarse_pdl/genblk1[38].lut_i/lut/I0
    SLICE_X40Y4          LUT6 (Prop_lut6_I0_O)        0.124    24.882 r  delay_chain/coarse_pdl/genblk1[38].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.422    25.304    delay_chain/coarse_pdl/genblk1[39].lut_i/lut/I0
    SLICE_X38Y3          LUT6 (Prop_lut6_I0_O)        0.124    25.428 r  delay_chain/coarse_pdl/genblk1[39].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.634    26.063    delay_chain/coarse_pdl/genblk1[40].lut_i/lut/I0
    SLICE_X38Y3          LUT6 (Prop_lut6_I0_O)        0.124    26.187 r  delay_chain/coarse_pdl/genblk1[40].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.621    26.807    delay_chain/coarse_pdl/genblk1[41].lut_i/lut/I0
    SLICE_X38Y3          LUT6 (Prop_lut6_I0_O)        0.124    26.931 r  delay_chain/coarse_pdl/genblk1[41].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.611    27.542    delay_chain/coarse_pdl/genblk1[42].lut_i/lut/I0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124    27.666 r  delay_chain/coarse_pdl/genblk1[42].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.642    28.308    delay_chain/coarse_pdl/genblk1[43].lut_i/lut/I0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124    28.432 r  delay_chain/coarse_pdl/genblk1[43].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.554    28.986    delay_chain/coarse_pdl/genblk1[44].lut_i/lut/I0
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.124    29.110 r  delay_chain/coarse_pdl/genblk1[44].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415    29.525    delay_chain/coarse_pdl/genblk1[45].lut_i/lut/I0
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.124    29.649 r  delay_chain/coarse_pdl/genblk1[45].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.611    30.260    delay_chain/coarse_pdl/genblk1[46].lut_i/lut/I0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.124    30.384 r  delay_chain/coarse_pdl/genblk1[46].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.631    31.015    delay_chain/coarse_pdl/genblk1[47].lut_i/lut/I0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.124    31.139 r  delay_chain/coarse_pdl/genblk1[47].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.679    31.818    delay_chain/coarse_pdl/genblk1[48].lut_i/lut/I0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.124    31.942 r  delay_chain/coarse_pdl/genblk1[48].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.567    32.509    delay_chain/coarse_pdl/genblk1[49].lut_i/lut/I0
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.124    32.633 r  delay_chain/coarse_pdl/genblk1[49].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.625    33.257    delay_chain/coarse_pdl/genblk1[50].lut_i/lut/I0
    SLICE_X35Y3          LUT6 (Prop_lut6_I0_O)        0.124    33.381 r  delay_chain/coarse_pdl/genblk1[50].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.414    33.795    delay_chain/coarse_pdl/genblk1[51].lut_i/lut/I0
    SLICE_X35Y3          LUT6 (Prop_lut6_I0_O)        0.124    33.919 r  delay_chain/coarse_pdl/genblk1[51].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.418    34.337    delay_chain/coarse_pdl/genblk1[52].lut_i/lut/I0
    SLICE_X35Y3          LUT6 (Prop_lut6_I0_O)        0.124    34.461 r  delay_chain/coarse_pdl/genblk1[52].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.637    35.098    delay_chain/coarse_pdl/genblk1[53].lut_i/lut/I0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124    35.222 r  delay_chain/coarse_pdl/genblk1[53].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.616    35.838    delay_chain/coarse_pdl/genblk1[54].lut_i/lut/I0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124    35.962 r  delay_chain/coarse_pdl/genblk1[54].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.618    36.580    delay_chain/coarse_pdl/genblk1[55].lut_i/lut/I0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124    36.704 r  delay_chain/coarse_pdl/genblk1[55].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.582    37.285    delay_chain/coarse_pdl/genblk1[56].lut_i/lut/I0
    SLICE_X36Y4          LUT6 (Prop_lut6_I0_O)        0.124    37.409 r  delay_chain/coarse_pdl/genblk1[56].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.665    38.075    delay_chain/coarse_pdl/genblk1[57].lut_i/lut/I0
    SLICE_X36Y4          LUT6 (Prop_lut6_I0_O)        0.124    38.199 r  delay_chain/coarse_pdl/genblk1[57].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.625    38.824    delay_chain/coarse_pdl/genblk1[58].lut_i/lut/I0
    SLICE_X36Y4          LUT6 (Prop_lut6_I0_O)        0.124    38.948 r  delay_chain/coarse_pdl/genblk1[58].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.718    39.666    delay_chain/coarse_pdl/genblk1[59].lut_i/lut/I0
    SLICE_X36Y4          LUT6 (Prop_lut6_I0_O)        0.124    39.790 r  delay_chain/coarse_pdl/genblk1[59].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.631    40.421    delay_chain/coarse_pdl/genblk1[60].lut_i/lut/I0
    SLICE_X34Y5          LUT6 (Prop_lut6_I0_O)        0.124    40.545 r  delay_chain/coarse_pdl/genblk1[60].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.580    41.126    delay_chain/coarse_pdl/genblk1[61].lut_i/lut/I0
    SLICE_X36Y5          LUT6 (Prop_lut6_I0_O)        0.124    41.250 r  delay_chain/coarse_pdl/genblk1[61].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511    41.760    delay_chain/coarse_pdl/genblk1[62].lut_i/lut/I0
    SLICE_X36Y5          LUT6 (Prop_lut6_I0_O)        0.124    41.884 r  delay_chain/coarse_pdl/genblk1[62].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.651    42.536    delay_chain/coarse_pdl/genblk1[63].lut_i/lut/I0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124    42.660 r  delay_chain/coarse_pdl/genblk1[63].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.559    43.219    delay_chain/coarse_pdl/genblk1[64].lut_i/lut/I0
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.124    43.343 r  delay_chain/coarse_pdl/genblk1[64].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.597    43.940    delay_chain/coarse_pdl/genblk1[65].lut_i/lut/I0
    SLICE_X39Y6          LUT6 (Prop_lut6_I0_O)        0.124    44.064 r  delay_chain/coarse_pdl/genblk1[65].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.482    44.545    delay_chain/coarse_pdl/genblk1[66].lut_i/lut/I0
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.124    44.669 r  delay_chain/coarse_pdl/genblk1[66].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.615    45.284    delay_chain/coarse_pdl/genblk1[67].lut_i/lut/I0
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.124    45.408 r  delay_chain/coarse_pdl/genblk1[67].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.407    45.815    delay_chain/coarse_pdl/genblk1[68].lut_i/lut/I0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124    45.939 r  delay_chain/coarse_pdl/genblk1[68].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.549    46.488    delay_chain/coarse_pdl/genblk1[69].lut_i/lut/I0
    SLICE_X39Y7          LUT6 (Prop_lut6_I0_O)        0.124    46.612 r  delay_chain/coarse_pdl/genblk1[69].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.408    47.019    delay_chain/coarse_pdl/genblk1[70].lut_i/lut/I0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124    47.143 r  delay_chain/coarse_pdl/genblk1[70].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.571    47.715    delay_chain/coarse_pdl/genblk1[71].lut_i/lut/I0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124    47.839 r  delay_chain/coarse_pdl/genblk1[71].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.435    48.274    delay_chain/coarse_pdl/genblk1[72].lut_i/lut/I0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.124    48.398 r  delay_chain/coarse_pdl/genblk1[72].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.298    48.696    delay_chain/coarse_pdl/genblk1[73].lut_i/lut/I0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.124    48.820 r  delay_chain/coarse_pdl/genblk1[73].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.433    49.252    delay_chain/coarse_pdl/genblk1[74].lut_i/lut/I0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.124    49.376 r  delay_chain/coarse_pdl/genblk1[74].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.715    50.091    delay_chain/coarse_pdl/genblk1[75].lut_i/lut/I0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.124    50.215 r  delay_chain/coarse_pdl/genblk1[75].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428    50.644    delay_chain/coarse_pdl/genblk1[76].lut_i/lut/I0
    SLICE_X36Y6          LUT6 (Prop_lut6_I0_O)        0.124    50.768 r  delay_chain/coarse_pdl/genblk1[76].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    51.067    delay_chain/coarse_pdl/genblk1[77].lut_i/lut/I0
    SLICE_X36Y6          LUT6 (Prop_lut6_I0_O)        0.124    51.191 r  delay_chain/coarse_pdl/genblk1[77].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462    51.653    delay_chain/coarse_pdl/genblk1[78].lut_i/lut/I0
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.124    51.777 r  delay_chain/coarse_pdl/genblk1[78].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    52.052    delay_chain/coarse_pdl/genblk1[79].lut_i/lut/I0
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.124    52.176 r  delay_chain/coarse_pdl/genblk1[79].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.486    52.663    delay_chain/coarse_pdl/genblk1[80].lut_i/lut/I0
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.124    52.787 r  delay_chain/coarse_pdl/genblk1[80].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.484    53.271    delay_chain/coarse_pdl/genblk1[81].lut_i/lut/I0
    SLICE_X36Y6          LUT6 (Prop_lut6_I0_O)        0.124    53.395 r  delay_chain/coarse_pdl/genblk1[81].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.595    53.990    delay_chain/coarse_pdl/genblk1[82].lut_i/lut/I0
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.124    54.114 r  delay_chain/coarse_pdl/genblk1[82].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.658    54.772    delay_chain/coarse_pdl/genblk1[83].lut_i/lut/I0
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.124    54.896 r  delay_chain/coarse_pdl/genblk1[83].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.289    55.185    delay_chain/coarse_pdl/genblk1[84].lut_i/lut/I0
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.124    55.309 r  delay_chain/coarse_pdl/genblk1[84].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.432    55.740    delay_chain/coarse_pdl/genblk1[85].lut_i/lut/I0
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.124    55.864 r  delay_chain/coarse_pdl/genblk1[85].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666    56.531    delay_chain/coarse_pdl/genblk1[86].lut_i/lut/I0
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.124    56.655 r  delay_chain/coarse_pdl/genblk1[86].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.417    57.071    delay_chain/coarse_pdl/genblk1[87].lut_i/lut/I0
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.124    57.195 r  delay_chain/coarse_pdl/genblk1[87].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464    57.660    delay_chain/coarse_pdl/genblk1[88].lut_i/lut/I0
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.124    57.784 r  delay_chain/coarse_pdl/genblk1[88].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.697    58.480    delay_chain/coarse_pdl/genblk1[89].lut_i/lut/I0
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.124    58.604 r  delay_chain/coarse_pdl/genblk1[89].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.477    59.081    delay_chain/coarse_pdl/genblk1[90].lut_i/lut/I0
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.124    59.205 r  delay_chain/coarse_pdl/genblk1[90].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290    59.496    delay_chain/coarse_pdl/genblk1[91].lut_i/lut/I0
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.124    59.620 r  delay_chain/coarse_pdl/genblk1[91].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.481    60.101    delay_chain/coarse_pdl/genblk1[92].lut_i/lut/I0
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.124    60.225 r  delay_chain/coarse_pdl/genblk1[92].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666    60.891    delay_chain/coarse_pdl/genblk1[93].lut_i/lut/I0
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.124    61.015 r  delay_chain/coarse_pdl/genblk1[93].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.618    61.633    delay_chain/coarse_pdl/genblk1[94].lut_i/lut/I0
    SLICE_X34Y8          LUT6 (Prop_lut6_I0_O)        0.124    61.757 r  delay_chain/coarse_pdl/genblk1[94].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428    62.185    delay_chain/coarse_pdl/genblk1[95].lut_i/lut/I0
    SLICE_X34Y9          LUT6 (Prop_lut6_I0_O)        0.124    62.309 r  delay_chain/coarse_pdl/genblk1[95].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290    62.600    delay_chain/coarse_pdl/genblk1[96].lut_i/lut/I0
    SLICE_X34Y9          LUT6 (Prop_lut6_I0_O)        0.124    62.724 r  delay_chain/coarse_pdl/genblk1[96].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.638    63.362    delay_chain/coarse_pdl/genblk1[97].lut_i/lut/I0
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.124    63.486 r  delay_chain/coarse_pdl/genblk1[97].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.554    64.040    delay_chain/coarse_pdl/genblk1[98].lut_i/lut/I0
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124    64.164 r  delay_chain/coarse_pdl/genblk1[98].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    64.439    delay_chain/coarse_pdl/genblk1[99].lut_i/lut/I0
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124    64.563 r  delay_chain/coarse_pdl/genblk1[99].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.476    65.039    delay_chain/coarse_pdl/genblk1[100].lut_i/lut/I0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124    65.163 r  delay_chain/coarse_pdl/genblk1[100].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    65.462    delay_chain/coarse_pdl/genblk1[101].lut_i/lut/I0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124    65.586 r  delay_chain/coarse_pdl/genblk1[101].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.483    66.069    delay_chain/coarse_pdl/genblk1[102].lut_i/lut/I0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124    66.193 r  delay_chain/coarse_pdl/genblk1[102].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676    66.870    delay_chain/coarse_pdl/genblk1[103].lut_i/lut/I0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124    66.994 r  delay_chain/coarse_pdl/genblk1[103].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428    67.422    delay_chain/coarse_pdl/genblk1[104].lut_i/lut/I0
    SLICE_X32Y10         LUT6 (Prop_lut6_I0_O)        0.124    67.546 r  delay_chain/coarse_pdl/genblk1[104].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    67.845    delay_chain/coarse_pdl/genblk1[105].lut_i/lut/I0
    SLICE_X32Y10         LUT6 (Prop_lut6_I0_O)        0.124    67.969 r  delay_chain/coarse_pdl/genblk1[105].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.587    68.556    delay_chain/coarse_pdl/genblk1[106].lut_i/lut/I0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    68.680 r  delay_chain/coarse_pdl/genblk1[106].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    68.979    delay_chain/coarse_pdl/genblk1[107].lut_i/lut/I0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    69.103 r  delay_chain/coarse_pdl/genblk1[107].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.483    69.586    delay_chain/coarse_pdl/genblk1[108].lut_i/lut/I0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    69.710 r  delay_chain/coarse_pdl/genblk1[108].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676    70.386    delay_chain/coarse_pdl/genblk1[109].lut_i/lut/I0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    70.510 r  delay_chain/coarse_pdl/genblk1[109].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.413    70.923    delay_chain/coarse_pdl/genblk1[110].lut_i/lut/I0
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.124    71.047 r  delay_chain/coarse_pdl/genblk1[110].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    71.323    delay_chain/coarse_pdl/genblk1[111].lut_i/lut/I0
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.124    71.447 r  delay_chain/coarse_pdl/genblk1[111].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.491    71.937    delay_chain/coarse_pdl/genblk1[112].lut_i/lut/I0
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.124    72.061 r  delay_chain/coarse_pdl/genblk1[112].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.625    72.687    delay_chain/coarse_pdl/genblk1[113].lut_i/lut/I0
    SLICE_X32Y10         LUT6 (Prop_lut6_I0_O)        0.124    72.811 r  delay_chain/coarse_pdl/genblk1[113].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.741    73.551    delay_chain/coarse_pdl/genblk1[114].lut_i/lut/I0
    SLICE_X32Y10         LUT6 (Prop_lut6_I0_O)        0.124    73.675 r  delay_chain/coarse_pdl/genblk1[114].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415    74.091    delay_chain/coarse_pdl/genblk1[115].lut_i/lut/I0
    SLICE_X33Y10         LUT6 (Prop_lut6_I0_O)        0.124    74.215 r  delay_chain/coarse_pdl/genblk1[115].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    74.490    delay_chain/coarse_pdl/genblk1[116].lut_i/lut/I0
    SLICE_X33Y10         LUT6 (Prop_lut6_I0_O)        0.124    74.614 r  delay_chain/coarse_pdl/genblk1[116].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464    75.078    delay_chain/coarse_pdl/genblk1[117].lut_i/lut/I0
    SLICE_X33Y10         LUT6 (Prop_lut6_I0_O)        0.124    75.202 r  delay_chain/coarse_pdl/genblk1[117].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.697    75.899    delay_chain/coarse_pdl/genblk1[118].lut_i/lut/I0
    SLICE_X33Y10         LUT6 (Prop_lut6_I0_O)        0.124    76.023 r  delay_chain/coarse_pdl/genblk1[118].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.450    76.473    delay_chain/coarse_pdl/genblk1[119].lut_i/lut/I0
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.124    76.597 r  delay_chain/coarse_pdl/genblk1[119].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    76.896    delay_chain/coarse_pdl/genblk1[120].lut_i/lut/I0
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.124    77.020 r  delay_chain/coarse_pdl/genblk1[120].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.433    77.453    delay_chain/coarse_pdl/genblk1[121].lut_i/lut/I0
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.124    77.577 r  delay_chain/coarse_pdl/genblk1[121].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.715    78.292    delay_chain/coarse_pdl/genblk1[122].lut_i/lut/I0
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.124    78.416 r  delay_chain/coarse_pdl/genblk1[122].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462    78.878    delay_chain/coarse_pdl/genblk1[123].lut_i/lut/I0
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.124    79.002 r  delay_chain/coarse_pdl/genblk1[123].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.274    79.277    delay_chain/coarse_pdl/genblk1[124].lut_i/lut/I0
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.124    79.401 r  delay_chain/coarse_pdl/genblk1[124].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.491    79.891    delay_chain/coarse_pdl/genblk1[125].lut_i/lut/I0
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.124    80.015 r  delay_chain/coarse_pdl/genblk1[125].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.695    80.710    delay_chain/coarse_pdl/genblk1[126].lut_i/lut/I0
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.124    80.834 r  delay_chain/coarse_pdl/genblk1[126].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.618    81.452    delay_chain/coarse_pdl/genblk1[127].lut_i/lut/I0
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124    81.576 r  delay_chain/coarse_pdl/genblk1[127].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.583    82.159    delay_chain/coarse_pdl/genblk1[128].lut_i/lut/I0
    SLICE_X30Y9          LUT6 (Prop_lut6_I0_O)        0.124    82.283 r  delay_chain/coarse_pdl/genblk1[128].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    82.582    delay_chain/coarse_pdl/genblk1[129].lut_i/lut/I0
    SLICE_X30Y9          LUT6 (Prop_lut6_I0_O)        0.124    82.706 r  delay_chain/coarse_pdl/genblk1[129].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.434    83.140    delay_chain/coarse_pdl/genblk1[130].lut_i/lut/I0
    SLICE_X30Y9          LUT6 (Prop_lut6_I0_O)        0.124    83.264 r  delay_chain/coarse_pdl/genblk1[130].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.718    83.982    delay_chain/coarse_pdl/genblk1[131].lut_i/lut/I0
    SLICE_X30Y9          LUT6 (Prop_lut6_I0_O)        0.124    84.106 r  delay_chain/coarse_pdl/genblk1[131].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428    84.534    delay_chain/coarse_pdl/genblk1[132].lut_i/lut/I0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.124    84.658 r  delay_chain/coarse_pdl/genblk1[132].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    84.957    delay_chain/coarse_pdl/genblk1[133].lut_i/lut/I0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.124    85.081 r  delay_chain/coarse_pdl/genblk1[133].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.434    85.515    delay_chain/coarse_pdl/genblk1[134].lut_i/lut/I0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.124    85.639 r  delay_chain/coarse_pdl/genblk1[134].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676    86.315    delay_chain/coarse_pdl/genblk1[135].lut_i/lut/I0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.124    86.439 r  delay_chain/coarse_pdl/genblk1[135].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415    86.855    delay_chain/coarse_pdl/genblk1[136].lut_i/lut/I0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.124    86.979 r  delay_chain/coarse_pdl/genblk1[136].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    87.254    delay_chain/coarse_pdl/genblk1[137].lut_i/lut/I0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.124    87.378 r  delay_chain/coarse_pdl/genblk1[137].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464    87.842    delay_chain/coarse_pdl/genblk1[138].lut_i/lut/I0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.124    87.966 r  delay_chain/coarse_pdl/genblk1[138].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.692    88.659    delay_chain/coarse_pdl/genblk1[139].lut_i/lut/I0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.124    88.783 r  delay_chain/coarse_pdl/genblk1[139].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428    89.211    delay_chain/coarse_pdl/genblk1[140].lut_i/lut/I0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124    89.335 r  delay_chain/coarse_pdl/genblk1[140].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    89.634    delay_chain/coarse_pdl/genblk1[141].lut_i/lut/I0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124    89.758 r  delay_chain/coarse_pdl/genblk1[141].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515    90.273    delay_chain/coarse_pdl/genblk1[142].lut_i/lut/I0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124    90.397 r  delay_chain/coarse_pdl/genblk1[142].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.741    91.138    delay_chain/coarse_pdl/genblk1[143].lut_i/lut/I0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124    91.262 r  delay_chain/coarse_pdl/genblk1[143].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.620    91.881    delay_chain/coarse_pdl/genblk1[144].lut_i/lut/I0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    92.005 r  delay_chain/coarse_pdl/genblk1[144].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    92.304    delay_chain/coarse_pdl/genblk1[145].lut_i/lut/I0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    92.428 r  delay_chain/coarse_pdl/genblk1[145].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.617    93.046    delay_chain/coarse_pdl/genblk1[146].lut_i/lut/I0
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124    93.170 r  delay_chain/coarse_pdl/genblk1[146].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    93.468    delay_chain/coarse_pdl/genblk1[147].lut_i/lut/I0
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124    93.592 r  delay_chain/coarse_pdl/genblk1[147].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.434    94.026    delay_chain/coarse_pdl/genblk1[148].lut_i/lut/I0
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124    94.150 r  delay_chain/coarse_pdl/genblk1[148].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.572    94.722    delay_chain/coarse_pdl/genblk1[149].lut_i/lut/I0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    94.846 r  delay_chain/coarse_pdl/genblk1[149].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676    95.523    delay_chain/coarse_pdl/genblk1[150].lut_i/lut/I0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    95.647 r  delay_chain/coarse_pdl/genblk1[150].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.439    96.086    delay_chain/coarse_pdl/genblk1[151].lut_i/lut/I0
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124    96.210 r  delay_chain/coarse_pdl/genblk1[151].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415    96.625    delay_chain/coarse_pdl/genblk1[152].lut_i/lut/I0
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.124    96.749 r  delay_chain/coarse_pdl/genblk1[152].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    97.024    delay_chain/coarse_pdl/genblk1[153].lut_i/lut/I0
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.124    97.148 r  delay_chain/coarse_pdl/genblk1[153].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.490    97.639    delay_chain/coarse_pdl/genblk1[154].lut_i/lut/I0
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.124    97.763 r  delay_chain/coarse_pdl/genblk1[154].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.694    98.457    delay_chain/coarse_pdl/genblk1[155].lut_i/lut/I0
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.581 r  delay_chain/coarse_pdl/genblk1[155].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428    99.009    delay_chain/coarse_pdl/genblk1[156].lut_i/lut/I0
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.124    99.133 r  delay_chain/coarse_pdl/genblk1[156].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.450    99.583    delay_chain/coarse_pdl/genblk1[157].lut_i/lut/I0
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.124    99.707 r  delay_chain/coarse_pdl/genblk1[157].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   100.006    delay_chain/coarse_pdl/genblk1[158].lut_i/lut/I0
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.124   100.130 r  delay_chain/coarse_pdl/genblk1[158].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   100.645    delay_chain/coarse_pdl/genblk1[159].lut_i/lut/I0
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.124   100.769 r  delay_chain/coarse_pdl/genblk1[159].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   101.445    delay_chain/coarse_pdl/genblk1[160].lut_i/lut/I0
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.124   101.569 r  delay_chain/coarse_pdl/genblk1[160].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.426   101.996    delay_chain/coarse_pdl/genblk1[161].lut_i/lut/I0
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124   102.120 r  delay_chain/coarse_pdl/genblk1[161].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   102.418    delay_chain/coarse_pdl/genblk1[162].lut_i/lut/I0
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124   102.542 r  delay_chain/coarse_pdl/genblk1[162].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.431   102.973    delay_chain/coarse_pdl/genblk1[163].lut_i/lut/I0
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124   103.097 r  delay_chain/coarse_pdl/genblk1[163].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.616   103.714    delay_chain/coarse_pdl/genblk1[164].lut_i/lut/I0
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124   103.838 r  delay_chain/coarse_pdl/genblk1[164].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   104.136    delay_chain/coarse_pdl/genblk1[165].lut_i/lut/I0
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124   104.260 r  delay_chain/coarse_pdl/genblk1[165].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511   104.771    delay_chain/coarse_pdl/genblk1[166].lut_i/lut/I0
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124   104.895 r  delay_chain/coarse_pdl/genblk1[166].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.625   105.521    delay_chain/coarse_pdl/genblk1[167].lut_i/lut/I0
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124   105.645 r  delay_chain/coarse_pdl/genblk1[167].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.461   106.106    delay_chain/coarse_pdl/genblk1[168].lut_i/lut/I0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.124   106.230 r  delay_chain/coarse_pdl/genblk1[168].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   106.505    delay_chain/coarse_pdl/genblk1[169].lut_i/lut/I0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.124   106.629 r  delay_chain/coarse_pdl/genblk1[169].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.486   107.116    delay_chain/coarse_pdl/genblk1[170].lut_i/lut/I0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.124   107.240 r  delay_chain/coarse_pdl/genblk1[170].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.695   107.935    delay_chain/coarse_pdl/genblk1[171].lut_i/lut/I0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.124   108.059 r  delay_chain/coarse_pdl/genblk1[171].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.584   108.642    delay_chain/coarse_pdl/genblk1[172].lut_i/lut/I0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124   108.766 r  delay_chain/coarse_pdl/genblk1[172].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.425   109.192    delay_chain/coarse_pdl/genblk1[173].lut_i/lut/I0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124   109.316 r  delay_chain/coarse_pdl/genblk1[173].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.427   109.743    delay_chain/coarse_pdl/genblk1[174].lut_i/lut/I0
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.124   109.867 r  delay_chain/coarse_pdl/genblk1[174].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   110.166    delay_chain/coarse_pdl/genblk1[175].lut_i/lut/I0
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.124   110.290 r  delay_chain/coarse_pdl/genblk1[175].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.483   110.773    delay_chain/coarse_pdl/genblk1[176].lut_i/lut/I0
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.124   110.897 r  delay_chain/coarse_pdl/genblk1[176].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.635   111.532    delay_chain/coarse_pdl/genblk1[177].lut_i/lut/I0
    SLICE_X28Y7          LUT6 (Prop_lut6_I0_O)        0.124   111.656 r  delay_chain/coarse_pdl/genblk1[177].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   111.955    delay_chain/coarse_pdl/genblk1[178].lut_i/lut/I0
    SLICE_X28Y7          LUT6 (Prop_lut6_I0_O)        0.124   112.079 r  delay_chain/coarse_pdl/genblk1[178].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   112.494    delay_chain/coarse_pdl/genblk1[179].lut_i/lut/I0
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.124   112.618 r  delay_chain/coarse_pdl/genblk1[179].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   112.916    delay_chain/coarse_pdl/genblk1[180].lut_i/lut/I0
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.124   113.040 r  delay_chain/coarse_pdl/genblk1[180].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511   113.551    delay_chain/coarse_pdl/genblk1[181].lut_i/lut/I0
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.124   113.675 r  delay_chain/coarse_pdl/genblk1[181].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.715   114.390    delay_chain/coarse_pdl/genblk1[182].lut_i/lut/I0
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.124   114.514 r  delay_chain/coarse_pdl/genblk1[182].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.562   115.076    delay_chain/coarse_pdl/genblk1[183].lut_i/lut/I0
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.124   115.200 r  delay_chain/coarse_pdl/genblk1[183].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.657   115.858    delay_chain/coarse_pdl/genblk1[184].lut_i/lut/I0
    SLICE_X26Y7          LUT6 (Prop_lut6_I0_O)        0.124   115.982 r  delay_chain/coarse_pdl/genblk1[184].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   116.280    delay_chain/coarse_pdl/genblk1[185].lut_i/lut/I0
    SLICE_X26Y7          LUT6 (Prop_lut6_I0_O)        0.124   116.404 r  delay_chain/coarse_pdl/genblk1[185].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.466   116.871    delay_chain/coarse_pdl/genblk1[186].lut_i/lut/I0
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.124   116.995 r  delay_chain/coarse_pdl/genblk1[186].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.549   117.544    delay_chain/coarse_pdl/genblk1[187].lut_i/lut/I0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124   117.668 r  delay_chain/coarse_pdl/genblk1[187].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.489   118.156    delay_chain/coarse_pdl/genblk1[188].lut_i/lut/I0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124   118.280 r  delay_chain/coarse_pdl/genblk1[188].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.624   118.904    delay_chain/coarse_pdl/genblk1[189].lut_i/lut/I0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124   119.028 r  delay_chain/coarse_pdl/genblk1[189].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.435   119.463    delay_chain/coarse_pdl/genblk1[190].lut_i/lut/I0
    SLICE_X28Y7          LUT6 (Prop_lut6_I0_O)        0.124   119.587 r  delay_chain/coarse_pdl/genblk1[190].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.627   120.214    delay_chain/coarse_pdl/genblk1[191].lut_i/lut/I0
    SLICE_X28Y7          LUT6 (Prop_lut6_I0_O)        0.124   120.338 r  delay_chain/coarse_pdl/genblk1[191].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.439   120.778    delay_chain/coarse_pdl/genblk1[192].lut_i/lut/I0
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.124   120.902 r  delay_chain/coarse_pdl/genblk1[192].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.717   121.619    delay_chain/coarse_pdl/genblk1[193].lut_i/lut/I0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124   121.743 r  delay_chain/coarse_pdl/genblk1[193].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.431   122.174    delay_chain/coarse_pdl/genblk1[194].lut_i/lut/I0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124   122.298 r  delay_chain/coarse_pdl/genblk1[194].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.717   123.015    delay_chain/coarse_pdl/genblk1[195].lut_i/lut/I0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124   123.139 r  delay_chain/coarse_pdl/genblk1[195].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428   123.567    delay_chain/coarse_pdl/genblk1[196].lut_i/lut/I0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124   123.691 r  delay_chain/coarse_pdl/genblk1[196].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.602   124.293    delay_chain/coarse_pdl/genblk1[197].lut_i/lut/I0
    SLICE_X29Y4          LUT6 (Prop_lut6_I0_O)        0.124   124.417 r  delay_chain/coarse_pdl/genblk1[197].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.264   124.681    delay_chain/coarse_pdl/genblk1[198].lut_i/lut/I0
    SLICE_X29Y4          LUT6 (Prop_lut6_I0_O)        0.124   124.805 r  delay_chain/coarse_pdl/genblk1[198].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.681   125.486    delay_chain/coarse_pdl/genblk1[199].lut_i/lut/I0
    SLICE_X29Y4          LUT6 (Prop_lut6_I0_O)        0.124   125.610 r  delay_chain/coarse_pdl/genblk1[199].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.601   126.210    delay_chain/coarse_pdl/genblk1[200].lut_i/lut/I0
    SLICE_X29Y4          LUT6 (Prop_lut6_I0_O)        0.124   126.334 r  delay_chain/coarse_pdl/genblk1[200].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.577   126.911    delay_chain/coarse_pdl/genblk1[201].lut_i/lut/I0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124   127.035 r  delay_chain/coarse_pdl/genblk1[201].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.431   127.466    delay_chain/coarse_pdl/genblk1[202].lut_i/lut/I0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124   127.590 r  delay_chain/coarse_pdl/genblk1[202].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.738   128.328    delay_chain/coarse_pdl/genblk1[203].lut_i/lut/I0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124   128.452 r  delay_chain/coarse_pdl/genblk1[203].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.442   128.895    delay_chain/coarse_pdl/genblk1[204].lut_i/lut/I0
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124   129.019 r  delay_chain/coarse_pdl/genblk1[204].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428   129.447    delay_chain/coarse_pdl/genblk1[205].lut_i/lut/I0
    SLICE_X24Y6          LUT6 (Prop_lut6_I0_O)        0.124   129.571 r  delay_chain/coarse_pdl/genblk1[205].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.575   130.146    delay_chain/coarse_pdl/genblk1[206].lut_i/lut/I0
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.124   130.270 r  delay_chain/coarse_pdl/genblk1[206].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.694   130.964    delay_chain/coarse_pdl/genblk1[207].lut_i/lut/I0
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.124   131.088 r  delay_chain/coarse_pdl/genblk1[207].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.568   131.656    delay_chain/coarse_pdl/genblk1[208].lut_i/lut/I0
    SLICE_X26Y6          LUT6 (Prop_lut6_I0_O)        0.124   131.780 r  delay_chain/coarse_pdl/genblk1[208].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   132.079    delay_chain/coarse_pdl/genblk1[209].lut_i/lut/I0
    SLICE_X26Y6          LUT6 (Prop_lut6_I0_O)        0.124   132.203 r  delay_chain/coarse_pdl/genblk1[209].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.434   132.637    delay_chain/coarse_pdl/genblk1[210].lut_i/lut/I0
    SLICE_X26Y6          LUT6 (Prop_lut6_I0_O)        0.124   132.761 r  delay_chain/coarse_pdl/genblk1[210].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.617   133.378    delay_chain/coarse_pdl/genblk1[211].lut_i/lut/I0
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.124   133.502 r  delay_chain/coarse_pdl/genblk1[211].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   133.801    delay_chain/coarse_pdl/genblk1[212].lut_i/lut/I0
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.124   133.925 r  delay_chain/coarse_pdl/genblk1[212].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.431   134.356    delay_chain/coarse_pdl/genblk1[213].lut_i/lut/I0
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.124   134.480 r  delay_chain/coarse_pdl/genblk1[213].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.636   135.115    delay_chain/coarse_pdl/genblk1[214].lut_i/lut/I0
    SLICE_X26Y4          LUT6 (Prop_lut6_I0_O)        0.124   135.239 r  delay_chain/coarse_pdl/genblk1[214].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   135.538    delay_chain/coarse_pdl/genblk1[215].lut_i/lut/I0
    SLICE_X26Y4          LUT6 (Prop_lut6_I0_O)        0.124   135.662 r  delay_chain/coarse_pdl/genblk1[215].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511   136.173    delay_chain/coarse_pdl/genblk1[216].lut_i/lut/I0
    SLICE_X26Y4          LUT6 (Prop_lut6_I0_O)        0.124   136.297 r  delay_chain/coarse_pdl/genblk1[216].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.694   136.990    delay_chain/coarse_pdl/genblk1[217].lut_i/lut/I0
    SLICE_X27Y4          LUT6 (Prop_lut6_I0_O)        0.124   137.114 r  delay_chain/coarse_pdl/genblk1[217].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   137.390    delay_chain/coarse_pdl/genblk1[218].lut_i/lut/I0
    SLICE_X27Y4          LUT6 (Prop_lut6_I0_O)        0.124   137.514 r  delay_chain/coarse_pdl/genblk1[218].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.489   138.003    delay_chain/coarse_pdl/genblk1[219].lut_i/lut/I0
    SLICE_X27Y4          LUT6 (Prop_lut6_I0_O)        0.124   138.127 r  delay_chain/coarse_pdl/genblk1[219].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.697   138.823    delay_chain/coarse_pdl/genblk1[220].lut_i/lut/I0
    SLICE_X27Y4          LUT6 (Prop_lut6_I0_O)        0.124   138.947 r  delay_chain/coarse_pdl/genblk1[220].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.436   139.383    delay_chain/coarse_pdl/genblk1[221].lut_i/lut/I0
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.124   139.507 r  delay_chain/coarse_pdl/genblk1[221].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.593   140.101    delay_chain/coarse_pdl/genblk1[222].lut_i/lut/I0
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124   140.225 r  delay_chain/coarse_pdl/genblk1[222].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   140.732    delay_chain/coarse_pdl/genblk1[223].lut_i/lut/I0
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124   140.856 r  delay_chain/coarse_pdl/genblk1[223].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.705   141.562    delay_chain/coarse_pdl/genblk1[224].lut_i/lut/I0
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124   141.686 r  delay_chain/coarse_pdl/genblk1[224].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.620   142.306    delay_chain/coarse_pdl/genblk1[225].lut_i/lut/I0
    SLICE_X24Y6          LUT6 (Prop_lut6_I0_O)        0.124   142.430 r  delay_chain/coarse_pdl/genblk1[225].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   142.892    delay_chain/coarse_pdl/genblk1[226].lut_i/lut/I0
    SLICE_X25Y6          LUT6 (Prop_lut6_I0_O)        0.124   143.016 r  delay_chain/coarse_pdl/genblk1[226].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   143.291    delay_chain/coarse_pdl/genblk1[227].lut_i/lut/I0
    SLICE_X25Y6          LUT6 (Prop_lut6_I0_O)        0.124   143.415 r  delay_chain/coarse_pdl/genblk1[227].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464   143.879    delay_chain/coarse_pdl/genblk1[228].lut_i/lut/I0
    SLICE_X25Y6          LUT6 (Prop_lut6_I0_O)        0.124   144.003 r  delay_chain/coarse_pdl/genblk1[228].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.695   144.698    delay_chain/coarse_pdl/genblk1[229].lut_i/lut/I0
    SLICE_X25Y6          LUT6 (Prop_lut6_I0_O)        0.124   144.822 r  delay_chain/coarse_pdl/genblk1[229].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.603   145.425    delay_chain/coarse_pdl/genblk1[230].lut_i/lut/I0
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.124   145.549 r  delay_chain/coarse_pdl/genblk1[230].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.658   146.208    delay_chain/coarse_pdl/genblk1[231].lut_i/lut/I0
    SLICE_X24Y7          LUT6 (Prop_lut6_I0_O)        0.124   146.332 r  delay_chain/coarse_pdl/genblk1[231].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   146.622    delay_chain/coarse_pdl/genblk1[232].lut_i/lut/I0
    SLICE_X24Y7          LUT6 (Prop_lut6_I0_O)        0.124   146.746 r  delay_chain/coarse_pdl/genblk1[232].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   147.254    delay_chain/coarse_pdl/genblk1[233].lut_i/lut/I0
    SLICE_X24Y7          LUT6 (Prop_lut6_I0_O)        0.124   147.378 r  delay_chain/coarse_pdl/genblk1[233].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666   148.044    delay_chain/coarse_pdl/genblk1[234].lut_i/lut/I0
    SLICE_X24Y7          LUT6 (Prop_lut6_I0_O)        0.124   148.168 r  delay_chain/coarse_pdl/genblk1[234].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.419   148.587    delay_chain/coarse_pdl/genblk1[235].lut_i/lut/I0
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.124   148.711 r  delay_chain/coarse_pdl/genblk1[235].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.491   149.201    delay_chain/coarse_pdl/genblk1[236].lut_i/lut/I0
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.124   149.325 r  delay_chain/coarse_pdl/genblk1[236].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.627   149.952    delay_chain/coarse_pdl/genblk1[237].lut_i/lut/I0
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.124   150.076 r  delay_chain/coarse_pdl/genblk1[237].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.599   150.676    delay_chain/coarse_pdl/genblk1[238].lut_i/lut/I0
    SLICE_X26Y7          LUT6 (Prop_lut6_I0_O)        0.124   150.800 r  delay_chain/coarse_pdl/genblk1[238].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   151.476    delay_chain/coarse_pdl/genblk1[239].lut_i/lut/I0
    SLICE_X26Y7          LUT6 (Prop_lut6_I0_O)        0.124   151.600 r  delay_chain/coarse_pdl/genblk1[239].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.425   152.025    delay_chain/coarse_pdl/genblk1[240].lut_i/lut/I0
    SLICE_X25Y8          LUT6 (Prop_lut6_I0_O)        0.124   152.149 r  delay_chain/coarse_pdl/genblk1[240].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   152.424    delay_chain/coarse_pdl/genblk1[241].lut_i/lut/I0
    SLICE_X25Y8          LUT6 (Prop_lut6_I0_O)        0.124   152.548 r  delay_chain/coarse_pdl/genblk1[241].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464   153.012    delay_chain/coarse_pdl/genblk1[242].lut_i/lut/I0
    SLICE_X25Y8          LUT6 (Prop_lut6_I0_O)        0.124   153.136 r  delay_chain/coarse_pdl/genblk1[242].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.695   153.831    delay_chain/coarse_pdl/genblk1[243].lut_i/lut/I0
    SLICE_X25Y8          LUT6 (Prop_lut6_I0_O)        0.124   153.955 r  delay_chain/coarse_pdl/genblk1[243].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.621   154.576    delay_chain/coarse_pdl/genblk1[244].lut_i/lut/I0
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.124   154.700 r  delay_chain/coarse_pdl/genblk1[244].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   154.999    delay_chain/coarse_pdl/genblk1[245].lut_i/lut/I0
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.124   155.123 r  delay_chain/coarse_pdl/genblk1[245].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.433   155.556    delay_chain/coarse_pdl/genblk1[246].lut_i/lut/I0
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.124   155.680 r  delay_chain/coarse_pdl/genblk1[246].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.752   156.432    delay_chain/coarse_pdl/genblk1[247].lut_i/lut/I0
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.124   156.556 r  delay_chain/coarse_pdl/genblk1[247].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.616   157.172    delay_chain/coarse_pdl/genblk1[248].lut_i/lut/I0
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.124   157.296 r  delay_chain/coarse_pdl/genblk1[248].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   157.595    delay_chain/coarse_pdl/genblk1[249].lut_i/lut/I0
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.124   157.719 r  delay_chain/coarse_pdl/genblk1[249].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511   158.230    delay_chain/coarse_pdl/genblk1[250].lut_i/lut/I0
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.124   158.354 r  delay_chain/coarse_pdl/genblk1[250].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   159.030    delay_chain/coarse_pdl/genblk1[251].lut_i/lut/I0
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.124   159.154 r  delay_chain/coarse_pdl/genblk1[251].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.453   159.607    delay_chain/coarse_pdl/genblk1[252].lut_i/lut/I0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124   159.731 r  delay_chain/coarse_pdl/genblk1[252].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   160.021    delay_chain/coarse_pdl/genblk1[253].lut_i/lut/I0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124   160.145 r  delay_chain/coarse_pdl/genblk1[253].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.421   160.566    delay_chain/coarse_pdl/genblk1[254].lut_i/lut/I0
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124   160.690 r  delay_chain/coarse_pdl/genblk1[254].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   160.966    delay_chain/coarse_pdl/genblk1[255].lut_i/lut/I0
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124   161.090 r  delay_chain/coarse_pdl/genblk1[255].lut_i/lut/LUT6/O
                         net (fo=1, routed)           0.304   161.394    delay_chain/coarse_pdl/genblk1[255].lut_i_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I0_O)        0.124   161.518 r  delay_chain/coarse_pdl/lut_i_107/O
                         net (fo=1, routed)           0.000   161.518    delay_chain/coarse_pdl/lut_i_107_n_0
    SLICE_X27Y8          MUXF7 (Prop_muxf7_I1_O)      0.217   161.735 r  delay_chain/coarse_pdl/lut_i_49/O
                         net (fo=1, routed)           0.000   161.735    delay_chain/coarse_pdl/lut_i_49_n_0
    SLICE_X27Y8          MUXF8 (Prop_muxf8_I1_O)      0.094   161.829 r  delay_chain/coarse_pdl/lut_i_20/O
                         net (fo=1, routed)           0.443   162.272    delay_chain/coarse_pdl/lut_i_20_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.316   162.588 r  delay_chain/coarse_pdl/lut_i_7/O
                         net (fo=1, routed)           0.000   162.588    delay_chain/coarse_pdl/lut_i_7_n_0
    SLICE_X28Y9          MUXF7 (Prop_muxf7_I1_O)      0.214   162.802 r  delay_chain/coarse_pdl/lut_i_3/O
                         net (fo=1, routed)           0.000   162.802    delay_chain/coarse_pdl/lut_i_3_n_0
    SLICE_X28Y9          MUXF8 (Prop_muxf8_I1_O)      0.088   162.890 r  delay_chain/coarse_pdl/lut_i_1/O
                         net (fo=2, routed)           0.609   163.499    delay_chain/fine_pdl/genblk1[0].lut_0/lut/I0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.319   163.818 r  delay_chain/fine_pdl/genblk1[0].lut_0/lut/LUT6/O
                         net (fo=3, routed)           0.299   164.117    delay_chain/fine_pdl/genblk1[1].lut_i/lut/I0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124   164.241 r  delay_chain/fine_pdl/genblk1[1].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.431   164.672    delay_chain/fine_pdl/genblk1[2].lut_i/lut/I0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124   164.796 r  delay_chain/fine_pdl/genblk1[2].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.557   165.353    delay_chain/fine_pdl/genblk1[3].lut_i/lut/I0
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124   165.477 r  delay_chain/fine_pdl/genblk1[3].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604   166.081    delay_chain/fine_pdl/genblk1[4].lut_i/lut/I0
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124   166.205 r  delay_chain/fine_pdl/genblk1[4].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.634   166.839    delay_chain/fine_pdl/genblk1[5].lut_i/lut/I0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124   166.963 r  delay_chain/fine_pdl/genblk1[5].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.627   167.590    delay_chain/fine_pdl/genblk1[6].lut_i/lut/I0
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.124   167.714 r  delay_chain/fine_pdl/genblk1[6].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511   168.225    delay_chain/fine_pdl/genblk1[7].lut_i/lut/I0
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.124   168.349 r  delay_chain/fine_pdl/genblk1[7].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   169.025    delay_chain/fine_pdl/genblk1[8].lut_i/lut/I0
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.124   169.149 r  delay_chain/fine_pdl/genblk1[8].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.710   169.859    delay_chain/fine_pdl/genblk1[9].lut_i/lut/I0
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124   169.983 r  delay_chain/fine_pdl/genblk1[9].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.413   170.396    delay_chain/fine_pdl/genblk1[10].lut_i/lut/I0
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124   170.520 r  delay_chain/fine_pdl/genblk1[10].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   170.796    delay_chain/fine_pdl/genblk1[11].lut_i/lut/I0
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124   170.920 r  delay_chain/fine_pdl/genblk1[11].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464   171.384    delay_chain/fine_pdl/genblk1[12].lut_i/lut/I0
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124   171.508 r  delay_chain/fine_pdl/genblk1[12].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.585   172.093    delay_chain/fine_pdl/genblk1[13].lut_i/lut/I0
    SLICE_X26Y10         LUT6 (Prop_lut6_I0_O)        0.124   172.217 r  delay_chain/fine_pdl/genblk1[13].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   172.515    delay_chain/fine_pdl/genblk1[14].lut_i/lut/I0
    SLICE_X26Y10         LUT6 (Prop_lut6_I0_O)        0.124   172.639 r  delay_chain/fine_pdl/genblk1[14].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   173.102    delay_chain/fine_pdl/genblk1[15].lut_i/lut/I0
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.124   173.226 r  delay_chain/fine_pdl/genblk1[15].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   173.501    delay_chain/fine_pdl/genblk1[16].lut_i/lut/I0
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.124   173.625 r  delay_chain/fine_pdl/genblk1[16].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.490   174.116    delay_chain/fine_pdl/genblk1[17].lut_i/lut/I0
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.124   174.240 r  delay_chain/fine_pdl/genblk1[17].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.694   174.934    delay_chain/fine_pdl/genblk1[18].lut_i/lut/I0
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.124   175.058 r  delay_chain/fine_pdl/genblk1[18].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604   175.662    delay_chain/fine_pdl/genblk1[19].lut_i/lut/I0
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.124   175.786 r  delay_chain/fine_pdl/genblk1[19].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.430   176.216    delay_chain/fine_pdl/genblk1[20].lut_i/lut/I0
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124   176.340 r  delay_chain/fine_pdl/genblk1[20].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   176.639    delay_chain/fine_pdl/genblk1[21].lut_i/lut/I0
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124   176.763 r  delay_chain/fine_pdl/genblk1[21].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.651   177.414    delay_chain/fine_pdl/genblk1[22].lut_i/lut/I0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124   177.538 r  delay_chain/fine_pdl/genblk1[22].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.664   178.203    delay_chain/fine_pdl/genblk1[23].lut_i/lut/I0
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124   178.327 r  delay_chain/fine_pdl/genblk1[23].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   179.003    delay_chain/fine_pdl/genblk1[24].lut_i/lut/I0
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124   179.127 r  delay_chain/fine_pdl/genblk1[24].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428   179.555    delay_chain/fine_pdl/genblk1[25].lut_i/lut/I0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.124   179.679 r  delay_chain/fine_pdl/genblk1[25].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.298   179.977    delay_chain/fine_pdl/genblk1[26].lut_i/lut/I0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.124   180.101 r  delay_chain/fine_pdl/genblk1[26].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.405   180.506    delay_chain/fine_pdl/genblk1[27].lut_i/lut/I0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124   180.630 r  delay_chain/fine_pdl/genblk1[27].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.657   181.287    delay_chain/fine_pdl/genblk1[28].lut_i/lut/I0
    SLICE_X26Y12         LUT6 (Prop_lut6_I0_O)        0.124   181.411 r  delay_chain/fine_pdl/genblk1[28].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   181.710    delay_chain/fine_pdl/genblk1[29].lut_i/lut/I0
    SLICE_X26Y12         LUT6 (Prop_lut6_I0_O)        0.124   181.834 r  delay_chain/fine_pdl/genblk1[29].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511   182.345    delay_chain/fine_pdl/genblk1[30].lut_i/lut/I0
    SLICE_X26Y12         LUT6 (Prop_lut6_I0_O)        0.124   182.469 r  delay_chain/fine_pdl/genblk1[30].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.655   183.124    delay_chain/fine_pdl/genblk1[31].lut_i/lut/I0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124   183.248 r  delay_chain/fine_pdl/genblk1[31].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.486   183.735    delay_chain/fine_pdl/genblk1[32].lut_i/lut/I0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124   183.859 r  delay_chain/fine_pdl/genblk1[32].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.634   184.493    delay_chain/fine_pdl/genblk1[33].lut_i/lut/I0
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124   184.617 r  delay_chain/fine_pdl/genblk1[33].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   184.916    delay_chain/fine_pdl/genblk1[34].lut_i/lut/I0
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124   185.040 r  delay_chain/fine_pdl/genblk1[34].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   185.555    delay_chain/fine_pdl/genblk1[35].lut_i/lut/I0
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124   185.679 r  delay_chain/fine_pdl/genblk1[35].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   186.355    delay_chain/fine_pdl/genblk1[36].lut_i/lut/I0
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124   186.479 r  delay_chain/fine_pdl/genblk1[36].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.592   187.072    delay_chain/fine_pdl/genblk1[37].lut_i/lut/I0
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124   187.196 r  delay_chain/fine_pdl/genblk1[37].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   187.486    delay_chain/fine_pdl/genblk1[38].lut_i/lut/I0
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124   187.610 r  delay_chain/fine_pdl/genblk1[38].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   188.118    delay_chain/fine_pdl/genblk1[39].lut_i/lut/I0
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124   188.242 r  delay_chain/fine_pdl/genblk1[39].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.439   188.681    delay_chain/fine_pdl/genblk1[40].lut_i/lut/I0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124   188.805 r  delay_chain/fine_pdl/genblk1[40].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.706   189.511    delay_chain/fine_pdl/genblk1[41].lut_i/lut/I0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124   189.635 r  delay_chain/fine_pdl/genblk1[41].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.568   190.203    delay_chain/fine_pdl/genblk1[42].lut_i/lut/I0
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124   190.327 r  delay_chain/fine_pdl/genblk1[42].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   190.617    delay_chain/fine_pdl/genblk1[43].lut_i/lut/I0
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124   190.741 r  delay_chain/fine_pdl/genblk1[43].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   191.249    delay_chain/fine_pdl/genblk1[44].lut_i/lut/I0
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124   191.373 r  delay_chain/fine_pdl/genblk1[44].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.665   192.038    delay_chain/fine_pdl/genblk1[45].lut_i/lut/I0
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124   192.162 r  delay_chain/fine_pdl/genblk1[45].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.648   192.810    delay_chain/fine_pdl/genblk1[46].lut_i/lut/I0
    SLICE_X23Y8          LUT6 (Prop_lut6_I0_O)        0.124   192.934 r  delay_chain/fine_pdl/genblk1[46].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.657   193.591    delay_chain/fine_pdl/genblk1[47].lut_i/lut/I0
    SLICE_X22Y8          LUT6 (Prop_lut6_I0_O)        0.124   193.715 r  delay_chain/fine_pdl/genblk1[47].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.427   194.142    delay_chain/fine_pdl/genblk1[48].lut_i/lut/I0
    SLICE_X22Y9          LUT6 (Prop_lut6_I0_O)        0.124   194.266 r  delay_chain/fine_pdl/genblk1[48].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   194.565    delay_chain/fine_pdl/genblk1[49].lut_i/lut/I0
    SLICE_X22Y9          LUT6 (Prop_lut6_I0_O)        0.124   194.689 r  delay_chain/fine_pdl/genblk1[49].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.595   195.285    delay_chain/fine_pdl/genblk1[50].lut_i/lut/I0
    SLICE_X23Y10         LUT6 (Prop_lut6_I0_O)        0.124   195.409 r  delay_chain/fine_pdl/genblk1[50].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   195.684    delay_chain/fine_pdl/genblk1[51].lut_i/lut/I0
    SLICE_X23Y10         LUT6 (Prop_lut6_I0_O)        0.124   195.808 r  delay_chain/fine_pdl/genblk1[51].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.594   196.402    delay_chain/fine_pdl/genblk1[52].lut_i/lut/I0
    SLICE_X23Y11         LUT6 (Prop_lut6_I0_O)        0.124   196.526 r  delay_chain/fine_pdl/genblk1[52].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   196.802    delay_chain/fine_pdl/genblk1[53].lut_i/lut/I0
    SLICE_X23Y11         LUT6 (Prop_lut6_I0_O)        0.124   196.926 r  delay_chain/fine_pdl/genblk1[53].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.681   197.607    delay_chain/fine_pdl/genblk1[54].lut_i/lut/I0
    SLICE_X23Y11         LUT6 (Prop_lut6_I0_O)        0.124   197.731 r  delay_chain/fine_pdl/genblk1[54].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.705   198.436    delay_chain/fine_pdl/genblk1[55].lut_i/lut/I0
    SLICE_X23Y11         LUT6 (Prop_lut6_I0_O)        0.124   198.560 r  delay_chain/fine_pdl/genblk1[55].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.602   199.162    delay_chain/fine_pdl/genblk1[56].lut_i/lut/I0
    SLICE_X23Y12         LUT6 (Prop_lut6_I0_O)        0.124   199.286 r  delay_chain/fine_pdl/genblk1[56].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.516   199.802    delay_chain/fine_pdl/genblk1[57].lut_i/lut/I0
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.124   199.926 r  delay_chain/fine_pdl/genblk1[57].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   200.217    delay_chain/fine_pdl/genblk1[58].lut_i/lut/I0
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.124   200.341 r  delay_chain/fine_pdl/genblk1[58].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.634   200.975    delay_chain/fine_pdl/genblk1[59].lut_i/lut/I0
    SLICE_X23Y12         LUT6 (Prop_lut6_I0_O)        0.124   201.099 r  delay_chain/fine_pdl/genblk1[59].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.487   201.585    delay_chain/fine_pdl/genblk1[60].lut_i/lut/I0
    SLICE_X23Y12         LUT6 (Prop_lut6_I0_O)        0.124   201.709 r  delay_chain/fine_pdl/genblk1[60].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.707   202.416    delay_chain/fine_pdl/genblk1[61].lut_i/lut/I0
    SLICE_X23Y12         LUT6 (Prop_lut6_I0_O)        0.124   202.540 r  delay_chain/fine_pdl/genblk1[61].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.618   203.158    delay_chain/fine_pdl/genblk1[62].lut_i/lut/I0
    SLICE_X22Y12         LUT6 (Prop_lut6_I0_O)        0.124   203.282 r  delay_chain/fine_pdl/genblk1[62].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   203.581    delay_chain/fine_pdl/genblk1[63].lut_i/lut/I0
    SLICE_X22Y12         LUT6 (Prop_lut6_I0_O)        0.124   203.705 r  delay_chain/fine_pdl/genblk1[63].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.483   204.188    delay_chain/fine_pdl/genblk1[64].lut_i/lut/I0
    SLICE_X22Y12         LUT6 (Prop_lut6_I0_O)        0.124   204.312 r  delay_chain/fine_pdl/genblk1[64].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   204.989    delay_chain/fine_pdl/genblk1[65].lut_i/lut/I0
    SLICE_X22Y12         LUT6 (Prop_lut6_I0_O)        0.124   205.113 r  delay_chain/fine_pdl/genblk1[65].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.705   205.818    delay_chain/fine_pdl/genblk1[66].lut_i/lut/I0
    SLICE_X20Y11         LUT6 (Prop_lut6_I0_O)        0.124   205.942 r  delay_chain/fine_pdl/genblk1[66].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   206.232    delay_chain/fine_pdl/genblk1[67].lut_i/lut/I0
    SLICE_X20Y11         LUT6 (Prop_lut6_I0_O)        0.124   206.356 r  delay_chain/fine_pdl/genblk1[67].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.481   206.837    delay_chain/fine_pdl/genblk1[68].lut_i/lut/I0
    SLICE_X20Y11         LUT6 (Prop_lut6_I0_O)        0.124   206.961 r  delay_chain/fine_pdl/genblk1[68].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666   207.627    delay_chain/fine_pdl/genblk1[69].lut_i/lut/I0
    SLICE_X20Y11         LUT6 (Prop_lut6_I0_O)        0.124   207.751 r  delay_chain/fine_pdl/genblk1[69].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.569   208.319    delay_chain/fine_pdl/genblk1[70].lut_i/lut/I0
    SLICE_X20Y10         LUT6 (Prop_lut6_I0_O)        0.124   208.443 r  delay_chain/fine_pdl/genblk1[70].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   208.734    delay_chain/fine_pdl/genblk1[71].lut_i/lut/I0
    SLICE_X20Y10         LUT6 (Prop_lut6_I0_O)        0.124   208.858 r  delay_chain/fine_pdl/genblk1[71].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   209.320    delay_chain/fine_pdl/genblk1[72].lut_i/lut/I0
    SLICE_X21Y10         LUT6 (Prop_lut6_I0_O)        0.124   209.444 r  delay_chain/fine_pdl/genblk1[72].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   209.720    delay_chain/fine_pdl/genblk1[73].lut_i/lut/I0
    SLICE_X21Y10         LUT6 (Prop_lut6_I0_O)        0.124   209.844 r  delay_chain/fine_pdl/genblk1[73].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464   210.308    delay_chain/fine_pdl/genblk1[74].lut_i/lut/I0
    SLICE_X21Y10         LUT6 (Prop_lut6_I0_O)        0.124   210.432 r  delay_chain/fine_pdl/genblk1[74].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.724   211.156    delay_chain/fine_pdl/genblk1[75].lut_i/lut/I0
    SLICE_X21Y10         LUT6 (Prop_lut6_I0_O)        0.124   211.280 r  delay_chain/fine_pdl/genblk1[75].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.442   211.722    delay_chain/fine_pdl/genblk1[76].lut_i/lut/I0
    SLICE_X22Y9          LUT6 (Prop_lut6_I0_O)        0.124   211.846 r  delay_chain/fine_pdl/genblk1[76].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   212.522    delay_chain/fine_pdl/genblk1[77].lut_i/lut/I0
    SLICE_X22Y9          LUT6 (Prop_lut6_I0_O)        0.124   212.646 r  delay_chain/fine_pdl/genblk1[77].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.581   213.227    delay_chain/fine_pdl/genblk1[78].lut_i/lut/I0
    SLICE_X22Y8          LUT6 (Prop_lut6_I0_O)        0.124   213.351 r  delay_chain/fine_pdl/genblk1[78].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.617   213.968    delay_chain/fine_pdl/genblk1[79].lut_i/lut/I0
    SLICE_X22Y7          LUT6 (Prop_lut6_I0_O)        0.124   214.092 r  delay_chain/fine_pdl/genblk1[79].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.429   214.521    delay_chain/fine_pdl/genblk1[80].lut_i/lut/I0
    SLICE_X22Y6          LUT6 (Prop_lut6_I0_O)        0.124   214.645 r  delay_chain/fine_pdl/genblk1[80].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   215.060    delay_chain/fine_pdl/genblk1[81].lut_i/lut/I0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124   215.184 r  delay_chain/fine_pdl/genblk1[81].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.274   215.459    delay_chain/fine_pdl/genblk1[82].lut_i/lut/I0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124   215.583 r  delay_chain/fine_pdl/genblk1[82].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.614   216.197    delay_chain/fine_pdl/genblk1[83].lut_i/lut/I0
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124   216.321 r  delay_chain/fine_pdl/genblk1[83].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   216.620    delay_chain/fine_pdl/genblk1[84].lut_i/lut/I0
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124   216.744 r  delay_chain/fine_pdl/genblk1[84].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.514   217.257    delay_chain/fine_pdl/genblk1[85].lut_i/lut/I0
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124   217.381 r  delay_chain/fine_pdl/genblk1[85].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.716   218.097    delay_chain/fine_pdl/genblk1[86].lut_i/lut/I0
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124   218.221 r  delay_chain/fine_pdl/genblk1[86].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.645   218.866    delay_chain/fine_pdl/genblk1[87].lut_i/lut/I0
    SLICE_X22Y5          LUT6 (Prop_lut6_I0_O)        0.124   218.990 r  delay_chain/fine_pdl/genblk1[87].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   219.289    delay_chain/fine_pdl/genblk1[88].lut_i/lut/I0
    SLICE_X22Y5          LUT6 (Prop_lut6_I0_O)        0.124   219.413 r  delay_chain/fine_pdl/genblk1[88].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   219.928    delay_chain/fine_pdl/genblk1[89].lut_i/lut/I0
    SLICE_X22Y5          LUT6 (Prop_lut6_I0_O)        0.124   220.052 r  delay_chain/fine_pdl/genblk1[89].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464   220.516    delay_chain/fine_pdl/genblk1[90].lut_i/lut/I0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124   220.640 r  delay_chain/fine_pdl/genblk1[90].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.691   221.331    delay_chain/fine_pdl/genblk1[91].lut_i/lut/I0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124   221.455 r  delay_chain/fine_pdl/genblk1[91].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.439   221.894    delay_chain/fine_pdl/genblk1[92].lut_i/lut/I0
    SLICE_X20Y4          LUT6 (Prop_lut6_I0_O)        0.124   222.018 r  delay_chain/fine_pdl/genblk1[92].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666   222.684    delay_chain/fine_pdl/genblk1[93].lut_i/lut/I0
    SLICE_X20Y4          LUT6 (Prop_lut6_I0_O)        0.124   222.808 r  delay_chain/fine_pdl/genblk1[93].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   223.223    delay_chain/fine_pdl/genblk1[94].lut_i/lut/I0
    SLICE_X21Y4          LUT6 (Prop_lut6_I0_O)        0.124   223.347 r  delay_chain/fine_pdl/genblk1[94].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   223.622    delay_chain/fine_pdl/genblk1[95].lut_i/lut/I0
    SLICE_X21Y4          LUT6 (Prop_lut6_I0_O)        0.124   223.746 r  delay_chain/fine_pdl/genblk1[95].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.424   224.170    delay_chain/fine_pdl/genblk1[96].lut_i/lut/I0
    SLICE_X21Y3          LUT6 (Prop_lut6_I0_O)        0.124   224.294 r  delay_chain/fine_pdl/genblk1[96].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.433   224.727    delay_chain/fine_pdl/genblk1[97].lut_i/lut/I0
    SLICE_X20Y1          LUT6 (Prop_lut6_I0_O)        0.124   224.851 r  delay_chain/fine_pdl/genblk1[97].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.578   225.429    delay_chain/fine_pdl/genblk1[98].lut_i/lut/I0
    SLICE_X19Y1          LUT6 (Prop_lut6_I0_O)        0.124   225.553 r  delay_chain/fine_pdl/genblk1[98].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   225.829    delay_chain/fine_pdl/genblk1[99].lut_i/lut/I0
    SLICE_X19Y1          LUT6 (Prop_lut6_I0_O)        0.124   225.953 r  delay_chain/fine_pdl/genblk1[99].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.476   226.429    delay_chain/fine_pdl/genblk1[100].lut_i/lut/I0
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.124   226.553 r  delay_chain/fine_pdl/genblk1[100].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.561   227.114    delay_chain/fine_pdl/genblk1[101].lut_i/lut/I0
    SLICE_X17Y1          LUT6 (Prop_lut6_I0_O)        0.124   227.238 r  delay_chain/fine_pdl/genblk1[101].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   227.513    delay_chain/fine_pdl/genblk1[102].lut_i/lut/I0
    SLICE_X17Y1          LUT6 (Prop_lut6_I0_O)        0.124   227.637 r  delay_chain/fine_pdl/genblk1[102].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.477   228.114    delay_chain/fine_pdl/genblk1[103].lut_i/lut/I0
    SLICE_X16Y1          LUT6 (Prop_lut6_I0_O)        0.124   228.238 r  delay_chain/fine_pdl/genblk1[103].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.427   228.665    delay_chain/fine_pdl/genblk1[104].lut_i/lut/I0
    SLICE_X16Y2          LUT6 (Prop_lut6_I0_O)        0.124   228.789 r  delay_chain/fine_pdl/genblk1[104].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   229.079    delay_chain/fine_pdl/genblk1[105].lut_i/lut/I0
    SLICE_X16Y2          LUT6 (Prop_lut6_I0_O)        0.124   229.203 r  delay_chain/fine_pdl/genblk1[105].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   229.711    delay_chain/fine_pdl/genblk1[106].lut_i/lut/I0
    SLICE_X16Y2          LUT6 (Prop_lut6_I0_O)        0.124   229.835 r  delay_chain/fine_pdl/genblk1[106].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.608   230.443    delay_chain/fine_pdl/genblk1[107].lut_i/lut/I0
    SLICE_X18Y2          LUT6 (Prop_lut6_I0_O)        0.124   230.567 r  delay_chain/fine_pdl/genblk1[107].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.298   230.864    delay_chain/fine_pdl/genblk1[108].lut_i/lut/I0
    SLICE_X18Y2          LUT6 (Prop_lut6_I0_O)        0.124   230.988 r  delay_chain/fine_pdl/genblk1[108].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   231.503    delay_chain/fine_pdl/genblk1[109].lut_i/lut/I0
    SLICE_X18Y2          LUT6 (Prop_lut6_I0_O)        0.124   231.627 r  delay_chain/fine_pdl/genblk1[109].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.615   232.242    delay_chain/fine_pdl/genblk1[110].lut_i/lut/I0
    SLICE_X18Y3          LUT6 (Prop_lut6_I0_O)        0.124   232.366 r  delay_chain/fine_pdl/genblk1[110].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604   232.971    delay_chain/fine_pdl/genblk1[111].lut_i/lut/I0
    SLICE_X19Y3          LUT6 (Prop_lut6_I0_O)        0.124   233.094 r  delay_chain/fine_pdl/genblk1[111].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   233.370    delay_chain/fine_pdl/genblk1[112].lut_i/lut/I0
    SLICE_X19Y3          LUT6 (Prop_lut6_I0_O)        0.124   233.494 r  delay_chain/fine_pdl/genblk1[112].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.431   233.925    delay_chain/fine_pdl/genblk1[113].lut_i/lut/I0
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.124   234.049 r  delay_chain/fine_pdl/genblk1[113].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428   234.478    delay_chain/fine_pdl/genblk1[114].lut_i/lut/I0
    SLICE_X20Y4          LUT6 (Prop_lut6_I0_O)        0.124   234.602 r  delay_chain/fine_pdl/genblk1[114].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   234.892    delay_chain/fine_pdl/genblk1[115].lut_i/lut/I0
    SLICE_X20Y4          LUT6 (Prop_lut6_I0_O)        0.124   235.016 r  delay_chain/fine_pdl/genblk1[115].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.573   235.589    delay_chain/fine_pdl/genblk1[116].lut_i/lut/I0
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.124   235.713 r  delay_chain/fine_pdl/genblk1[116].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.512   236.225    delay_chain/fine_pdl/genblk1[117].lut_i/lut/I0
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.124   236.349 r  delay_chain/fine_pdl/genblk1[117].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666   237.015    delay_chain/fine_pdl/genblk1[118].lut_i/lut/I0
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.124   237.139 r  delay_chain/fine_pdl/genblk1[118].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   237.554    delay_chain/fine_pdl/genblk1[119].lut_i/lut/I0
    SLICE_X21Y3          LUT6 (Prop_lut6_I0_O)        0.124   237.678 r  delay_chain/fine_pdl/genblk1[119].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   237.953    delay_chain/fine_pdl/genblk1[120].lut_i/lut/I0
    SLICE_X21Y3          LUT6 (Prop_lut6_I0_O)        0.124   238.077 r  delay_chain/fine_pdl/genblk1[120].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.486   238.564    delay_chain/fine_pdl/genblk1[121].lut_i/lut/I0
    SLICE_X21Y3          LUT6 (Prop_lut6_I0_O)        0.124   238.688 r  delay_chain/fine_pdl/genblk1[121].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.623   239.311    delay_chain/fine_pdl/genblk1[122].lut_i/lut/I0
    SLICE_X22Y2          LUT6 (Prop_lut6_I0_O)        0.124   239.435 r  delay_chain/fine_pdl/genblk1[122].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   239.734    delay_chain/fine_pdl/genblk1[123].lut_i/lut/I0
    SLICE_X22Y2          LUT6 (Prop_lut6_I0_O)        0.124   239.858 r  delay_chain/fine_pdl/genblk1[123].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.403   240.261    delay_chain/fine_pdl/genblk1[124].lut_i/lut/I0
    SLICE_X21Y2          LUT6 (Prop_lut6_I0_O)        0.124   240.385 r  delay_chain/fine_pdl/genblk1[124].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.275   240.659    delay_chain/fine_pdl/genblk1[125].lut_i/lut/I0
    SLICE_X21Y2          LUT6 (Prop_lut6_I0_O)        0.124   240.783 r  delay_chain/fine_pdl/genblk1[125].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.629   241.412    delay_chain/fine_pdl/genblk1[126].lut_i/lut/I0
    SLICE_X21Y2          LUT6 (Prop_lut6_I0_O)        0.124   241.536 r  delay_chain/fine_pdl/genblk1[126].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.562   242.098    delay_chain/fine_pdl/genblk1[127].lut_i/lut/I0
    SLICE_X21Y1          LUT6 (Prop_lut6_I0_O)        0.124   242.222 r  delay_chain/fine_pdl/genblk1[127].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.658   242.880    delay_chain/fine_pdl/genblk1[128].lut_i/lut/I0
    SLICE_X20Y1          LUT6 (Prop_lut6_I0_O)        0.124   243.004 r  delay_chain/fine_pdl/genblk1[128].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   243.294    delay_chain/fine_pdl/genblk1[129].lut_i/lut/I0
    SLICE_X20Y1          LUT6 (Prop_lut6_I0_O)        0.124   243.418 r  delay_chain/fine_pdl/genblk1[129].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.585   244.004    delay_chain/fine_pdl/genblk1[130].lut_i/lut/I0
    SLICE_X20Y0          LUT6 (Prop_lut6_I0_O)        0.124   244.128 r  delay_chain/fine_pdl/genblk1[130].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   244.418    delay_chain/fine_pdl/genblk1[131].lut_i/lut/I0
    SLICE_X20Y0          LUT6 (Prop_lut6_I0_O)        0.124   244.542 r  delay_chain/fine_pdl/genblk1[131].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.423   244.965    delay_chain/fine_pdl/genblk1[132].lut_i/lut/I0
    SLICE_X21Y0          LUT6 (Prop_lut6_I0_O)        0.124   245.089 r  delay_chain/fine_pdl/genblk1[132].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   245.365    delay_chain/fine_pdl/genblk1[133].lut_i/lut/I0
    SLICE_X21Y0          LUT6 (Prop_lut6_I0_O)        0.124   245.489 r  delay_chain/fine_pdl/genblk1[133].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464   245.953    delay_chain/fine_pdl/genblk1[134].lut_i/lut/I0
    SLICE_X21Y0          LUT6 (Prop_lut6_I0_O)        0.124   246.077 r  delay_chain/fine_pdl/genblk1[134].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.418   246.495    delay_chain/fine_pdl/genblk1[135].lut_i/lut/I0
    SLICE_X21Y1          LUT6 (Prop_lut6_I0_O)        0.124   246.619 r  delay_chain/fine_pdl/genblk1[135].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.418   247.037    delay_chain/fine_pdl/genblk1[136].lut_i/lut/I0
    SLICE_X22Y1          LUT6 (Prop_lut6_I0_O)        0.124   247.161 r  delay_chain/fine_pdl/genblk1[136].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.298   247.458    delay_chain/fine_pdl/genblk1[137].lut_i/lut/I0
    SLICE_X22Y1          LUT6 (Prop_lut6_I0_O)        0.124   247.582 r  delay_chain/fine_pdl/genblk1[137].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   248.044    delay_chain/fine_pdl/genblk1[138].lut_i/lut/I0
    SLICE_X23Y1          LUT6 (Prop_lut6_I0_O)        0.124   248.168 r  delay_chain/fine_pdl/genblk1[138].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   248.443    delay_chain/fine_pdl/genblk1[139].lut_i/lut/I0
    SLICE_X23Y1          LUT6 (Prop_lut6_I0_O)        0.124   248.567 r  delay_chain/fine_pdl/genblk1[139].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.434   249.001    delay_chain/fine_pdl/genblk1[140].lut_i/lut/I0
    SLICE_X22Y1          LUT6 (Prop_lut6_I0_O)        0.124   249.125 r  delay_chain/fine_pdl/genblk1[140].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   249.802    delay_chain/fine_pdl/genblk1[141].lut_i/lut/I0
    SLICE_X22Y1          LUT6 (Prop_lut6_I0_O)        0.124   249.926 r  delay_chain/fine_pdl/genblk1[141].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604   250.530    delay_chain/fine_pdl/genblk1[142].lut_i/lut/I0
    SLICE_X23Y1          LUT6 (Prop_lut6_I0_O)        0.124   250.654 r  delay_chain/fine_pdl/genblk1[142].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.790   251.444    delay_chain/fine_pdl/genblk1[143].lut_i/lut/I0
    SLICE_X24Y0          LUT6 (Prop_lut6_I0_O)        0.124   251.568 r  delay_chain/fine_pdl/genblk1[143].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   251.858    delay_chain/fine_pdl/genblk1[144].lut_i/lut/I0
    SLICE_X24Y0          LUT6 (Prop_lut6_I0_O)        0.124   251.982 r  delay_chain/fine_pdl/genblk1[144].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.512   252.494    delay_chain/fine_pdl/genblk1[145].lut_i/lut/I0
    SLICE_X24Y0          LUT6 (Prop_lut6_I0_O)        0.124   252.618 r  delay_chain/fine_pdl/genblk1[145].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.611   253.229    delay_chain/fine_pdl/genblk1[146].lut_i/lut/I0
    SLICE_X24Y0          LUT6 (Prop_lut6_I0_O)        0.124   253.353 r  delay_chain/fine_pdl/genblk1[146].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.429   253.782    delay_chain/fine_pdl/genblk1[147].lut_i/lut/I0
    SLICE_X24Y1          LUT6 (Prop_lut6_I0_O)        0.124   253.906 r  delay_chain/fine_pdl/genblk1[147].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   254.196    delay_chain/fine_pdl/genblk1[148].lut_i/lut/I0
    SLICE_X24Y1          LUT6 (Prop_lut6_I0_O)        0.124   254.320 r  delay_chain/fine_pdl/genblk1[148].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   254.782    delay_chain/fine_pdl/genblk1[149].lut_i/lut/I0
    SLICE_X25Y1          LUT6 (Prop_lut6_I0_O)        0.124   254.906 r  delay_chain/fine_pdl/genblk1[149].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   255.182    delay_chain/fine_pdl/genblk1[150].lut_i/lut/I0
    SLICE_X25Y1          LUT6 (Prop_lut6_I0_O)        0.124   255.306 r  delay_chain/fine_pdl/genblk1[150].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464   255.770    delay_chain/fine_pdl/genblk1[151].lut_i/lut/I0
    SLICE_X25Y1          LUT6 (Prop_lut6_I0_O)        0.124   255.894 r  delay_chain/fine_pdl/genblk1[151].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.575   256.470    delay_chain/fine_pdl/genblk1[152].lut_i/lut/I0
    SLICE_X26Y0          LUT6 (Prop_lut6_I0_O)        0.124   256.594 r  delay_chain/fine_pdl/genblk1[152].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   256.892    delay_chain/fine_pdl/genblk1[153].lut_i/lut/I0
    SLICE_X26Y0          LUT6 (Prop_lut6_I0_O)        0.124   257.016 r  delay_chain/fine_pdl/genblk1[153].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   257.531    delay_chain/fine_pdl/genblk1[154].lut_i/lut/I0
    SLICE_X26Y0          LUT6 (Prop_lut6_I0_O)        0.124   257.655 r  delay_chain/fine_pdl/genblk1[154].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.619   258.275    delay_chain/fine_pdl/genblk1[155].lut_i/lut/I0
    SLICE_X26Y0          LUT6 (Prop_lut6_I0_O)        0.124   258.399 r  delay_chain/fine_pdl/genblk1[155].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   258.814    delay_chain/fine_pdl/genblk1[156].lut_i/lut/I0
    SLICE_X27Y0          LUT6 (Prop_lut6_I0_O)        0.124   258.938 r  delay_chain/fine_pdl/genblk1[156].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   259.213    delay_chain/fine_pdl/genblk1[157].lut_i/lut/I0
    SLICE_X27Y0          LUT6 (Prop_lut6_I0_O)        0.124   259.337 r  delay_chain/fine_pdl/genblk1[157].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.619   259.957    delay_chain/fine_pdl/genblk1[158].lut_i/lut/I0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124   260.081 r  delay_chain/fine_pdl/genblk1[158].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.439   260.520    delay_chain/fine_pdl/genblk1[159].lut_i/lut/I0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124   260.644 r  delay_chain/fine_pdl/genblk1[159].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.723   261.367    delay_chain/fine_pdl/genblk1[160].lut_i/lut/I0
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.124   261.491 r  delay_chain/fine_pdl/genblk1[160].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.562   262.053    delay_chain/fine_pdl/genblk1[161].lut_i/lut/I0
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.124   262.177 r  delay_chain/fine_pdl/genblk1[161].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   262.453    delay_chain/fine_pdl/genblk1[162].lut_i/lut/I0
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.124   262.577 r  delay_chain/fine_pdl/genblk1[162].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.404   262.980    delay_chain/fine_pdl/genblk1[163].lut_i/lut/I0
    SLICE_X27Y1          LUT6 (Prop_lut6_I0_O)        0.124   263.104 r  delay_chain/fine_pdl/genblk1[163].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   263.380    delay_chain/fine_pdl/genblk1[164].lut_i/lut/I0
    SLICE_X27Y1          LUT6 (Prop_lut6_I0_O)        0.124   263.504 r  delay_chain/fine_pdl/genblk1[164].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.613   264.117    delay_chain/fine_pdl/genblk1[165].lut_i/lut/I0
    SLICE_X25Y1          LUT6 (Prop_lut6_I0_O)        0.124   264.241 r  delay_chain/fine_pdl/genblk1[165].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.573   264.814    delay_chain/fine_pdl/genblk1[166].lut_i/lut/I0
    SLICE_X24Y1          LUT6 (Prop_lut6_I0_O)        0.124   264.938 r  delay_chain/fine_pdl/genblk1[166].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.750   265.688    delay_chain/fine_pdl/genblk1[167].lut_i/lut/I0
    SLICE_X24Y1          LUT6 (Prop_lut6_I0_O)        0.124   265.812 r  delay_chain/fine_pdl/genblk1[167].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.773   266.585    delay_chain/fine_pdl/genblk1[168].lut_i/lut/I0
    SLICE_X23Y1          LUT6 (Prop_lut6_I0_O)        0.124   266.709 r  delay_chain/fine_pdl/genblk1[168].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.554   267.263    delay_chain/fine_pdl/genblk1[169].lut_i/lut/I0
    SLICE_X23Y2          LUT6 (Prop_lut6_I0_O)        0.124   267.387 r  delay_chain/fine_pdl/genblk1[169].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.516   267.904    delay_chain/fine_pdl/genblk1[170].lut_i/lut/I0
    SLICE_X24Y2          LUT6 (Prop_lut6_I0_O)        0.124   268.028 r  delay_chain/fine_pdl/genblk1[170].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   268.318    delay_chain/fine_pdl/genblk1[171].lut_i/lut/I0
    SLICE_X24Y2          LUT6 (Prop_lut6_I0_O)        0.124   268.442 r  delay_chain/fine_pdl/genblk1[171].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   268.950    delay_chain/fine_pdl/genblk1[172].lut_i/lut/I0
    SLICE_X24Y2          LUT6 (Prop_lut6_I0_O)        0.124   269.074 r  delay_chain/fine_pdl/genblk1[172].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666   269.740    delay_chain/fine_pdl/genblk1[173].lut_i/lut/I0
    SLICE_X24Y2          LUT6 (Prop_lut6_I0_O)        0.124   269.864 r  delay_chain/fine_pdl/genblk1[173].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.527   270.391    delay_chain/fine_pdl/genblk1[174].lut_i/lut/I0
    SLICE_X22Y2          LUT6 (Prop_lut6_I0_O)        0.124   270.514 r  delay_chain/fine_pdl/genblk1[174].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.618   271.133    delay_chain/fine_pdl/genblk1[175].lut_i/lut/I0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124   271.257 r  delay_chain/fine_pdl/genblk1[175].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.301   271.558    delay_chain/fine_pdl/genblk1[176].lut_i/lut/I0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124   271.682 r  delay_chain/fine_pdl/genblk1[176].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   272.144    delay_chain/fine_pdl/genblk1[177].lut_i/lut/I0
    SLICE_X23Y3          LUT6 (Prop_lut6_I0_O)        0.124   272.268 r  delay_chain/fine_pdl/genblk1[177].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   272.784    delay_chain/fine_pdl/genblk1[178].lut_i/lut/I0
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.124   272.908 r  delay_chain/fine_pdl/genblk1[178].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.438   273.346    delay_chain/fine_pdl/genblk1[179].lut_i/lut/I0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124   273.470 r  delay_chain/fine_pdl/genblk1[179].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.602   274.072    delay_chain/fine_pdl/genblk1[180].lut_i/lut/I0
    SLICE_X27Y2          LUT6 (Prop_lut6_I0_O)        0.124   274.196 r  delay_chain/fine_pdl/genblk1[180].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.278   274.473    delay_chain/fine_pdl/genblk1[181].lut_i/lut/I0
    SLICE_X27Y2          LUT6 (Prop_lut6_I0_O)        0.124   274.597 r  delay_chain/fine_pdl/genblk1[181].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.424   275.021    delay_chain/fine_pdl/genblk1[182].lut_i/lut/I0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124   275.145 r  delay_chain/fine_pdl/genblk1[182].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   275.420    delay_chain/fine_pdl/genblk1[183].lut_i/lut/I0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124   275.544 r  delay_chain/fine_pdl/genblk1[183].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.490   276.035    delay_chain/fine_pdl/genblk1[184].lut_i/lut/I0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124   276.159 r  delay_chain/fine_pdl/genblk1[184].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.621   276.780    delay_chain/fine_pdl/genblk1[185].lut_i/lut/I0
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.124   276.904 r  delay_chain/fine_pdl/genblk1[185].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.507   277.410    delay_chain/fine_pdl/genblk1[186].lut_i/lut/I0
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.124   277.534 r  delay_chain/fine_pdl/genblk1[186].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.706   278.241    delay_chain/fine_pdl/genblk1[187].lut_i/lut/I0
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.124   278.365 r  delay_chain/fine_pdl/genblk1[187].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   278.780    delay_chain/fine_pdl/genblk1[188].lut_i/lut/I0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124   278.904 r  delay_chain/fine_pdl/genblk1[188].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.589   279.492    delay_chain/fine_pdl/genblk1[189].lut_i/lut/I0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124   279.616 r  delay_chain/fine_pdl/genblk1[189].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   280.131    delay_chain/fine_pdl/genblk1[190].lut_i/lut/I0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124   280.255 r  delay_chain/fine_pdl/genblk1[190].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   280.932    delay_chain/fine_pdl/genblk1[191].lut_i/lut/I0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124   281.056 r  delay_chain/fine_pdl/genblk1[191].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.645   281.701    delay_chain/fine_pdl/genblk1[192].lut_i/lut/I0
    SLICE_X26Y3          LUT6 (Prop_lut6_I0_O)        0.124   281.825 r  delay_chain/fine_pdl/genblk1[192].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.602   282.426    delay_chain/fine_pdl/genblk1[193].lut_i/lut/I0
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.124   282.550 r  delay_chain/fine_pdl/genblk1[193].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   282.826    delay_chain/fine_pdl/genblk1[194].lut_i/lut/I0
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.124   282.950 r  delay_chain/fine_pdl/genblk1[194].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.486   283.437    delay_chain/fine_pdl/genblk1[195].lut_i/lut/I0
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.124   283.561 r  delay_chain/fine_pdl/genblk1[195].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.449   284.009    delay_chain/fine_pdl/genblk1[196].lut_i/lut/I0
    SLICE_X26Y3          LUT6 (Prop_lut6_I0_O)        0.124   284.133 r  delay_chain/fine_pdl/genblk1[196].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.577   284.710    delay_chain/fine_pdl/genblk1[197].lut_i/lut/I0
    SLICE_X24Y4          LUT6 (Prop_lut6_I0_O)        0.124   284.834 r  delay_chain/fine_pdl/genblk1[197].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   285.125    delay_chain/fine_pdl/genblk1[198].lut_i/lut/I0
    SLICE_X24Y4          LUT6 (Prop_lut6_I0_O)        0.124   285.249 r  delay_chain/fine_pdl/genblk1[198].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   285.756    delay_chain/fine_pdl/genblk1[199].lut_i/lut/I0
    SLICE_X24Y4          LUT6 (Prop_lut6_I0_O)        0.124   285.880 r  delay_chain/fine_pdl/genblk1[199].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.665   286.546    delay_chain/fine_pdl/genblk1[200].lut_i/lut/I0
    SLICE_X24Y4          LUT6 (Prop_lut6_I0_O)        0.124   286.670 r  delay_chain/fine_pdl/genblk1[200].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   287.085    delay_chain/fine_pdl/genblk1[201].lut_i/lut/I0
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124   287.208 r  delay_chain/fine_pdl/genblk1[201].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   287.484    delay_chain/fine_pdl/genblk1[202].lut_i/lut/I0
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124   287.608 r  delay_chain/fine_pdl/genblk1[202].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.486   288.095    delay_chain/fine_pdl/genblk1[203].lut_i/lut/I0
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124   288.219 r  delay_chain/fine_pdl/genblk1[203].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.624   288.842    delay_chain/fine_pdl/genblk1[204].lut_i/lut/I0
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124   288.966 r  delay_chain/fine_pdl/genblk1[204].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.457   289.423    delay_chain/fine_pdl/genblk1[205].lut_i/lut/I0
    SLICE_X26Y3          LUT6 (Prop_lut6_I0_O)        0.124   289.547 r  delay_chain/fine_pdl/genblk1[205].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   290.224    delay_chain/fine_pdl/genblk1[206].lut_i/lut/I0
    SLICE_X26Y3          LUT6 (Prop_lut6_I0_O)        0.124   290.348 r  delay_chain/fine_pdl/genblk1[206].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.416   290.764    delay_chain/fine_pdl/genblk1[207].lut_i/lut/I0
    SLICE_X27Y2          LUT6 (Prop_lut6_I0_O)        0.124   290.888 r  delay_chain/fine_pdl/genblk1[207].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604   291.492    delay_chain/fine_pdl/genblk1[208].lut_i/lut/I0
    SLICE_X27Y2          LUT6 (Prop_lut6_I0_O)        0.124   291.616 r  delay_chain/fine_pdl/genblk1[208].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.546   292.162    delay_chain/fine_pdl/genblk1[209].lut_i/lut/I0
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.124   292.286 r  delay_chain/fine_pdl/genblk1[209].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   292.561    delay_chain/fine_pdl/genblk1[210].lut_i/lut/I0
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.124   292.685 r  delay_chain/fine_pdl/genblk1[210].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.630   293.315    delay_chain/fine_pdl/genblk1[211].lut_i/lut/I0
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.124   293.439 r  delay_chain/fine_pdl/genblk1[211].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604   294.043    delay_chain/fine_pdl/genblk1[212].lut_i/lut/I0
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.124   294.167 r  delay_chain/fine_pdl/genblk1[212].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.594   294.761    delay_chain/fine_pdl/genblk1[213].lut_i/lut/I0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.124   294.885 r  delay_chain/fine_pdl/genblk1[213].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.301   295.186    delay_chain/fine_pdl/genblk1[214].lut_i/lut/I0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.124   295.310 r  delay_chain/fine_pdl/genblk1[214].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.607   295.917    delay_chain/fine_pdl/genblk1[215].lut_i/lut/I0
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.124   296.041 r  delay_chain/fine_pdl/genblk1[215].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.620   296.661    delay_chain/fine_pdl/genblk1[216].lut_i/lut/I0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.124   296.785 r  delay_chain/fine_pdl/genblk1[216].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.615   297.401    delay_chain/fine_pdl/genblk1[217].lut_i/lut/I0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.124   297.525 r  delay_chain/fine_pdl/genblk1[217].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   297.824    delay_chain/fine_pdl/genblk1[218].lut_i/lut/I0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.124   297.948 r  delay_chain/fine_pdl/genblk1[218].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511   298.458    delay_chain/fine_pdl/genblk1[219].lut_i/lut/I0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.124   298.582 r  delay_chain/fine_pdl/genblk1[219].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   299.259    delay_chain/fine_pdl/genblk1[220].lut_i/lut/I0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.124   299.383 r  delay_chain/fine_pdl/genblk1[220].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   299.798    delay_chain/fine_pdl/genblk1[221].lut_i/lut/I0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124   299.922 r  delay_chain/fine_pdl/genblk1[221].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   300.198    delay_chain/fine_pdl/genblk1[222].lut_i/lut/I0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124   300.322 r  delay_chain/fine_pdl/genblk1[222].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.419   300.740    delay_chain/fine_pdl/genblk1[223].lut_i/lut/I0
    SLICE_X33Y3          LUT6 (Prop_lut6_I0_O)        0.124   300.864 r  delay_chain/fine_pdl/genblk1[223].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.564   301.429    delay_chain/fine_pdl/genblk1[224].lut_i/lut/I0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124   301.553 r  delay_chain/fine_pdl/genblk1[224].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.585   302.138    delay_chain/fine_pdl/genblk1[225].lut_i/lut/I0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   302.262 r  delay_chain/fine_pdl/genblk1[225].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666   302.927    delay_chain/fine_pdl/genblk1[226].lut_i/lut/I0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   303.051 r  delay_chain/fine_pdl/genblk1[226].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.641   303.692    delay_chain/fine_pdl/genblk1[227].lut_i/lut/I0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   303.816 r  delay_chain/fine_pdl/genblk1[227].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.556   304.372    delay_chain/fine_pdl/genblk1[228].lut_i/lut/I0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124   304.496 r  delay_chain/fine_pdl/genblk1[228].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   304.911    delay_chain/fine_pdl/genblk1[229].lut_i/lut/I0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124   305.035 r  delay_chain/fine_pdl/genblk1[229].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.577   305.612    delay_chain/fine_pdl/genblk1[230].lut_i/lut/I0
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124   305.736 r  delay_chain/fine_pdl/genblk1[230].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.609   306.345    delay_chain/fine_pdl/genblk1[231].lut_i/lut/I0
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124   306.469 r  delay_chain/fine_pdl/genblk1[231].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.582   307.052    delay_chain/fine_pdl/genblk1[232].lut_i/lut/I0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.124   307.176 r  delay_chain/fine_pdl/genblk1[232].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.635   307.811    delay_chain/fine_pdl/genblk1[233].lut_i/lut/I0
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.124   307.935 r  delay_chain/fine_pdl/genblk1[233].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.627   308.562    delay_chain/fine_pdl/genblk1[234].lut_i/lut/I0
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.124   308.686 r  delay_chain/fine_pdl/genblk1[234].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.414   309.100    delay_chain/fine_pdl/genblk1[235].lut_i/lut/I0
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.124   309.224 r  delay_chain/fine_pdl/genblk1[235].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.414   309.638    delay_chain/fine_pdl/genblk1[236].lut_i/lut/I0
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.124   309.762 r  delay_chain/fine_pdl/genblk1[236].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.651   310.413    delay_chain/fine_pdl/genblk1[237].lut_i/lut/I0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124   310.537 r  delay_chain/fine_pdl/genblk1[237].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.567   311.104    delay_chain/fine_pdl/genblk1[238].lut_i/lut/I0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124   311.228 r  delay_chain/fine_pdl/genblk1[238].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.578   311.806    delay_chain/fine_pdl/genblk1[239].lut_i/lut/I0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124   311.930 r  delay_chain/fine_pdl/genblk1[239].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.554   312.483    delay_chain/fine_pdl/genblk1[240].lut_i/lut/I0
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.124   312.607 r  delay_chain/fine_pdl/genblk1[240].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.416   313.024    delay_chain/fine_pdl/genblk1[241].lut_i/lut/I0
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.124   313.148 r  delay_chain/fine_pdl/genblk1[241].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.413   313.561    delay_chain/fine_pdl/genblk1[242].lut_i/lut/I0
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.124   313.685 r  delay_chain/fine_pdl/genblk1[242].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.627   314.312    delay_chain/fine_pdl/genblk1[243].lut_i/lut/I0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124   314.436 r  delay_chain/fine_pdl/genblk1[243].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.653   315.088    delay_chain/fine_pdl/genblk1[244].lut_i/lut/I0
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.124   315.212 r  delay_chain/fine_pdl/genblk1[244].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.413   315.625    delay_chain/fine_pdl/genblk1[245].lut_i/lut/I0
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.124   315.749 r  delay_chain/fine_pdl/genblk1[245].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   316.211    delay_chain/fine_pdl/genblk1[246].lut_i/lut/I0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124   316.335 r  delay_chain/fine_pdl/genblk1[246].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.476   316.811    delay_chain/fine_pdl/genblk1[247].lut_i/lut/I0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124   316.935 r  delay_chain/fine_pdl/genblk1[247].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.433   317.368    delay_chain/fine_pdl/genblk1[248].lut_i/lut/I0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124   317.492 r  delay_chain/fine_pdl/genblk1[248].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.561   318.053    delay_chain/fine_pdl/genblk1[249].lut_i/lut/I0
    SLICE_X33Y0          LUT6 (Prop_lut6_I0_O)        0.124   318.177 r  delay_chain/fine_pdl/genblk1[249].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.413   318.590    delay_chain/fine_pdl/genblk1[250].lut_i/lut/I0
    SLICE_X33Y0          LUT6 (Prop_lut6_I0_O)        0.124   318.714 r  delay_chain/fine_pdl/genblk1[250].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.440   319.154    delay_chain/fine_pdl/genblk1[251].lut_i/lut/I0
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.124   319.278 r  delay_chain/fine_pdl/genblk1[251].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.438   319.716    delay_chain/fine_pdl/genblk1[252].lut_i/lut/I0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124   319.840 r  delay_chain/fine_pdl/genblk1[252].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.594   320.434    delay_chain/fine_pdl/genblk1[253].lut_i/lut/I0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124   320.558 r  delay_chain/fine_pdl/genblk1[253].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.436   320.994    delay_chain/fine_pdl/genblk1[254].lut_i/lut/I0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124   321.118 r  delay_chain/fine_pdl/genblk1[254].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.605   321.724    delay_chain/fine_pdl/genblk1[255].lut_i/lut/I0
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.124   321.848 r  delay_chain/fine_pdl/genblk1[255].lut_i/lut/LUT6/O
                         net (fo=1, routed)           0.306   322.154    delay_chain/fine_pdl/genblk1[255].lut_i/lut_n_1
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.124   322.278 r  delay_chain/fine_pdl/genblk1[255].lut_i/q_i_47/O
                         net (fo=1, routed)           0.000   322.278    delay_chain/fine_pdl/genblk1[251].lut_i/q_reg_i_8
    SLICE_X28Y2          MUXF7 (Prop_muxf7_I1_O)      0.214   322.492 r  delay_chain/fine_pdl/genblk1[251].lut_i/q_reg_i_21/O
                         net (fo=1, routed)           0.000   322.492    delay_chain/fine_pdl/genblk1[243].lut_i/q_i_3_0
    SLICE_X28Y2          MUXF8 (Prop_muxf8_I1_O)      0.088   322.580 r  delay_chain/fine_pdl/genblk1[243].lut_i/q_reg_i_8/O
                         net (fo=1, routed)           0.310   322.890    delay_chain/fine_pdl/genblk1[243].lut_i/q_reg_i_8_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I0_O)        0.319   323.209 r  delay_chain/fine_pdl/genblk1[243].lut_i/q_i_3/O
                         net (fo=2, routed)           0.288   323.498    delay_chain/fine_pdl/genblk1[51].lut_i/q_reg_0
    SLICE_X27Y3          LUT6 (Prop_lut6_I4_O)        0.124   323.622 r  delay_chain/fine_pdl/genblk1[51].lut_i/q_i_1/O
                         net (fo=1, routed)           0.000   323.622    capture_dff/xor_result
    SLICE_X27Y3          FDRE                                         r  capture_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                     41.667    41.667 r  
    M9                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.162    42.828    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.766 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.347    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.438 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           1.448    38.886    capture_dff/clk_out
    SLICE_X27Y3          FDRE                                         r  capture_dff/q_reg/C
                         clock pessimism              0.502    39.389    
                         clock uncertainty           -0.302    39.086    
    SLICE_X27Y3          FDRE (Setup_fdre_C_D)        0.032    39.118    capture_dff/q_reg
  -------------------------------------------------------------------
                         required time                         39.118    
                         arrival time                        -323.625    
  -------------------------------------------------------------------
                         slack                               -284.506    

Slack (MET) :             39.859ns  (required time - arrival time)
  Source:                 core_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lauch_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out_clock_gen_24MHz rise@41.667ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        1.438ns  (logic 0.580ns (40.328%)  route 0.858ns (59.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 38.954 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.233     1.233    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           1.634    -2.172    clk_24Mhz
    SLICE_X41Y4          FDRE                                         r  core_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.716 r  core_clk_reg/Q
                         net (fo=2, routed)           0.460    -1.256    lauch_dff/core_clk
    SLICE_X40Y4          LUT2 (Prop_lut2_I0_O)        0.124    -1.132 r  lauch_dff/q_i_1__0/O
                         net (fo=1, routed)           0.398    -0.734    lauch_dff/q_i_1__0_n_0
    SLICE_X41Y4          FDRE                                         r  lauch_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                     41.667    41.667 r  
    M9                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.162    42.828    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.766 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.347    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.438 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           1.516    38.954    lauch_dff/clk_out
    SLICE_X41Y4          FDRE                                         r  lauch_dff/q_reg/C
                         clock pessimism              0.540    39.495    
                         clock uncertainty           -0.302    39.192    
    SLICE_X41Y4          FDRE (Setup_fdre_C_D)       -0.067    39.125    lauch_dff/q_reg
  -------------------------------------------------------------------
                         required time                         39.125    
                         arrival time                           0.734    
  -------------------------------------------------------------------
                         slack                                 39.859    

Slack (MET) :             40.148ns  (required time - arrival time)
  Source:                 core_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            core_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out_clock_gen_24MHz rise@41.667ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.580ns (46.504%)  route 0.667ns (53.496%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 38.954 - 41.667 ) 
    Source Clock Delay      (SCD):    -2.172ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.233     1.233    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           1.634    -2.172    clk_24Mhz
    SLICE_X41Y4          FDRE                                         r  core_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.716 f  core_clk_reg/Q
                         net (fo=2, routed)           0.667    -1.049    core_clk
    SLICE_X41Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.925 r  core_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.925    core_clk_i_1_n_0
    SLICE_X41Y4          FDRE                                         r  core_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                     41.667    41.667 r  
    M9                   IBUF                         0.000    41.667 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.162    42.828    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    35.766 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    37.347    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.438 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           1.516    38.954    clk_24Mhz
    SLICE_X41Y4          FDRE                                         r  core_clk_reg/C
                         clock pessimism              0.540    39.495    
                         clock uncertainty           -0.302    39.192    
    SLICE_X41Y4          FDRE (Setup_fdre_C_D)        0.031    39.223    core_clk_reg
  -------------------------------------------------------------------
                         required time                         39.223    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                 40.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 core_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            core_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clock_gen_24MHz rise@0.000ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.582%)  route 0.231ns (55.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.150ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          0.440     0.440    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.593    -0.730    clk_24Mhz
    SLICE_X41Y4          FDRE                                         r  core_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.589 f  core_clk_reg/Q
                         net (fo=2, routed)           0.231    -0.358    core_clk
    SLICE_X41Y4          LUT2 (Prop_lut2_I0_O)        0.045    -0.313 r  core_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.313    core_clk_i_1_n_0
    SLICE_X41Y4          FDRE                                         r  core_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          0.480     0.480    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.864    -1.150    clk_24Mhz
    SLICE_X41Y4          FDRE                                         r  core_clk_reg/C
                         clock pessimism              0.420    -0.730    
    SLICE_X41Y4          FDRE (Hold_fdre_C_D)         0.092    -0.638    core_clk_reg
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 core_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lauch_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clock_gen_24MHz rise@0.000ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.069%)  route 0.278ns (59.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.150ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          0.440     0.440    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.593    -0.730    clk_24Mhz
    SLICE_X41Y4          FDRE                                         r  core_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.589 r  core_clk_reg/Q
                         net (fo=2, routed)           0.149    -0.440    lauch_dff/core_clk
    SLICE_X40Y4          LUT2 (Prop_lut2_I0_O)        0.045    -0.395 r  lauch_dff/q_i_1__0/O
                         net (fo=1, routed)           0.129    -0.266    lauch_dff/q_i_1__0_n_0
    SLICE_X41Y4          FDRE                                         r  lauch_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          0.480     0.480    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.864    -1.150    lauch_dff/clk_out
    SLICE_X41Y4          FDRE                                         r  lauch_dff/q_reg/C
                         clock pessimism              0.420    -0.730    
    SLICE_X41Y4          FDRE (Hold_fdre_C_D)         0.070    -0.660    lauch_dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            capture_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clock_gen_24MHz rise@0.000ns - clk_out_clock_gen_24MHz rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.487%)  route 0.445ns (70.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.180ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          0.440     0.440    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.593    -0.730    lauch_dff/clk_out
    SLICE_X41Y4          FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.589 r  lauch_dff/q_reg/Q
                         net (fo=4, routed)           0.445    -0.144    delay_chain/fine_pdl/genblk1[51].lut_i/signal
    SLICE_X27Y3          LUT6 (Prop_lut6_I5_O)        0.045    -0.099 r  delay_chain/fine_pdl/genblk1[51].lut_i/q_i_1/O
                         net (fo=1, routed)           0.000    -0.099    capture_dff/xor_result
    SLICE_X27Y3          FDRE                                         r  capture_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          0.480     0.480    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.834    -1.180    capture_dff/clk_out
    SLICE_X27Y3          FDRE                                         r  capture_dff/q_reg/C
                         clock pessimism              0.457    -0.723    
    SLICE_X27Y3          FDRE (Hold_fdre_C_D)         0.092    -0.631    capture_dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.532    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clock_gen_24MHz
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { nolabel_line61/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.666      39.511     BUFGCTRL_X0Y0    nolabel_line61/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.666      40.418     MMCME2_ADV_X0Y0  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X41Y4      core_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X41Y33     rst_indicator_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X27Y3      capture_dff/q_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         41.666      40.666     SLICE_X41Y4      lauch_dff/q_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.666      171.694    MMCME2_ADV_X0Y0  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y4      core_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y4      core_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y33     rst_indicator_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y33     rst_indicator_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X27Y3      capture_dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X27Y3      capture_dff/q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y4      lauch_dff/q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y4      lauch_dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y4      core_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y4      core_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y33     rst_indicator_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y33     rst_indicator_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X27Y3      capture_dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X27Y3      capture_dff/q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y4      lauch_dff/q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X41Y4      lauch_dff/q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_gen_24MHz
  To Clock:  clkfbout_clock_gen_24MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_gen_24MHz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { nolabel_line61/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    nolabel_line61/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  nolabel_line61/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  nolabel_line61/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  nolabel_line61/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  nolabel_line61/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.369ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.369ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.014ns (22.213%)  route 3.551ns (77.787%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 86.789 - 83.330 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.953     4.418    uart_reader/clk
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.518     4.936 r  uart_reader/etu_cnt_reg[5]/Q
                         net (fo=3, routed)           0.579     5.515    uart_reader/etu_cnt_reg_n_0_[5]
    SLICE_X39Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.639 r  uart_reader/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.361     6.001    uart_reader/FSM_onehot_state[2]_i_9_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.125 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.416     6.541    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.665 r  uart_reader/FSM_onehot_state[2]_i_4/O
                         net (fo=10, routed)          1.157     7.821    uart_reader/etu_full__10
    SLICE_X34Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.945 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           1.038     8.983    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X28Y12         FDSE                                         r  uart_reader/data_out_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.065    86.789    uart_reader/clk
    SLICE_X28Y12         FDSE                                         r  uart_reader/data_out_reg[2]/C
                         clock pessimism              0.122    86.912    
                         clock uncertainty           -0.035    86.876    
    SLICE_X28Y12         FDSE (Setup_fdse_C_S)       -0.524    86.352    uart_reader/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         86.352    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                 77.369    

Slack (MET) :             77.369ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.014ns (22.213%)  route 3.551ns (77.787%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 86.789 - 83.330 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.953     4.418    uart_reader/clk
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.518     4.936 r  uart_reader/etu_cnt_reg[5]/Q
                         net (fo=3, routed)           0.579     5.515    uart_reader/etu_cnt_reg_n_0_[5]
    SLICE_X39Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.639 r  uart_reader/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.361     6.001    uart_reader/FSM_onehot_state[2]_i_9_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.125 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.416     6.541    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.665 r  uart_reader/FSM_onehot_state[2]_i_4/O
                         net (fo=10, routed)          1.157     7.821    uart_reader/etu_full__10
    SLICE_X34Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.945 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           1.038     8.983    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X28Y12         FDSE                                         r  uart_reader/data_out_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.065    86.789    uart_reader/clk
    SLICE_X28Y12         FDSE                                         r  uart_reader/data_out_reg[3]/C
                         clock pessimism              0.122    86.912    
                         clock uncertainty           -0.035    86.876    
    SLICE_X28Y12         FDSE (Setup_fdse_C_S)       -0.524    86.352    uart_reader/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         86.352    
                         arrival time                          -8.983    
  -------------------------------------------------------------------
                         slack                                 77.369    

Slack (MET) :             77.379ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 1.014ns (20.884%)  route 3.841ns (79.116%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 86.866 - 83.330 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.953     4.418    uart_reader/clk
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.518     4.936 r  uart_reader/etu_cnt_reg[5]/Q
                         net (fo=3, routed)           0.579     5.515    uart_reader/etu_cnt_reg_n_0_[5]
    SLICE_X39Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.639 r  uart_reader/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.361     6.001    uart_reader/FSM_onehot_state[2]_i_9_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.125 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.416     6.541    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.665 r  uart_reader/FSM_onehot_state[2]_i_4/O
                         net (fo=10, routed)          1.157     7.821    uart_reader/etu_full__10
    SLICE_X34Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.945 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           1.328     9.274    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X29Y13         FDSE                                         r  uart_reader/data_out_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.141    86.866    uart_reader/clk
    SLICE_X29Y13         FDSE                                         r  uart_reader/data_out_reg[4]/C
                         clock pessimism              0.251    87.117    
                         clock uncertainty           -0.035    87.082    
    SLICE_X29Y13         FDSE (Setup_fdse_C_S)       -0.429    86.653    uart_reader/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         86.653    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                 77.379    

Slack (MET) :             77.379ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 1.014ns (20.884%)  route 3.841ns (79.116%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 86.866 - 83.330 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.953     4.418    uart_reader/clk
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.518     4.936 r  uart_reader/etu_cnt_reg[5]/Q
                         net (fo=3, routed)           0.579     5.515    uart_reader/etu_cnt_reg_n_0_[5]
    SLICE_X39Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.639 r  uart_reader/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.361     6.001    uart_reader/FSM_onehot_state[2]_i_9_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.125 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.416     6.541    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.665 r  uart_reader/FSM_onehot_state[2]_i_4/O
                         net (fo=10, routed)          1.157     7.821    uart_reader/etu_full__10
    SLICE_X34Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.945 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           1.328     9.274    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X29Y13         FDSE                                         r  uart_reader/data_out_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.141    86.866    uart_reader/clk
    SLICE_X29Y13         FDSE                                         r  uart_reader/data_out_reg[5]/C
                         clock pessimism              0.251    87.117    
                         clock uncertainty           -0.035    87.082    
    SLICE_X29Y13         FDSE (Setup_fdse_C_S)       -0.429    86.653    uart_reader/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         86.653    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                 77.379    

Slack (MET) :             77.379ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 1.014ns (20.884%)  route 3.841ns (79.116%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 86.866 - 83.330 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.953     4.418    uart_reader/clk
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.518     4.936 r  uart_reader/etu_cnt_reg[5]/Q
                         net (fo=3, routed)           0.579     5.515    uart_reader/etu_cnt_reg_n_0_[5]
    SLICE_X39Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.639 r  uart_reader/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.361     6.001    uart_reader/FSM_onehot_state[2]_i_9_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.125 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.416     6.541    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.665 r  uart_reader/FSM_onehot_state[2]_i_4/O
                         net (fo=10, routed)          1.157     7.821    uart_reader/etu_full__10
    SLICE_X34Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.945 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           1.328     9.274    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X29Y13         FDSE                                         r  uart_reader/data_out_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.141    86.866    uart_reader/clk
    SLICE_X29Y13         FDSE                                         r  uart_reader/data_out_reg[6]/C
                         clock pessimism              0.251    87.117    
                         clock uncertainty           -0.035    87.082    
    SLICE_X29Y13         FDSE (Setup_fdse_C_S)       -0.429    86.653    uart_reader/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         86.653    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                 77.379    

Slack (MET) :             77.739ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 1.014ns (23.766%)  route 3.253ns (76.234%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.530ns = ( 86.860 - 83.330 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.953     4.418    uart_reader/clk
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.518     4.936 r  uart_reader/etu_cnt_reg[5]/Q
                         net (fo=3, routed)           0.579     5.515    uart_reader/etu_cnt_reg_n_0_[5]
    SLICE_X39Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.639 r  uart_reader/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.361     6.001    uart_reader/FSM_onehot_state[2]_i_9_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.125 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.416     6.541    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.665 r  uart_reader/FSM_onehot_state[2]_i_4/O
                         net (fo=10, routed)          1.157     7.821    uart_reader/etu_full__10
    SLICE_X34Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.945 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.739     8.685    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X30Y12         FDSE                                         r  uart_reader/data_out_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.136    86.860    uart_reader/clk
    SLICE_X30Y12         FDSE                                         r  uart_reader/data_out_reg[1]/C
                         clock pessimism              0.122    86.983    
                         clock uncertainty           -0.035    86.947    
    SLICE_X30Y12         FDSE (Setup_fdse_C_S)       -0.524    86.423    uart_reader/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         86.423    
                         arrival time                          -8.685    
  -------------------------------------------------------------------
                         slack                                 77.739    

Slack (MET) :             77.742ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.014ns (22.302%)  route 3.533ns (77.698%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 86.789 - 83.330 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.953     4.418    uart_reader/clk
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.518     4.936 r  uart_reader/etu_cnt_reg[5]/Q
                         net (fo=3, routed)           0.579     5.515    uart_reader/etu_cnt_reg_n_0_[5]
    SLICE_X39Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.639 r  uart_reader/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.662     6.302    uart_reader/FSM_onehot_state[2]_i_9_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.426 r  uart_reader/FSM_onehot_state[2]_i_6/O
                         net (fo=1, routed)           0.579     7.004    uart_reader/FSM_onehot_state[2]_i_6_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.128 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=7, routed)           0.611     7.740    uart_reader/etu_half__10
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           1.101     8.965    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X28Y12         FDSE                                         r  uart_reader/data_out_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.065    86.789    uart_reader/clk
    SLICE_X28Y12         FDSE                                         r  uart_reader/data_out_reg[2]/C
                         clock pessimism              0.122    86.912    
                         clock uncertainty           -0.035    86.876    
    SLICE_X28Y12         FDSE (Setup_fdse_C_CE)      -0.169    86.707    uart_reader/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         86.707    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                 77.742    

Slack (MET) :             77.742ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.014ns (22.302%)  route 3.533ns (77.698%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns = ( 86.789 - 83.330 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.953     4.418    uart_reader/clk
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.518     4.936 r  uart_reader/etu_cnt_reg[5]/Q
                         net (fo=3, routed)           0.579     5.515    uart_reader/etu_cnt_reg_n_0_[5]
    SLICE_X39Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.639 r  uart_reader/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.662     6.302    uart_reader/FSM_onehot_state[2]_i_9_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.426 r  uart_reader/FSM_onehot_state[2]_i_6/O
                         net (fo=1, routed)           0.579     7.004    uart_reader/FSM_onehot_state[2]_i_6_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.128 r  uart_reader/FSM_onehot_state[2]_i_3/O
                         net (fo=7, routed)           0.611     7.740    uart_reader/etu_half__10
    SLICE_X35Y12         LUT6 (Prop_lut6_I0_O)        0.124     7.864 r  uart_reader/bit_cnt[0]_i_2/O
                         net (fo=8, routed)           1.101     8.965    uart_reader/bit_cnt[0]_i_2_n_0
    SLICE_X28Y12         FDSE                                         r  uart_reader/data_out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.065    86.789    uart_reader/clk
    SLICE_X28Y12         FDSE                                         r  uart_reader/data_out_reg[3]/C
                         clock pessimism              0.122    86.912    
                         clock uncertainty           -0.035    86.876    
    SLICE_X28Y12         FDSE (Setup_fdse_C_CE)      -0.169    86.707    uart_reader/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         86.707    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                 77.742    

Slack (MET) :             77.806ns  (required time - arrival time)
  Source:                 uart_reader/etu_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/data_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.285ns  (logic 1.014ns (23.667%)  route 3.271ns (76.333%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 86.850 - 83.330 ) 
    Source Clock Delay      (SCD):    4.418ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.953     4.418    uart_reader/clk
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.518     4.936 r  uart_reader/etu_cnt_reg[5]/Q
                         net (fo=3, routed)           0.579     5.515    uart_reader/etu_cnt_reg_n_0_[5]
    SLICE_X39Y11         LUT2 (Prop_lut2_I0_O)        0.124     5.639 r  uart_reader/FSM_onehot_state[2]_i_9/O
                         net (fo=2, routed)           0.361     6.001    uart_reader/FSM_onehot_state[2]_i_9_n_0
    SLICE_X38Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.125 r  uart_reader/FSM_onehot_state[2]_i_8/O
                         net (fo=1, routed)           0.416     6.541    uart_reader/FSM_onehot_state[2]_i_8_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.665 r  uart_reader/FSM_onehot_state[2]_i_4/O
                         net (fo=10, routed)          1.157     7.821    uart_reader/etu_full__10
    SLICE_X34Y13         LUT5 (Prop_lut5_I2_O)        0.124     7.945 r  uart_reader/bit_cnt[0]_i_1/O
                         net (fo=8, routed)           0.757     8.703    uart_reader/bit_cnt[0]_i_1_n_0
    SLICE_X33Y12         FDSE                                         r  uart_reader/data_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.125    86.850    uart_reader/clk
    SLICE_X33Y12         FDSE                                         r  uart_reader/data_out_reg[0]/C
                         clock pessimism              0.122    86.973    
                         clock uncertainty           -0.035    86.937    
    SLICE_X33Y12         FDSE (Setup_fdse_C_S)       -0.429    86.508    uart_reader/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         86.508    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                 77.806    

Slack (MET) :             77.838ns  (required time - arrival time)
  Source:                 uart_writer/etu_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/etu_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.695ns  (logic 0.890ns (18.957%)  route 3.805ns (81.043%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.729ns = ( 87.059 - 83.330 ) 
    Source Clock Delay      (SCD):    4.089ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.624     4.089    uart_writer/clk
    SLICE_X36Y10         FDRE                                         r  uart_writer/etu_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.518     4.607 f  uart_writer/etu_cnt_reg[12]/Q
                         net (fo=2, routed)           1.088     5.695    uart_writer/etu_cnt_reg_n_0_[12]
    SLICE_X37Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.819 r  uart_writer/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.796     6.615    uart_writer/FSM_sequential_state[1]_i_6_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I5_O)        0.124     6.739 r  uart_writer/FSM_sequential_state[1]_i_2/O
                         net (fo=8, routed)           0.979     7.718    uart_writer/p_0_in_0
    SLICE_X37Y13         LUT5 (Prop_lut5_I0_O)        0.124     7.842 r  uart_writer/etu_cnt[14]_i_1__0/O
                         net (fo=15, routed)          0.941     8.784    uart_writer/etu_cnt[14]_i_1__0_n_0
    SLICE_X36Y8          FDRE                                         r  uart_writer/etu_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.334    87.059    uart_writer/clk
    SLICE_X36Y8          FDRE                                         r  uart_writer/etu_cnt_reg[1]/C
                         clock pessimism              0.122    87.181    
                         clock uncertainty           -0.035    87.146    
    SLICE_X36Y8          FDRE (Setup_fdre_C_R)       -0.524    86.622    uart_writer/etu_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         86.622    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                 77.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 uart_reader/etu_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.373ns (73.114%)  route 0.137ns (26.886%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.175     1.408    uart_reader/clk
    SLICE_X38Y11         FDRE                                         r  uart_reader/etu_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.141     1.549 r  uart_reader/etu_cnt_reg[0]/Q
                         net (fo=5, routed)           0.137     1.686    uart_reader/etu_cnt_reg_n_0_[0]
    SLICE_X40Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     1.865 r  uart_reader/etu_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.865    uart_reader/etu_cnt0_carry_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.918 r  uart_reader/etu_cnt0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.918    uart_reader/etu_cnt0_carry__0_n_7
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.508     1.929    uart_reader/clk
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[5]/C
                         clock pessimism             -0.219     1.710    
    SLICE_X40Y11         FDRE (Hold_fdre_C_D)         0.134     1.844    uart_reader/etu_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uart_reader/etu_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.386ns (73.782%)  route 0.137ns (26.218%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.175     1.408    uart_reader/clk
    SLICE_X38Y11         FDRE                                         r  uart_reader/etu_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.141     1.549 r  uart_reader/etu_cnt_reg[0]/Q
                         net (fo=5, routed)           0.137     1.686    uart_reader/etu_cnt_reg_n_0_[0]
    SLICE_X40Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     1.865 r  uart_reader/etu_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.865    uart_reader/etu_cnt0_carry_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.931 r  uart_reader/etu_cnt0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.931    uart_reader/etu_cnt0_carry__0_n_5
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.508     1.929    uart_reader/clk
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[7]/C
                         clock pessimism             -0.219     1.710    
    SLICE_X40Y11         FDRE (Hold_fdre_C_D)         0.134     1.844    uart_reader/etu_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 uart_reader/etu_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.409ns (74.886%)  route 0.137ns (25.114%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.175     1.408    uart_reader/clk
    SLICE_X38Y11         FDRE                                         r  uart_reader/etu_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.141     1.549 r  uart_reader/etu_cnt_reg[0]/Q
                         net (fo=5, routed)           0.137     1.686    uart_reader/etu_cnt_reg_n_0_[0]
    SLICE_X40Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     1.865 r  uart_reader/etu_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.865    uart_reader/etu_cnt0_carry_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.954 r  uart_reader/etu_cnt0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.954    uart_reader/etu_cnt0_carry__0_n_6
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.508     1.929    uart_reader/clk
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[6]/C
                         clock pessimism             -0.219     1.710    
    SLICE_X40Y11         FDRE (Hold_fdre_C_D)         0.134     1.844    uart_reader/etu_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 uart_reader/etu_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_reader/etu_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.411ns (74.978%)  route 0.137ns (25.022%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.929ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.175     1.408    uart_reader/clk
    SLICE_X38Y11         FDRE                                         r  uart_reader/etu_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y11         FDRE (Prop_fdre_C_Q)         0.141     1.549 r  uart_reader/etu_cnt_reg[0]/Q
                         net (fo=5, routed)           0.137     1.686    uart_reader/etu_cnt_reg_n_0_[0]
    SLICE_X40Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     1.865 r  uart_reader/etu_cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.865    uart_reader/etu_cnt0_carry_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.956 r  uart_reader/etu_cnt0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.956    uart_reader/etu_cnt0_carry__0_n_4
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.508     1.929    uart_reader/clk
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[8]/C
                         clock pessimism             -0.219     1.710    
    SLICE_X40Y11         FDRE (Hold_fdre_C_D)         0.134     1.844    uart_reader/etu_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 uart_writer/etu_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/etu_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.299ns (69.339%)  route 0.132ns (30.661%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.237     1.470    uart_writer/clk
    SLICE_X37Y9          FDRE                                         r  uart_writer/etu_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uart_writer/etu_cnt_reg[0]/Q
                         net (fo=3, routed)           0.132     1.743    uart_writer/etu_cnt_reg_n_0_[0]
    SLICE_X36Y8          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.901 r  uart_writer/etu_cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     1.901    uart_writer/etu_cnt0_carry_n_7
    SLICE_X36Y8          FDRE                                         r  uart_writer/etu_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.402     1.823    uart_writer/clk
    SLICE_X36Y8          FDRE                                         r  uart_writer/etu_cnt_reg[1]/C
                         clock pessimism             -0.219     1.604    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.134     1.738    uart_writer/etu_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 uart_writer/etu_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/etu_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.313ns (70.304%)  route 0.132ns (29.697%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.237     1.470    uart_writer/clk
    SLICE_X37Y9          FDRE                                         r  uart_writer/etu_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uart_writer/etu_cnt_reg[0]/Q
                         net (fo=3, routed)           0.132     1.743    uart_writer/etu_cnt_reg_n_0_[0]
    SLICE_X36Y8          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.172     1.915 r  uart_writer/etu_cnt0_carry/O[2]
                         net (fo=1, routed)           0.000     1.915    uart_writer/etu_cnt0_carry_n_5
    SLICE_X36Y8          FDRE                                         r  uart_writer/etu_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.402     1.823    uart_writer/clk
    SLICE_X36Y8          FDRE                                         r  uart_writer/etu_cnt_reg[3]/C
                         clock pessimism             -0.219     1.604    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.134     1.738    uart_writer/etu_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart_writer/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/rdy_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.237%)  route 0.254ns (57.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.362ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.129     1.362    uart_writer/clk
    SLICE_X38Y13         FDRE                                         r  uart_writer/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y13         FDRE (Prop_fdre_C_Q)         0.141     1.503 r  uart_writer/FSM_sequential_state_reg[0]/Q
                         net (fo=11, routed)          0.254     1.757    uart_writer/state__0[0]
    SLICE_X37Y13         LUT5 (Prop_lut5_I2_O)        0.045     1.802 r  uart_writer/rdy_i_1/O
                         net (fo=1, routed)           0.000     1.802    uart_writer/rdy_i_1_n_0
    SLICE_X37Y13         FDSE                                         r  uart_writer/rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.330     1.750    uart_writer/clk
    SLICE_X37Y13         FDSE                                         r  uart_writer/rdy_reg/C
                         clock pessimism             -0.219     1.532    
    SLICE_X37Y13         FDSE (Hold_fdse_C_D)         0.091     1.623    uart_writer/rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 uart_writer/etu_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_writer/etu_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.325ns (71.083%)  route 0.132ns (28.917%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.823ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.237     1.470    uart_writer/clk
    SLICE_X37Y9          FDRE                                         r  uart_writer/etu_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  uart_writer/etu_cnt_reg[0]/Q
                         net (fo=3, routed)           0.132     1.743    uart_writer/etu_cnt_reg_n_0_[0]
    SLICE_X36Y8          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.184     1.927 r  uart_writer/etu_cnt0_carry/O[1]
                         net (fo=1, routed)           0.000     1.927    uart_writer/etu_cnt0_carry_n_6
    SLICE_X36Y8          FDRE                                         r  uart_writer/etu_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.402     1.823    uart_writer/clk
    SLICE_X36Y8          FDRE                                         r  uart_writer/etu_cnt_reg[2]/C
                         clock pessimism             -0.219     1.604    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.134     1.738    uart_writer/etu_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rx_indicator_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.260%)  route 0.265ns (58.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.106     1.339    clk_IBUF
    SLICE_X37Y12         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141     1.480 r  FSM_sequential_current_state_reg[1]/Q
                         net (fo=9, routed)           0.265     1.745    uart_writer/current_state__0[1]
    SLICE_X38Y12         LUT6 (Prop_lut6_I3_O)        0.045     1.790 r  uart_writer/rx_indicator_i_1/O
                         net (fo=1, routed)           0.000     1.790    uart_writer_n_6
    SLICE_X38Y12         FDRE                                         r  rx_indicator_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.306     1.727    clk_IBUF
    SLICE_X38Y12         FDRE                                         r  rx_indicator_reg/C
                         clock pessimism             -0.219     1.508    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.092     1.600    rx_indicator_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.169%)  route 0.266ns (58.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.339ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.106     1.339    clk_IBUF
    SLICE_X37Y12         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141     1.480 r  FSM_sequential_current_state_reg[1]/Q
                         net (fo=9, routed)           0.266     1.746    uart_writer/current_state__0[1]
    SLICE_X38Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.791 r  uart_writer/en_i_1/O
                         net (fo=1, routed)           0.000     1.791    uart_writer_n_5
    SLICE_X38Y12         FDRE                                         r  en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.306     1.727    clk_IBUF
    SLICE_X38Y12         FDRE                                         r  en_reg/C
                         clock pessimism             -0.219     1.508    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.091     1.599    en_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y12  FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y12  FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X37Y12  FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X38Y12  en_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X29Y4   number_of_active_coarse_delay_elements_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X29Y4   number_of_active_coarse_delay_elements_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X29Y4   number_of_active_coarse_delay_elements_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X29Y4   number_of_active_coarse_delay_elements_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X29Y9   number_of_active_coarse_delay_elements_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X28Y9   number_of_active_coarse_delay_elements_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y12  FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y12  FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y12  FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y12  FSM_sequential_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y12  FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X37Y12  FSM_sequential_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y12  en_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X38Y12  en_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X29Y4   number_of_active_coarse_delay_elements_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X29Y4   number_of_active_coarse_delay_elements_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y12  FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y12  FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y12  FSM_sequential_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y12  FSM_sequential_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y12  FSM_sequential_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X37Y12  FSM_sequential_current_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y12  en_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X38Y12  en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X29Y4   number_of_active_coarse_delay_elements_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X29Y4   number_of_active_coarse_delay_elements_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out_clock_gen_24MHz

Setup :            1  Failing Endpoint ,  Worst Slack     -173.900ns,  Total Violation     -173.900ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -173.900ns  (required time - arrival time)
  Source:                 number_of_active_coarse_delay_elements_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            capture_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_out_clock_gen_24MHz rise@83.333ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        166.362ns  (logic 34.398ns (20.677%)  route 131.964ns (79.323%))
  Logic Levels:           267  (LUT6=261 MUXF7=3 MUXF8=3)
  Clock Path Skew:        -6.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.780ns = ( 80.553 - 83.333 ) 
    Source Clock Delay      (SCD):    3.797ns = ( 87.127 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.996ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    84.795 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.332    87.127    clk_IBUF
    SLICE_X29Y4          FDRE                                         r  number_of_active_coarse_delay_elements_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456    87.583 r  number_of_active_coarse_delay_elements_reg[1]/Q
                         net (fo=64, routed)          2.796    90.379    delay_chain/coarse_pdl/lut[1]
    SLICE_X37Y7          LUT6 (Prop_lut6_I2_O)        0.124    90.503 r  delay_chain/coarse_pdl/lut_i_85/O
                         net (fo=1, routed)           0.000    90.503    delay_chain/coarse_pdl/lut_i_85_n_0
    SLICE_X37Y7          MUXF7 (Prop_muxf7_I1_O)      0.245    90.748 r  delay_chain/coarse_pdl/lut_i_38/O
                         net (fo=1, routed)           0.000    90.748    delay_chain/coarse_pdl/lut_i_38_n_0
    SLICE_X37Y7          MUXF8 (Prop_muxf8_I0_O)      0.104    90.852 r  delay_chain/coarse_pdl/lut_i_15/O
                         net (fo=1, routed)           1.242    92.094    delay_chain/coarse_pdl/lut_i_15_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I5_O)        0.316    92.410 r  delay_chain/coarse_pdl/lut_i_5/O
                         net (fo=1, routed)           0.000    92.410    delay_chain/coarse_pdl/lut_i_5_n_0
    SLICE_X28Y9          MUXF7 (Prop_muxf7_I1_O)      0.247    92.657 r  delay_chain/coarse_pdl/lut_i_2/O
                         net (fo=1, routed)           0.000    92.657    delay_chain/coarse_pdl/lut_i_2_n_0
    SLICE_X28Y9          MUXF8 (Prop_muxf8_I0_O)      0.098    92.755 r  delay_chain/coarse_pdl/lut_i_1/O
                         net (fo=2, routed)           0.609    93.364    delay_chain/fine_pdl/genblk1[0].lut_0/lut/I0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.319    93.683 r  delay_chain/fine_pdl/genblk1[0].lut_0/lut/LUT6/O
                         net (fo=3, routed)           0.299    93.982    delay_chain/fine_pdl/genblk1[1].lut_i/lut/I0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124    94.106 r  delay_chain/fine_pdl/genblk1[1].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.431    94.537    delay_chain/fine_pdl/genblk1[2].lut_i/lut/I0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124    94.661 r  delay_chain/fine_pdl/genblk1[2].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.557    95.218    delay_chain/fine_pdl/genblk1[3].lut_i/lut/I0
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124    95.342 r  delay_chain/fine_pdl/genblk1[3].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604    95.946    delay_chain/fine_pdl/genblk1[4].lut_i/lut/I0
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124    96.070 r  delay_chain/fine_pdl/genblk1[4].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.634    96.704    delay_chain/fine_pdl/genblk1[5].lut_i/lut/I0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124    96.828 r  delay_chain/fine_pdl/genblk1[5].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.627    97.455    delay_chain/fine_pdl/genblk1[6].lut_i/lut/I0
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.124    97.579 r  delay_chain/fine_pdl/genblk1[6].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511    98.090    delay_chain/fine_pdl/genblk1[7].lut_i/lut/I0
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.124    98.214 r  delay_chain/fine_pdl/genblk1[7].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676    98.890    delay_chain/fine_pdl/genblk1[8].lut_i/lut/I0
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.124    99.014 r  delay_chain/fine_pdl/genblk1[8].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.710    99.724    delay_chain/fine_pdl/genblk1[9].lut_i/lut/I0
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124    99.848 r  delay_chain/fine_pdl/genblk1[9].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.413   100.261    delay_chain/fine_pdl/genblk1[10].lut_i/lut/I0
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124   100.385 r  delay_chain/fine_pdl/genblk1[10].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   100.661    delay_chain/fine_pdl/genblk1[11].lut_i/lut/I0
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124   100.785 r  delay_chain/fine_pdl/genblk1[11].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464   101.249    delay_chain/fine_pdl/genblk1[12].lut_i/lut/I0
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124   101.373 r  delay_chain/fine_pdl/genblk1[12].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.585   101.958    delay_chain/fine_pdl/genblk1[13].lut_i/lut/I0
    SLICE_X26Y10         LUT6 (Prop_lut6_I0_O)        0.124   102.082 r  delay_chain/fine_pdl/genblk1[13].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   102.380    delay_chain/fine_pdl/genblk1[14].lut_i/lut/I0
    SLICE_X26Y10         LUT6 (Prop_lut6_I0_O)        0.124   102.504 r  delay_chain/fine_pdl/genblk1[14].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   102.967    delay_chain/fine_pdl/genblk1[15].lut_i/lut/I0
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.124   103.091 r  delay_chain/fine_pdl/genblk1[15].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   103.366    delay_chain/fine_pdl/genblk1[16].lut_i/lut/I0
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.124   103.490 r  delay_chain/fine_pdl/genblk1[16].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.490   103.981    delay_chain/fine_pdl/genblk1[17].lut_i/lut/I0
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.124   104.105 r  delay_chain/fine_pdl/genblk1[17].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.694   104.799    delay_chain/fine_pdl/genblk1[18].lut_i/lut/I0
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.124   104.923 r  delay_chain/fine_pdl/genblk1[18].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604   105.527    delay_chain/fine_pdl/genblk1[19].lut_i/lut/I0
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.124   105.651 r  delay_chain/fine_pdl/genblk1[19].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.430   106.081    delay_chain/fine_pdl/genblk1[20].lut_i/lut/I0
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124   106.205 r  delay_chain/fine_pdl/genblk1[20].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   106.504    delay_chain/fine_pdl/genblk1[21].lut_i/lut/I0
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124   106.628 r  delay_chain/fine_pdl/genblk1[21].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.651   107.280    delay_chain/fine_pdl/genblk1[22].lut_i/lut/I0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124   107.404 r  delay_chain/fine_pdl/genblk1[22].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.664   108.068    delay_chain/fine_pdl/genblk1[23].lut_i/lut/I0
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124   108.192 r  delay_chain/fine_pdl/genblk1[23].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   108.868    delay_chain/fine_pdl/genblk1[24].lut_i/lut/I0
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124   108.992 r  delay_chain/fine_pdl/genblk1[24].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428   109.421    delay_chain/fine_pdl/genblk1[25].lut_i/lut/I0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.124   109.545 r  delay_chain/fine_pdl/genblk1[25].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.298   109.842    delay_chain/fine_pdl/genblk1[26].lut_i/lut/I0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.124   109.966 r  delay_chain/fine_pdl/genblk1[26].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.405   110.371    delay_chain/fine_pdl/genblk1[27].lut_i/lut/I0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124   110.495 r  delay_chain/fine_pdl/genblk1[27].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.657   111.153    delay_chain/fine_pdl/genblk1[28].lut_i/lut/I0
    SLICE_X26Y12         LUT6 (Prop_lut6_I0_O)        0.124   111.277 r  delay_chain/fine_pdl/genblk1[28].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   111.575    delay_chain/fine_pdl/genblk1[29].lut_i/lut/I0
    SLICE_X26Y12         LUT6 (Prop_lut6_I0_O)        0.124   111.699 r  delay_chain/fine_pdl/genblk1[29].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511   112.210    delay_chain/fine_pdl/genblk1[30].lut_i/lut/I0
    SLICE_X26Y12         LUT6 (Prop_lut6_I0_O)        0.124   112.334 r  delay_chain/fine_pdl/genblk1[30].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.655   112.990    delay_chain/fine_pdl/genblk1[31].lut_i/lut/I0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124   113.114 r  delay_chain/fine_pdl/genblk1[31].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.486   113.600    delay_chain/fine_pdl/genblk1[32].lut_i/lut/I0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124   113.724 r  delay_chain/fine_pdl/genblk1[32].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.634   114.358    delay_chain/fine_pdl/genblk1[33].lut_i/lut/I0
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124   114.482 r  delay_chain/fine_pdl/genblk1[33].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   114.781    delay_chain/fine_pdl/genblk1[34].lut_i/lut/I0
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124   114.905 r  delay_chain/fine_pdl/genblk1[34].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   115.420    delay_chain/fine_pdl/genblk1[35].lut_i/lut/I0
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124   115.544 r  delay_chain/fine_pdl/genblk1[35].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   116.221    delay_chain/fine_pdl/genblk1[36].lut_i/lut/I0
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124   116.345 r  delay_chain/fine_pdl/genblk1[36].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.592   116.937    delay_chain/fine_pdl/genblk1[37].lut_i/lut/I0
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124   117.061 r  delay_chain/fine_pdl/genblk1[37].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   117.351    delay_chain/fine_pdl/genblk1[38].lut_i/lut/I0
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124   117.475 r  delay_chain/fine_pdl/genblk1[38].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   117.983    delay_chain/fine_pdl/genblk1[39].lut_i/lut/I0
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124   118.107 r  delay_chain/fine_pdl/genblk1[39].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.439   118.546    delay_chain/fine_pdl/genblk1[40].lut_i/lut/I0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124   118.670 r  delay_chain/fine_pdl/genblk1[40].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.706   119.376    delay_chain/fine_pdl/genblk1[41].lut_i/lut/I0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124   119.500 r  delay_chain/fine_pdl/genblk1[41].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.568   120.068    delay_chain/fine_pdl/genblk1[42].lut_i/lut/I0
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124   120.192 r  delay_chain/fine_pdl/genblk1[42].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   120.482    delay_chain/fine_pdl/genblk1[43].lut_i/lut/I0
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124   120.606 r  delay_chain/fine_pdl/genblk1[43].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   121.114    delay_chain/fine_pdl/genblk1[44].lut_i/lut/I0
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124   121.238 r  delay_chain/fine_pdl/genblk1[44].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.665   121.903    delay_chain/fine_pdl/genblk1[45].lut_i/lut/I0
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124   122.027 r  delay_chain/fine_pdl/genblk1[45].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.648   122.675    delay_chain/fine_pdl/genblk1[46].lut_i/lut/I0
    SLICE_X23Y8          LUT6 (Prop_lut6_I0_O)        0.124   122.799 r  delay_chain/fine_pdl/genblk1[46].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.657   123.456    delay_chain/fine_pdl/genblk1[47].lut_i/lut/I0
    SLICE_X22Y8          LUT6 (Prop_lut6_I0_O)        0.124   123.580 r  delay_chain/fine_pdl/genblk1[47].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.427   124.008    delay_chain/fine_pdl/genblk1[48].lut_i/lut/I0
    SLICE_X22Y9          LUT6 (Prop_lut6_I0_O)        0.124   124.132 r  delay_chain/fine_pdl/genblk1[48].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   124.431    delay_chain/fine_pdl/genblk1[49].lut_i/lut/I0
    SLICE_X22Y9          LUT6 (Prop_lut6_I0_O)        0.124   124.555 r  delay_chain/fine_pdl/genblk1[49].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.595   125.150    delay_chain/fine_pdl/genblk1[50].lut_i/lut/I0
    SLICE_X23Y10         LUT6 (Prop_lut6_I0_O)        0.124   125.274 r  delay_chain/fine_pdl/genblk1[50].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   125.550    delay_chain/fine_pdl/genblk1[51].lut_i/lut/I0
    SLICE_X23Y10         LUT6 (Prop_lut6_I0_O)        0.124   125.674 r  delay_chain/fine_pdl/genblk1[51].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.594   126.268    delay_chain/fine_pdl/genblk1[52].lut_i/lut/I0
    SLICE_X23Y11         LUT6 (Prop_lut6_I0_O)        0.124   126.392 r  delay_chain/fine_pdl/genblk1[52].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   126.667    delay_chain/fine_pdl/genblk1[53].lut_i/lut/I0
    SLICE_X23Y11         LUT6 (Prop_lut6_I0_O)        0.124   126.791 r  delay_chain/fine_pdl/genblk1[53].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.681   127.472    delay_chain/fine_pdl/genblk1[54].lut_i/lut/I0
    SLICE_X23Y11         LUT6 (Prop_lut6_I0_O)        0.124   127.596 r  delay_chain/fine_pdl/genblk1[54].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.705   128.302    delay_chain/fine_pdl/genblk1[55].lut_i/lut/I0
    SLICE_X23Y11         LUT6 (Prop_lut6_I0_O)        0.124   128.426 r  delay_chain/fine_pdl/genblk1[55].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.602   129.028    delay_chain/fine_pdl/genblk1[56].lut_i/lut/I0
    SLICE_X23Y12         LUT6 (Prop_lut6_I0_O)        0.124   129.152 r  delay_chain/fine_pdl/genblk1[56].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.516   129.668    delay_chain/fine_pdl/genblk1[57].lut_i/lut/I0
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.124   129.792 r  delay_chain/fine_pdl/genblk1[57].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   130.082    delay_chain/fine_pdl/genblk1[58].lut_i/lut/I0
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.124   130.206 r  delay_chain/fine_pdl/genblk1[58].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.634   130.840    delay_chain/fine_pdl/genblk1[59].lut_i/lut/I0
    SLICE_X23Y12         LUT6 (Prop_lut6_I0_O)        0.124   130.964 r  delay_chain/fine_pdl/genblk1[59].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.487   131.451    delay_chain/fine_pdl/genblk1[60].lut_i/lut/I0
    SLICE_X23Y12         LUT6 (Prop_lut6_I0_O)        0.124   131.575 r  delay_chain/fine_pdl/genblk1[60].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.707   132.282    delay_chain/fine_pdl/genblk1[61].lut_i/lut/I0
    SLICE_X23Y12         LUT6 (Prop_lut6_I0_O)        0.124   132.406 r  delay_chain/fine_pdl/genblk1[61].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.618   133.024    delay_chain/fine_pdl/genblk1[62].lut_i/lut/I0
    SLICE_X22Y12         LUT6 (Prop_lut6_I0_O)        0.124   133.148 r  delay_chain/fine_pdl/genblk1[62].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   133.447    delay_chain/fine_pdl/genblk1[63].lut_i/lut/I0
    SLICE_X22Y12         LUT6 (Prop_lut6_I0_O)        0.124   133.571 r  delay_chain/fine_pdl/genblk1[63].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.483   134.054    delay_chain/fine_pdl/genblk1[64].lut_i/lut/I0
    SLICE_X22Y12         LUT6 (Prop_lut6_I0_O)        0.124   134.178 r  delay_chain/fine_pdl/genblk1[64].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   134.854    delay_chain/fine_pdl/genblk1[65].lut_i/lut/I0
    SLICE_X22Y12         LUT6 (Prop_lut6_I0_O)        0.124   134.978 r  delay_chain/fine_pdl/genblk1[65].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.705   135.683    delay_chain/fine_pdl/genblk1[66].lut_i/lut/I0
    SLICE_X20Y11         LUT6 (Prop_lut6_I0_O)        0.124   135.807 r  delay_chain/fine_pdl/genblk1[66].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   136.097    delay_chain/fine_pdl/genblk1[67].lut_i/lut/I0
    SLICE_X20Y11         LUT6 (Prop_lut6_I0_O)        0.124   136.221 r  delay_chain/fine_pdl/genblk1[67].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.481   136.702    delay_chain/fine_pdl/genblk1[68].lut_i/lut/I0
    SLICE_X20Y11         LUT6 (Prop_lut6_I0_O)        0.124   136.826 r  delay_chain/fine_pdl/genblk1[68].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666   137.492    delay_chain/fine_pdl/genblk1[69].lut_i/lut/I0
    SLICE_X20Y11         LUT6 (Prop_lut6_I0_O)        0.124   137.616 r  delay_chain/fine_pdl/genblk1[69].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.569   138.185    delay_chain/fine_pdl/genblk1[70].lut_i/lut/I0
    SLICE_X20Y10         LUT6 (Prop_lut6_I0_O)        0.124   138.309 r  delay_chain/fine_pdl/genblk1[70].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   138.599    delay_chain/fine_pdl/genblk1[71].lut_i/lut/I0
    SLICE_X20Y10         LUT6 (Prop_lut6_I0_O)        0.124   138.723 r  delay_chain/fine_pdl/genblk1[71].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   139.185    delay_chain/fine_pdl/genblk1[72].lut_i/lut/I0
    SLICE_X21Y10         LUT6 (Prop_lut6_I0_O)        0.124   139.309 r  delay_chain/fine_pdl/genblk1[72].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   139.585    delay_chain/fine_pdl/genblk1[73].lut_i/lut/I0
    SLICE_X21Y10         LUT6 (Prop_lut6_I0_O)        0.124   139.709 r  delay_chain/fine_pdl/genblk1[73].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464   140.173    delay_chain/fine_pdl/genblk1[74].lut_i/lut/I0
    SLICE_X21Y10         LUT6 (Prop_lut6_I0_O)        0.124   140.297 r  delay_chain/fine_pdl/genblk1[74].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.724   141.021    delay_chain/fine_pdl/genblk1[75].lut_i/lut/I0
    SLICE_X21Y10         LUT6 (Prop_lut6_I0_O)        0.124   141.145 r  delay_chain/fine_pdl/genblk1[75].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.442   141.587    delay_chain/fine_pdl/genblk1[76].lut_i/lut/I0
    SLICE_X22Y9          LUT6 (Prop_lut6_I0_O)        0.124   141.711 r  delay_chain/fine_pdl/genblk1[76].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   142.387    delay_chain/fine_pdl/genblk1[77].lut_i/lut/I0
    SLICE_X22Y9          LUT6 (Prop_lut6_I0_O)        0.124   142.511 r  delay_chain/fine_pdl/genblk1[77].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.581   143.092    delay_chain/fine_pdl/genblk1[78].lut_i/lut/I0
    SLICE_X22Y8          LUT6 (Prop_lut6_I0_O)        0.124   143.216 r  delay_chain/fine_pdl/genblk1[78].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.617   143.834    delay_chain/fine_pdl/genblk1[79].lut_i/lut/I0
    SLICE_X22Y7          LUT6 (Prop_lut6_I0_O)        0.124   143.958 r  delay_chain/fine_pdl/genblk1[79].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.429   144.387    delay_chain/fine_pdl/genblk1[80].lut_i/lut/I0
    SLICE_X22Y6          LUT6 (Prop_lut6_I0_O)        0.124   144.511 r  delay_chain/fine_pdl/genblk1[80].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   144.926    delay_chain/fine_pdl/genblk1[81].lut_i/lut/I0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124   145.050 r  delay_chain/fine_pdl/genblk1[81].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.274   145.324    delay_chain/fine_pdl/genblk1[82].lut_i/lut/I0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124   145.448 r  delay_chain/fine_pdl/genblk1[82].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.614   146.062    delay_chain/fine_pdl/genblk1[83].lut_i/lut/I0
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124   146.186 r  delay_chain/fine_pdl/genblk1[83].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   146.485    delay_chain/fine_pdl/genblk1[84].lut_i/lut/I0
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124   146.609 r  delay_chain/fine_pdl/genblk1[84].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.514   147.123    delay_chain/fine_pdl/genblk1[85].lut_i/lut/I0
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124   147.247 r  delay_chain/fine_pdl/genblk1[85].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.716   147.962    delay_chain/fine_pdl/genblk1[86].lut_i/lut/I0
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124   148.086 r  delay_chain/fine_pdl/genblk1[86].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.645   148.731    delay_chain/fine_pdl/genblk1[87].lut_i/lut/I0
    SLICE_X22Y5          LUT6 (Prop_lut6_I0_O)        0.124   148.855 r  delay_chain/fine_pdl/genblk1[87].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   149.154    delay_chain/fine_pdl/genblk1[88].lut_i/lut/I0
    SLICE_X22Y5          LUT6 (Prop_lut6_I0_O)        0.124   149.278 r  delay_chain/fine_pdl/genblk1[88].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   149.793    delay_chain/fine_pdl/genblk1[89].lut_i/lut/I0
    SLICE_X22Y5          LUT6 (Prop_lut6_I0_O)        0.124   149.917 r  delay_chain/fine_pdl/genblk1[89].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464   150.381    delay_chain/fine_pdl/genblk1[90].lut_i/lut/I0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124   150.505 r  delay_chain/fine_pdl/genblk1[90].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.691   151.196    delay_chain/fine_pdl/genblk1[91].lut_i/lut/I0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124   151.320 r  delay_chain/fine_pdl/genblk1[91].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.439   151.759    delay_chain/fine_pdl/genblk1[92].lut_i/lut/I0
    SLICE_X20Y4          LUT6 (Prop_lut6_I0_O)        0.124   151.883 r  delay_chain/fine_pdl/genblk1[92].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666   152.549    delay_chain/fine_pdl/genblk1[93].lut_i/lut/I0
    SLICE_X20Y4          LUT6 (Prop_lut6_I0_O)        0.124   152.673 r  delay_chain/fine_pdl/genblk1[93].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   153.088    delay_chain/fine_pdl/genblk1[94].lut_i/lut/I0
    SLICE_X21Y4          LUT6 (Prop_lut6_I0_O)        0.124   153.212 r  delay_chain/fine_pdl/genblk1[94].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   153.488    delay_chain/fine_pdl/genblk1[95].lut_i/lut/I0
    SLICE_X21Y4          LUT6 (Prop_lut6_I0_O)        0.124   153.612 r  delay_chain/fine_pdl/genblk1[95].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.424   154.036    delay_chain/fine_pdl/genblk1[96].lut_i/lut/I0
    SLICE_X21Y3          LUT6 (Prop_lut6_I0_O)        0.124   154.160 r  delay_chain/fine_pdl/genblk1[96].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.433   154.593    delay_chain/fine_pdl/genblk1[97].lut_i/lut/I0
    SLICE_X20Y1          LUT6 (Prop_lut6_I0_O)        0.124   154.717 r  delay_chain/fine_pdl/genblk1[97].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.578   155.295    delay_chain/fine_pdl/genblk1[98].lut_i/lut/I0
    SLICE_X19Y1          LUT6 (Prop_lut6_I0_O)        0.124   155.419 r  delay_chain/fine_pdl/genblk1[98].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   155.694    delay_chain/fine_pdl/genblk1[99].lut_i/lut/I0
    SLICE_X19Y1          LUT6 (Prop_lut6_I0_O)        0.124   155.818 r  delay_chain/fine_pdl/genblk1[99].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.476   156.294    delay_chain/fine_pdl/genblk1[100].lut_i/lut/I0
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.124   156.418 r  delay_chain/fine_pdl/genblk1[100].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.561   156.979    delay_chain/fine_pdl/genblk1[101].lut_i/lut/I0
    SLICE_X17Y1          LUT6 (Prop_lut6_I0_O)        0.124   157.103 r  delay_chain/fine_pdl/genblk1[101].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   157.379    delay_chain/fine_pdl/genblk1[102].lut_i/lut/I0
    SLICE_X17Y1          LUT6 (Prop_lut6_I0_O)        0.124   157.503 r  delay_chain/fine_pdl/genblk1[102].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.477   157.980    delay_chain/fine_pdl/genblk1[103].lut_i/lut/I0
    SLICE_X16Y1          LUT6 (Prop_lut6_I0_O)        0.124   158.104 r  delay_chain/fine_pdl/genblk1[103].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.427   158.530    delay_chain/fine_pdl/genblk1[104].lut_i/lut/I0
    SLICE_X16Y2          LUT6 (Prop_lut6_I0_O)        0.124   158.654 r  delay_chain/fine_pdl/genblk1[104].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   158.945    delay_chain/fine_pdl/genblk1[105].lut_i/lut/I0
    SLICE_X16Y2          LUT6 (Prop_lut6_I0_O)        0.124   159.069 r  delay_chain/fine_pdl/genblk1[105].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   159.576    delay_chain/fine_pdl/genblk1[106].lut_i/lut/I0
    SLICE_X16Y2          LUT6 (Prop_lut6_I0_O)        0.124   159.700 r  delay_chain/fine_pdl/genblk1[106].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.608   160.308    delay_chain/fine_pdl/genblk1[107].lut_i/lut/I0
    SLICE_X18Y2          LUT6 (Prop_lut6_I0_O)        0.124   160.432 r  delay_chain/fine_pdl/genblk1[107].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.298   160.730    delay_chain/fine_pdl/genblk1[108].lut_i/lut/I0
    SLICE_X18Y2          LUT6 (Prop_lut6_I0_O)        0.124   160.854 r  delay_chain/fine_pdl/genblk1[108].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   161.369    delay_chain/fine_pdl/genblk1[109].lut_i/lut/I0
    SLICE_X18Y2          LUT6 (Prop_lut6_I0_O)        0.124   161.493 r  delay_chain/fine_pdl/genblk1[109].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.615   162.108    delay_chain/fine_pdl/genblk1[110].lut_i/lut/I0
    SLICE_X18Y3          LUT6 (Prop_lut6_I0_O)        0.124   162.232 r  delay_chain/fine_pdl/genblk1[110].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604   162.836    delay_chain/fine_pdl/genblk1[111].lut_i/lut/I0
    SLICE_X19Y3          LUT6 (Prop_lut6_I0_O)        0.124   162.960 r  delay_chain/fine_pdl/genblk1[111].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   163.236    delay_chain/fine_pdl/genblk1[112].lut_i/lut/I0
    SLICE_X19Y3          LUT6 (Prop_lut6_I0_O)        0.124   163.360 r  delay_chain/fine_pdl/genblk1[112].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.431   163.791    delay_chain/fine_pdl/genblk1[113].lut_i/lut/I0
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.124   163.915 r  delay_chain/fine_pdl/genblk1[113].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428   164.343    delay_chain/fine_pdl/genblk1[114].lut_i/lut/I0
    SLICE_X20Y4          LUT6 (Prop_lut6_I0_O)        0.124   164.467 r  delay_chain/fine_pdl/genblk1[114].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   164.757    delay_chain/fine_pdl/genblk1[115].lut_i/lut/I0
    SLICE_X20Y4          LUT6 (Prop_lut6_I0_O)        0.124   164.881 r  delay_chain/fine_pdl/genblk1[115].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.573   165.454    delay_chain/fine_pdl/genblk1[116].lut_i/lut/I0
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.124   165.578 r  delay_chain/fine_pdl/genblk1[116].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.512   166.090    delay_chain/fine_pdl/genblk1[117].lut_i/lut/I0
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.124   166.214 r  delay_chain/fine_pdl/genblk1[117].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666   166.880    delay_chain/fine_pdl/genblk1[118].lut_i/lut/I0
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.124   167.004 r  delay_chain/fine_pdl/genblk1[118].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   167.419    delay_chain/fine_pdl/genblk1[119].lut_i/lut/I0
    SLICE_X21Y3          LUT6 (Prop_lut6_I0_O)        0.124   167.543 r  delay_chain/fine_pdl/genblk1[119].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   167.819    delay_chain/fine_pdl/genblk1[120].lut_i/lut/I0
    SLICE_X21Y3          LUT6 (Prop_lut6_I0_O)        0.124   167.943 r  delay_chain/fine_pdl/genblk1[120].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.486   168.429    delay_chain/fine_pdl/genblk1[121].lut_i/lut/I0
    SLICE_X21Y3          LUT6 (Prop_lut6_I0_O)        0.124   168.553 r  delay_chain/fine_pdl/genblk1[121].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.623   169.176    delay_chain/fine_pdl/genblk1[122].lut_i/lut/I0
    SLICE_X22Y2          LUT6 (Prop_lut6_I0_O)        0.124   169.300 r  delay_chain/fine_pdl/genblk1[122].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   169.599    delay_chain/fine_pdl/genblk1[123].lut_i/lut/I0
    SLICE_X22Y2          LUT6 (Prop_lut6_I0_O)        0.124   169.723 r  delay_chain/fine_pdl/genblk1[123].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.403   170.126    delay_chain/fine_pdl/genblk1[124].lut_i/lut/I0
    SLICE_X21Y2          LUT6 (Prop_lut6_I0_O)        0.124   170.250 r  delay_chain/fine_pdl/genblk1[124].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.275   170.525    delay_chain/fine_pdl/genblk1[125].lut_i/lut/I0
    SLICE_X21Y2          LUT6 (Prop_lut6_I0_O)        0.124   170.649 r  delay_chain/fine_pdl/genblk1[125].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.629   171.277    delay_chain/fine_pdl/genblk1[126].lut_i/lut/I0
    SLICE_X21Y2          LUT6 (Prop_lut6_I0_O)        0.124   171.401 r  delay_chain/fine_pdl/genblk1[126].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.562   171.963    delay_chain/fine_pdl/genblk1[127].lut_i/lut/I0
    SLICE_X21Y1          LUT6 (Prop_lut6_I0_O)        0.124   172.087 r  delay_chain/fine_pdl/genblk1[127].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.658   172.745    delay_chain/fine_pdl/genblk1[128].lut_i/lut/I0
    SLICE_X20Y1          LUT6 (Prop_lut6_I0_O)        0.124   172.869 r  delay_chain/fine_pdl/genblk1[128].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   173.160    delay_chain/fine_pdl/genblk1[129].lut_i/lut/I0
    SLICE_X20Y1          LUT6 (Prop_lut6_I0_O)        0.124   173.284 r  delay_chain/fine_pdl/genblk1[129].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.585   173.869    delay_chain/fine_pdl/genblk1[130].lut_i/lut/I0
    SLICE_X20Y0          LUT6 (Prop_lut6_I0_O)        0.124   173.993 r  delay_chain/fine_pdl/genblk1[130].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   174.284    delay_chain/fine_pdl/genblk1[131].lut_i/lut/I0
    SLICE_X20Y0          LUT6 (Prop_lut6_I0_O)        0.124   174.408 r  delay_chain/fine_pdl/genblk1[131].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.423   174.831    delay_chain/fine_pdl/genblk1[132].lut_i/lut/I0
    SLICE_X21Y0          LUT6 (Prop_lut6_I0_O)        0.124   174.955 r  delay_chain/fine_pdl/genblk1[132].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   175.230    delay_chain/fine_pdl/genblk1[133].lut_i/lut/I0
    SLICE_X21Y0          LUT6 (Prop_lut6_I0_O)        0.124   175.354 r  delay_chain/fine_pdl/genblk1[133].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464   175.818    delay_chain/fine_pdl/genblk1[134].lut_i/lut/I0
    SLICE_X21Y0          LUT6 (Prop_lut6_I0_O)        0.124   175.942 r  delay_chain/fine_pdl/genblk1[134].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.418   176.360    delay_chain/fine_pdl/genblk1[135].lut_i/lut/I0
    SLICE_X21Y1          LUT6 (Prop_lut6_I0_O)        0.124   176.484 r  delay_chain/fine_pdl/genblk1[135].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.418   176.902    delay_chain/fine_pdl/genblk1[136].lut_i/lut/I0
    SLICE_X22Y1          LUT6 (Prop_lut6_I0_O)        0.124   177.026 r  delay_chain/fine_pdl/genblk1[136].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.298   177.324    delay_chain/fine_pdl/genblk1[137].lut_i/lut/I0
    SLICE_X22Y1          LUT6 (Prop_lut6_I0_O)        0.124   177.448 r  delay_chain/fine_pdl/genblk1[137].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   177.909    delay_chain/fine_pdl/genblk1[138].lut_i/lut/I0
    SLICE_X23Y1          LUT6 (Prop_lut6_I0_O)        0.124   178.033 r  delay_chain/fine_pdl/genblk1[138].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   178.309    delay_chain/fine_pdl/genblk1[139].lut_i/lut/I0
    SLICE_X23Y1          LUT6 (Prop_lut6_I0_O)        0.124   178.433 r  delay_chain/fine_pdl/genblk1[139].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.434   178.867    delay_chain/fine_pdl/genblk1[140].lut_i/lut/I0
    SLICE_X22Y1          LUT6 (Prop_lut6_I0_O)        0.124   178.991 r  delay_chain/fine_pdl/genblk1[140].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   179.667    delay_chain/fine_pdl/genblk1[141].lut_i/lut/I0
    SLICE_X22Y1          LUT6 (Prop_lut6_I0_O)        0.124   179.791 r  delay_chain/fine_pdl/genblk1[141].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604   180.395    delay_chain/fine_pdl/genblk1[142].lut_i/lut/I0
    SLICE_X23Y1          LUT6 (Prop_lut6_I0_O)        0.124   180.519 r  delay_chain/fine_pdl/genblk1[142].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.790   181.309    delay_chain/fine_pdl/genblk1[143].lut_i/lut/I0
    SLICE_X24Y0          LUT6 (Prop_lut6_I0_O)        0.124   181.433 r  delay_chain/fine_pdl/genblk1[143].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   181.724    delay_chain/fine_pdl/genblk1[144].lut_i/lut/I0
    SLICE_X24Y0          LUT6 (Prop_lut6_I0_O)        0.124   181.848 r  delay_chain/fine_pdl/genblk1[144].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.512   182.359    delay_chain/fine_pdl/genblk1[145].lut_i/lut/I0
    SLICE_X24Y0          LUT6 (Prop_lut6_I0_O)        0.124   182.483 r  delay_chain/fine_pdl/genblk1[145].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.611   183.094    delay_chain/fine_pdl/genblk1[146].lut_i/lut/I0
    SLICE_X24Y0          LUT6 (Prop_lut6_I0_O)        0.124   183.218 r  delay_chain/fine_pdl/genblk1[146].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.429   183.647    delay_chain/fine_pdl/genblk1[147].lut_i/lut/I0
    SLICE_X24Y1          LUT6 (Prop_lut6_I0_O)        0.124   183.771 r  delay_chain/fine_pdl/genblk1[147].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   184.062    delay_chain/fine_pdl/genblk1[148].lut_i/lut/I0
    SLICE_X24Y1          LUT6 (Prop_lut6_I0_O)        0.124   184.186 r  delay_chain/fine_pdl/genblk1[148].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   184.648    delay_chain/fine_pdl/genblk1[149].lut_i/lut/I0
    SLICE_X25Y1          LUT6 (Prop_lut6_I0_O)        0.124   184.772 r  delay_chain/fine_pdl/genblk1[149].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   185.047    delay_chain/fine_pdl/genblk1[150].lut_i/lut/I0
    SLICE_X25Y1          LUT6 (Prop_lut6_I0_O)        0.124   185.171 r  delay_chain/fine_pdl/genblk1[150].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464   185.636    delay_chain/fine_pdl/genblk1[151].lut_i/lut/I0
    SLICE_X25Y1          LUT6 (Prop_lut6_I0_O)        0.124   185.760 r  delay_chain/fine_pdl/genblk1[151].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.575   186.335    delay_chain/fine_pdl/genblk1[152].lut_i/lut/I0
    SLICE_X26Y0          LUT6 (Prop_lut6_I0_O)        0.124   186.459 r  delay_chain/fine_pdl/genblk1[152].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   186.758    delay_chain/fine_pdl/genblk1[153].lut_i/lut/I0
    SLICE_X26Y0          LUT6 (Prop_lut6_I0_O)        0.124   186.882 r  delay_chain/fine_pdl/genblk1[153].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   187.397    delay_chain/fine_pdl/genblk1[154].lut_i/lut/I0
    SLICE_X26Y0          LUT6 (Prop_lut6_I0_O)        0.124   187.521 r  delay_chain/fine_pdl/genblk1[154].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.619   188.140    delay_chain/fine_pdl/genblk1[155].lut_i/lut/I0
    SLICE_X26Y0          LUT6 (Prop_lut6_I0_O)        0.124   188.264 r  delay_chain/fine_pdl/genblk1[155].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   188.679    delay_chain/fine_pdl/genblk1[156].lut_i/lut/I0
    SLICE_X27Y0          LUT6 (Prop_lut6_I0_O)        0.124   188.803 r  delay_chain/fine_pdl/genblk1[156].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   189.079    delay_chain/fine_pdl/genblk1[157].lut_i/lut/I0
    SLICE_X27Y0          LUT6 (Prop_lut6_I0_O)        0.124   189.203 r  delay_chain/fine_pdl/genblk1[157].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.619   189.822    delay_chain/fine_pdl/genblk1[158].lut_i/lut/I0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124   189.946 r  delay_chain/fine_pdl/genblk1[158].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.439   190.385    delay_chain/fine_pdl/genblk1[159].lut_i/lut/I0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124   190.509 r  delay_chain/fine_pdl/genblk1[159].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.723   191.233    delay_chain/fine_pdl/genblk1[160].lut_i/lut/I0
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.124   191.357 r  delay_chain/fine_pdl/genblk1[160].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.562   191.919    delay_chain/fine_pdl/genblk1[161].lut_i/lut/I0
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.124   192.043 r  delay_chain/fine_pdl/genblk1[161].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   192.318    delay_chain/fine_pdl/genblk1[162].lut_i/lut/I0
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.124   192.442 r  delay_chain/fine_pdl/genblk1[162].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.404   192.846    delay_chain/fine_pdl/genblk1[163].lut_i/lut/I0
    SLICE_X27Y1          LUT6 (Prop_lut6_I0_O)        0.124   192.970 r  delay_chain/fine_pdl/genblk1[163].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   193.246    delay_chain/fine_pdl/genblk1[164].lut_i/lut/I0
    SLICE_X27Y1          LUT6 (Prop_lut6_I0_O)        0.124   193.370 r  delay_chain/fine_pdl/genblk1[164].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.613   193.982    delay_chain/fine_pdl/genblk1[165].lut_i/lut/I0
    SLICE_X25Y1          LUT6 (Prop_lut6_I0_O)        0.124   194.106 r  delay_chain/fine_pdl/genblk1[165].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.573   194.679    delay_chain/fine_pdl/genblk1[166].lut_i/lut/I0
    SLICE_X24Y1          LUT6 (Prop_lut6_I0_O)        0.124   194.803 r  delay_chain/fine_pdl/genblk1[166].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.750   195.554    delay_chain/fine_pdl/genblk1[167].lut_i/lut/I0
    SLICE_X24Y1          LUT6 (Prop_lut6_I0_O)        0.124   195.678 r  delay_chain/fine_pdl/genblk1[167].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.773   196.450    delay_chain/fine_pdl/genblk1[168].lut_i/lut/I0
    SLICE_X23Y1          LUT6 (Prop_lut6_I0_O)        0.124   196.574 r  delay_chain/fine_pdl/genblk1[168].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.554   197.129    delay_chain/fine_pdl/genblk1[169].lut_i/lut/I0
    SLICE_X23Y2          LUT6 (Prop_lut6_I0_O)        0.124   197.253 r  delay_chain/fine_pdl/genblk1[169].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.516   197.769    delay_chain/fine_pdl/genblk1[170].lut_i/lut/I0
    SLICE_X24Y2          LUT6 (Prop_lut6_I0_O)        0.124   197.893 r  delay_chain/fine_pdl/genblk1[170].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   198.183    delay_chain/fine_pdl/genblk1[171].lut_i/lut/I0
    SLICE_X24Y2          LUT6 (Prop_lut6_I0_O)        0.124   198.307 r  delay_chain/fine_pdl/genblk1[171].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   198.815    delay_chain/fine_pdl/genblk1[172].lut_i/lut/I0
    SLICE_X24Y2          LUT6 (Prop_lut6_I0_O)        0.124   198.939 r  delay_chain/fine_pdl/genblk1[172].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666   199.605    delay_chain/fine_pdl/genblk1[173].lut_i/lut/I0
    SLICE_X24Y2          LUT6 (Prop_lut6_I0_O)        0.124   199.729 r  delay_chain/fine_pdl/genblk1[173].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.527   200.256    delay_chain/fine_pdl/genblk1[174].lut_i/lut/I0
    SLICE_X22Y2          LUT6 (Prop_lut6_I0_O)        0.124   200.380 r  delay_chain/fine_pdl/genblk1[174].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.618   200.998    delay_chain/fine_pdl/genblk1[175].lut_i/lut/I0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124   201.122 r  delay_chain/fine_pdl/genblk1[175].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.301   201.423    delay_chain/fine_pdl/genblk1[176].lut_i/lut/I0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124   201.547 r  delay_chain/fine_pdl/genblk1[176].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   202.010    delay_chain/fine_pdl/genblk1[177].lut_i/lut/I0
    SLICE_X23Y3          LUT6 (Prop_lut6_I0_O)        0.124   202.134 r  delay_chain/fine_pdl/genblk1[177].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   202.649    delay_chain/fine_pdl/genblk1[178].lut_i/lut/I0
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.124   202.773 r  delay_chain/fine_pdl/genblk1[178].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.438   203.211    delay_chain/fine_pdl/genblk1[179].lut_i/lut/I0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124   203.335 r  delay_chain/fine_pdl/genblk1[179].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.602   203.937    delay_chain/fine_pdl/genblk1[180].lut_i/lut/I0
    SLICE_X27Y2          LUT6 (Prop_lut6_I0_O)        0.124   204.061 r  delay_chain/fine_pdl/genblk1[180].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.278   204.339    delay_chain/fine_pdl/genblk1[181].lut_i/lut/I0
    SLICE_X27Y2          LUT6 (Prop_lut6_I0_O)        0.124   204.463 r  delay_chain/fine_pdl/genblk1[181].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.424   204.886    delay_chain/fine_pdl/genblk1[182].lut_i/lut/I0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124   205.010 r  delay_chain/fine_pdl/genblk1[182].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   205.286    delay_chain/fine_pdl/genblk1[183].lut_i/lut/I0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124   205.410 r  delay_chain/fine_pdl/genblk1[183].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.490   205.900    delay_chain/fine_pdl/genblk1[184].lut_i/lut/I0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124   206.024 r  delay_chain/fine_pdl/genblk1[184].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.621   206.645    delay_chain/fine_pdl/genblk1[185].lut_i/lut/I0
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.124   206.769 r  delay_chain/fine_pdl/genblk1[185].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.507   207.276    delay_chain/fine_pdl/genblk1[186].lut_i/lut/I0
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.124   207.400 r  delay_chain/fine_pdl/genblk1[186].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.706   208.106    delay_chain/fine_pdl/genblk1[187].lut_i/lut/I0
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.124   208.230 r  delay_chain/fine_pdl/genblk1[187].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   208.645    delay_chain/fine_pdl/genblk1[188].lut_i/lut/I0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124   208.769 r  delay_chain/fine_pdl/genblk1[188].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.589   209.358    delay_chain/fine_pdl/genblk1[189].lut_i/lut/I0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124   209.482 r  delay_chain/fine_pdl/genblk1[189].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   209.997    delay_chain/fine_pdl/genblk1[190].lut_i/lut/I0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124   210.121 r  delay_chain/fine_pdl/genblk1[190].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   210.797    delay_chain/fine_pdl/genblk1[191].lut_i/lut/I0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124   210.921 r  delay_chain/fine_pdl/genblk1[191].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.645   211.566    delay_chain/fine_pdl/genblk1[192].lut_i/lut/I0
    SLICE_X26Y3          LUT6 (Prop_lut6_I0_O)        0.124   211.690 r  delay_chain/fine_pdl/genblk1[192].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.602   212.292    delay_chain/fine_pdl/genblk1[193].lut_i/lut/I0
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.124   212.416 r  delay_chain/fine_pdl/genblk1[193].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   212.692    delay_chain/fine_pdl/genblk1[194].lut_i/lut/I0
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.124   212.816 r  delay_chain/fine_pdl/genblk1[194].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.486   213.302    delay_chain/fine_pdl/genblk1[195].lut_i/lut/I0
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.124   213.426 r  delay_chain/fine_pdl/genblk1[195].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.449   213.875    delay_chain/fine_pdl/genblk1[196].lut_i/lut/I0
    SLICE_X26Y3          LUT6 (Prop_lut6_I0_O)        0.124   213.999 r  delay_chain/fine_pdl/genblk1[196].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.577   214.576    delay_chain/fine_pdl/genblk1[197].lut_i/lut/I0
    SLICE_X24Y4          LUT6 (Prop_lut6_I0_O)        0.124   214.700 r  delay_chain/fine_pdl/genblk1[197].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   214.990    delay_chain/fine_pdl/genblk1[198].lut_i/lut/I0
    SLICE_X24Y4          LUT6 (Prop_lut6_I0_O)        0.124   215.114 r  delay_chain/fine_pdl/genblk1[198].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   215.622    delay_chain/fine_pdl/genblk1[199].lut_i/lut/I0
    SLICE_X24Y4          LUT6 (Prop_lut6_I0_O)        0.124   215.746 r  delay_chain/fine_pdl/genblk1[199].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.665   216.411    delay_chain/fine_pdl/genblk1[200].lut_i/lut/I0
    SLICE_X24Y4          LUT6 (Prop_lut6_I0_O)        0.124   216.535 r  delay_chain/fine_pdl/genblk1[200].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   216.950    delay_chain/fine_pdl/genblk1[201].lut_i/lut/I0
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124   217.074 r  delay_chain/fine_pdl/genblk1[201].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   217.349    delay_chain/fine_pdl/genblk1[202].lut_i/lut/I0
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124   217.473 r  delay_chain/fine_pdl/genblk1[202].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.486   217.960    delay_chain/fine_pdl/genblk1[203].lut_i/lut/I0
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124   218.084 r  delay_chain/fine_pdl/genblk1[203].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.624   218.708    delay_chain/fine_pdl/genblk1[204].lut_i/lut/I0
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124   218.832 r  delay_chain/fine_pdl/genblk1[204].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.457   219.289    delay_chain/fine_pdl/genblk1[205].lut_i/lut/I0
    SLICE_X26Y3          LUT6 (Prop_lut6_I0_O)        0.124   219.413 r  delay_chain/fine_pdl/genblk1[205].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   220.089    delay_chain/fine_pdl/genblk1[206].lut_i/lut/I0
    SLICE_X26Y3          LUT6 (Prop_lut6_I0_O)        0.124   220.213 r  delay_chain/fine_pdl/genblk1[206].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.416   220.629    delay_chain/fine_pdl/genblk1[207].lut_i/lut/I0
    SLICE_X27Y2          LUT6 (Prop_lut6_I0_O)        0.124   220.753 r  delay_chain/fine_pdl/genblk1[207].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604   221.357    delay_chain/fine_pdl/genblk1[208].lut_i/lut/I0
    SLICE_X27Y2          LUT6 (Prop_lut6_I0_O)        0.124   221.481 r  delay_chain/fine_pdl/genblk1[208].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.546   222.027    delay_chain/fine_pdl/genblk1[209].lut_i/lut/I0
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.124   222.151 r  delay_chain/fine_pdl/genblk1[209].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   222.427    delay_chain/fine_pdl/genblk1[210].lut_i/lut/I0
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.124   222.551 r  delay_chain/fine_pdl/genblk1[210].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.630   223.180    delay_chain/fine_pdl/genblk1[211].lut_i/lut/I0
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.124   223.304 r  delay_chain/fine_pdl/genblk1[211].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604   223.908    delay_chain/fine_pdl/genblk1[212].lut_i/lut/I0
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.124   224.032 r  delay_chain/fine_pdl/genblk1[212].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.594   224.626    delay_chain/fine_pdl/genblk1[213].lut_i/lut/I0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.124   224.750 r  delay_chain/fine_pdl/genblk1[213].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.301   225.051    delay_chain/fine_pdl/genblk1[214].lut_i/lut/I0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.124   225.175 r  delay_chain/fine_pdl/genblk1[214].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.607   225.782    delay_chain/fine_pdl/genblk1[215].lut_i/lut/I0
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.124   225.906 r  delay_chain/fine_pdl/genblk1[215].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.620   226.527    delay_chain/fine_pdl/genblk1[216].lut_i/lut/I0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.124   226.651 r  delay_chain/fine_pdl/genblk1[216].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.615   227.266    delay_chain/fine_pdl/genblk1[217].lut_i/lut/I0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.124   227.390 r  delay_chain/fine_pdl/genblk1[217].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   227.689    delay_chain/fine_pdl/genblk1[218].lut_i/lut/I0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.124   227.813 r  delay_chain/fine_pdl/genblk1[218].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511   228.324    delay_chain/fine_pdl/genblk1[219].lut_i/lut/I0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.124   228.448 r  delay_chain/fine_pdl/genblk1[219].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   229.124    delay_chain/fine_pdl/genblk1[220].lut_i/lut/I0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.124   229.248 r  delay_chain/fine_pdl/genblk1[220].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   229.663    delay_chain/fine_pdl/genblk1[221].lut_i/lut/I0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124   229.787 r  delay_chain/fine_pdl/genblk1[221].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   230.063    delay_chain/fine_pdl/genblk1[222].lut_i/lut/I0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124   230.187 r  delay_chain/fine_pdl/genblk1[222].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.419   230.606    delay_chain/fine_pdl/genblk1[223].lut_i/lut/I0
    SLICE_X33Y3          LUT6 (Prop_lut6_I0_O)        0.124   230.730 r  delay_chain/fine_pdl/genblk1[223].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.564   231.294    delay_chain/fine_pdl/genblk1[224].lut_i/lut/I0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124   231.418 r  delay_chain/fine_pdl/genblk1[224].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.585   232.003    delay_chain/fine_pdl/genblk1[225].lut_i/lut/I0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   232.127 r  delay_chain/fine_pdl/genblk1[225].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666   232.792    delay_chain/fine_pdl/genblk1[226].lut_i/lut/I0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   232.916 r  delay_chain/fine_pdl/genblk1[226].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.641   233.557    delay_chain/fine_pdl/genblk1[227].lut_i/lut/I0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   233.681 r  delay_chain/fine_pdl/genblk1[227].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.556   234.237    delay_chain/fine_pdl/genblk1[228].lut_i/lut/I0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124   234.361 r  delay_chain/fine_pdl/genblk1[228].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   234.776    delay_chain/fine_pdl/genblk1[229].lut_i/lut/I0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124   234.900 r  delay_chain/fine_pdl/genblk1[229].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.577   235.477    delay_chain/fine_pdl/genblk1[230].lut_i/lut/I0
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124   235.601 r  delay_chain/fine_pdl/genblk1[230].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.609   236.211    delay_chain/fine_pdl/genblk1[231].lut_i/lut/I0
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124   236.335 r  delay_chain/fine_pdl/genblk1[231].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.582   236.917    delay_chain/fine_pdl/genblk1[232].lut_i/lut/I0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.124   237.041 r  delay_chain/fine_pdl/genblk1[232].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.635   237.676    delay_chain/fine_pdl/genblk1[233].lut_i/lut/I0
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.124   237.800 r  delay_chain/fine_pdl/genblk1[233].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.627   238.427    delay_chain/fine_pdl/genblk1[234].lut_i/lut/I0
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.124   238.551 r  delay_chain/fine_pdl/genblk1[234].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.414   238.965    delay_chain/fine_pdl/genblk1[235].lut_i/lut/I0
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.124   239.089 r  delay_chain/fine_pdl/genblk1[235].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.414   239.503    delay_chain/fine_pdl/genblk1[236].lut_i/lut/I0
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.124   239.627 r  delay_chain/fine_pdl/genblk1[236].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.651   240.278    delay_chain/fine_pdl/genblk1[237].lut_i/lut/I0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124   240.402 r  delay_chain/fine_pdl/genblk1[237].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.567   240.969    delay_chain/fine_pdl/genblk1[238].lut_i/lut/I0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124   241.093 r  delay_chain/fine_pdl/genblk1[238].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.578   241.671    delay_chain/fine_pdl/genblk1[239].lut_i/lut/I0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124   241.795 r  delay_chain/fine_pdl/genblk1[239].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.554   242.349    delay_chain/fine_pdl/genblk1[240].lut_i/lut/I0
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.124   242.473 r  delay_chain/fine_pdl/genblk1[240].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.416   242.889    delay_chain/fine_pdl/genblk1[241].lut_i/lut/I0
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.124   243.013 r  delay_chain/fine_pdl/genblk1[241].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.413   243.426    delay_chain/fine_pdl/genblk1[242].lut_i/lut/I0
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.124   243.550 r  delay_chain/fine_pdl/genblk1[242].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.627   244.177    delay_chain/fine_pdl/genblk1[243].lut_i/lut/I0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124   244.301 r  delay_chain/fine_pdl/genblk1[243].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.653   244.953    delay_chain/fine_pdl/genblk1[244].lut_i/lut/I0
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.124   245.077 r  delay_chain/fine_pdl/genblk1[244].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.413   245.490    delay_chain/fine_pdl/genblk1[245].lut_i/lut/I0
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.124   245.614 r  delay_chain/fine_pdl/genblk1[245].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   246.076    delay_chain/fine_pdl/genblk1[246].lut_i/lut/I0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124   246.200 r  delay_chain/fine_pdl/genblk1[246].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.476   246.676    delay_chain/fine_pdl/genblk1[247].lut_i/lut/I0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124   246.800 r  delay_chain/fine_pdl/genblk1[247].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.433   247.234    delay_chain/fine_pdl/genblk1[248].lut_i/lut/I0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124   247.358 r  delay_chain/fine_pdl/genblk1[248].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.561   247.918    delay_chain/fine_pdl/genblk1[249].lut_i/lut/I0
    SLICE_X33Y0          LUT6 (Prop_lut6_I0_O)        0.124   248.042 r  delay_chain/fine_pdl/genblk1[249].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.413   248.456    delay_chain/fine_pdl/genblk1[250].lut_i/lut/I0
    SLICE_X33Y0          LUT6 (Prop_lut6_I0_O)        0.124   248.580 r  delay_chain/fine_pdl/genblk1[250].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.440   249.019    delay_chain/fine_pdl/genblk1[251].lut_i/lut/I0
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.124   249.143 r  delay_chain/fine_pdl/genblk1[251].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.438   249.581    delay_chain/fine_pdl/genblk1[252].lut_i/lut/I0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124   249.705 r  delay_chain/fine_pdl/genblk1[252].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.594   250.300    delay_chain/fine_pdl/genblk1[253].lut_i/lut/I0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124   250.424 r  delay_chain/fine_pdl/genblk1[253].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.436   250.860    delay_chain/fine_pdl/genblk1[254].lut_i/lut/I0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124   250.984 r  delay_chain/fine_pdl/genblk1[254].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.605   251.589    delay_chain/fine_pdl/genblk1[255].lut_i/lut/I0
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.124   251.713 r  delay_chain/fine_pdl/genblk1[255].lut_i/lut/LUT6/O
                         net (fo=1, routed)           0.306   252.019    delay_chain/fine_pdl/genblk1[255].lut_i/lut_n_1
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.124   252.143 r  delay_chain/fine_pdl/genblk1[255].lut_i/q_i_47/O
                         net (fo=1, routed)           0.000   252.143    delay_chain/fine_pdl/genblk1[251].lut_i/q_reg_i_8
    SLICE_X28Y2          MUXF7 (Prop_muxf7_I1_O)      0.214   252.357 r  delay_chain/fine_pdl/genblk1[251].lut_i/q_reg_i_21/O
                         net (fo=1, routed)           0.000   252.357    delay_chain/fine_pdl/genblk1[243].lut_i/q_i_3_0
    SLICE_X28Y2          MUXF8 (Prop_muxf8_I1_O)      0.088   252.445 r  delay_chain/fine_pdl/genblk1[243].lut_i/q_reg_i_8/O
                         net (fo=1, routed)           0.310   252.756    delay_chain/fine_pdl/genblk1[243].lut_i/q_reg_i_8_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I0_O)        0.319   253.075 r  delay_chain/fine_pdl/genblk1[243].lut_i/q_i_3/O
                         net (fo=2, routed)           0.288   253.363    delay_chain/fine_pdl/genblk1[51].lut_i/q_reg_0
    SLICE_X27Y3          LUT6 (Prop_lut6_I4_O)        0.124   253.487 r  delay_chain/fine_pdl/genblk1[51].lut_i/q_i_1/O
                         net (fo=1, routed)           0.000   253.487    capture_dff/xor_result
    SLICE_X27Y3          FDRE                                         r  capture_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                     83.333    83.333 r  
    M9                   IBUF                         0.000    83.333 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.162    84.495    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    77.432 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    79.014    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    79.105 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           1.448    80.553    capture_dff/clk_out
    SLICE_X27Y3          FDRE                                         r  capture_dff/q_reg/C
                         clock pessimism              0.000    80.553    
                         clock uncertainty           -0.996    79.557    
    SLICE_X27Y3          FDRE (Setup_fdre_C_D)        0.032    79.589    capture_dff/q_reg
  -------------------------------------------------------------------
                         required time                         79.589    
                         arrival time                        -253.488    
  -------------------------------------------------------------------
                         slack                               -173.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.811ns  (arrival time - required time)
  Source:                 number_of_active_fine_delay_elements_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            capture_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out_clock_gen_24MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clock_gen_24MHz rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.121%)  route 0.208ns (49.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.180ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.996ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.069     1.302    clk_IBUF
    SLICE_X28Y4          FDRE                                         r  number_of_active_fine_delay_elements_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y4          FDRE (Prop_fdre_C_Q)         0.164     1.466 r  number_of_active_fine_delay_elements_reg[6]/Q
                         net (fo=3, routed)           0.208     1.674    delay_chain/fine_pdl/genblk1[51].lut_i/Q[6]
    SLICE_X27Y3          LUT6 (Prop_lut6_I3_O)        0.045     1.719 r  delay_chain/fine_pdl/genblk1[51].lut_i/q_i_1/O
                         net (fo=1, routed)           0.000     1.719    capture_dff/xor_result
    SLICE_X27Y3          FDRE                                         r  capture_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          0.480     0.480    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.834    -1.180    capture_dff/clk_out
    SLICE_X27Y3          FDRE                                         r  capture_dff/q_reg/C
                         clock pessimism              0.000    -1.180    
                         clock uncertainty            0.996    -0.184    
    SLICE_X27Y3          FDRE (Hold_fdre_C_D)         0.092    -0.092    capture_dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  1.811    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out_clock_gen_24MHz
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        331.647ns  (logic 69.940ns (21.089%)  route 261.706ns (78.911%))
  Logic Levels:           525  (LUT6=516 MUXF7=4 MUXF8=4 OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.233     1.233    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           1.634    -2.172    lauch_dff/clk_out
    SLICE_X41Y4          FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.716 r  lauch_dff/q_reg/Q
                         net (fo=4, routed)           0.314    -1.402    delay_chain/coarse_pdl/genblk1[0].lut_0/lut/I0
    SLICE_X40Y4          LUT6 (Prop_lut6_I0_O)        0.124    -1.278 r  delay_chain/coarse_pdl/genblk1[0].lut_0/lut/LUT6/O
                         net (fo=3, routed)           0.573    -0.705    delay_chain/coarse_pdl/genblk1[1].lut_i/lut/I0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.124    -0.581 r  delay_chain/coarse_pdl/genblk1[1].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.574    -0.006    delay_chain/coarse_pdl/genblk1[2].lut_i/lut/I0
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.118 r  delay_chain/coarse_pdl/genblk1[2].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.485     0.603    delay_chain/coarse_pdl/genblk1[3].lut_i/lut/I0
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.124     0.727 r  delay_chain/coarse_pdl/genblk1[3].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.679     1.406    delay_chain/coarse_pdl/genblk1[4].lut_i/lut/I0
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.124     1.530 r  delay_chain/coarse_pdl/genblk1[4].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.646     2.176    delay_chain/coarse_pdl/genblk1[5].lut_i/lut/I0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.124     2.300 r  delay_chain/coarse_pdl/genblk1[5].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.769     3.069    delay_chain/coarse_pdl/genblk1[6].lut_i/lut/I0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124     3.193 r  delay_chain/coarse_pdl/genblk1[6].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.660     3.852    delay_chain/coarse_pdl/genblk1[7].lut_i/lut/I0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.124     3.976 r  delay_chain/coarse_pdl/genblk1[7].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.483     4.460    delay_chain/coarse_pdl/genblk1[8].lut_i/lut/I0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.124     4.584 r  delay_chain/coarse_pdl/genblk1[8].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676     5.260    delay_chain/coarse_pdl/genblk1[9].lut_i/lut/I0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.124     5.384 r  delay_chain/coarse_pdl/genblk1[9].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.620     6.004    delay_chain/coarse_pdl/genblk1[10].lut_i/lut/I0
    SLICE_X40Y8          LUT6 (Prop_lut6_I0_O)        0.124     6.128 r  delay_chain/coarse_pdl/genblk1[10].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.429     6.557    delay_chain/coarse_pdl/genblk1[11].lut_i/lut/I0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124     6.681 r  delay_chain/coarse_pdl/genblk1[11].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.430     7.111    delay_chain/coarse_pdl/genblk1[12].lut_i/lut/I0
    SLICE_X40Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.235 r  delay_chain/coarse_pdl/genblk1[12].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.631     7.866    delay_chain/coarse_pdl/genblk1[13].lut_i/lut/I0
    SLICE_X40Y6          LUT6 (Prop_lut6_I0_O)        0.124     7.990 r  delay_chain/coarse_pdl/genblk1[13].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.608     8.598    delay_chain/coarse_pdl/genblk1[14].lut_i/lut/I0
    SLICE_X41Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.722 r  delay_chain/coarse_pdl/genblk1[14].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.597     9.319    delay_chain/coarse_pdl/genblk1[15].lut_i/lut/I0
    SLICE_X39Y6          LUT6 (Prop_lut6_I0_O)        0.124     9.443 r  delay_chain/coarse_pdl/genblk1[15].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.412     9.856    delay_chain/coarse_pdl/genblk1[16].lut_i/lut/I0
    SLICE_X39Y6          LUT6 (Prop_lut6_I0_O)        0.124     9.980 r  delay_chain/coarse_pdl/genblk1[16].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.554    10.534    delay_chain/coarse_pdl/genblk1[17].lut_i/lut/I0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.658 r  delay_chain/coarse_pdl/genblk1[17].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.700    11.358    delay_chain/coarse_pdl/genblk1[18].lut_i/lut/I0
    SLICE_X39Y7          LUT6 (Prop_lut6_I0_O)        0.124    11.482 r  delay_chain/coarse_pdl/genblk1[18].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.419    11.901    delay_chain/coarse_pdl/genblk1[19].lut_i/lut/I0
    SLICE_X39Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.025 r  delay_chain/coarse_pdl/genblk1[19].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.615    12.640    delay_chain/coarse_pdl/genblk1[20].lut_i/lut/I0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.764 r  delay_chain/coarse_pdl/genblk1[20].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.597    13.360    delay_chain/coarse_pdl/genblk1[21].lut_i/lut/I0
    SLICE_X39Y7          LUT6 (Prop_lut6_I0_O)        0.124    13.484 r  delay_chain/coarse_pdl/genblk1[21].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.420    13.904    delay_chain/coarse_pdl/genblk1[22].lut_i/lut/I0
    SLICE_X41Y6          LUT6 (Prop_lut6_I0_O)        0.124    14.028 r  delay_chain/coarse_pdl/genblk1[22].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.562    14.591    delay_chain/coarse_pdl/genblk1[23].lut_i/lut/I0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124    14.715 r  delay_chain/coarse_pdl/genblk1[23].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604    15.318    delay_chain/coarse_pdl/genblk1[24].lut_i/lut/I0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124    15.442 r  delay_chain/coarse_pdl/genblk1[24].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.559    16.002    delay_chain/coarse_pdl/genblk1[25].lut_i/lut/I0
    SLICE_X39Y6          LUT6 (Prop_lut6_I0_O)        0.124    16.126 r  delay_chain/coarse_pdl/genblk1[25].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.635    16.761    delay_chain/coarse_pdl/genblk1[26].lut_i/lut/I0
    SLICE_X39Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.885 r  delay_chain/coarse_pdl/genblk1[26].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415    17.300    delay_chain/coarse_pdl/genblk1[27].lut_i/lut/I0
    SLICE_X39Y8          LUT6 (Prop_lut6_I0_O)        0.124    17.424 r  delay_chain/coarse_pdl/genblk1[27].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.446    17.870    delay_chain/coarse_pdl/genblk1[28].lut_i/lut/I0
    SLICE_X40Y7          LUT6 (Prop_lut6_I0_O)        0.124    17.994 r  delay_chain/coarse_pdl/genblk1[28].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.612    18.606    delay_chain/coarse_pdl/genblk1[29].lut_i/lut/I0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124    18.730 r  delay_chain/coarse_pdl/genblk1[29].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.629    19.359    delay_chain/coarse_pdl/genblk1[30].lut_i/lut/I0
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.124    19.483 r  delay_chain/coarse_pdl/genblk1[30].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.417    19.900    delay_chain/coarse_pdl/genblk1[31].lut_i/lut/I0
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.124    20.024 r  delay_chain/coarse_pdl/genblk1[31].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.441    20.465    delay_chain/coarse_pdl/genblk1[32].lut_i/lut/I0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.124    20.589 r  delay_chain/coarse_pdl/genblk1[32].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.669    21.257    delay_chain/coarse_pdl/genblk1[33].lut_i/lut/I0
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.124    21.381 r  delay_chain/coarse_pdl/genblk1[33].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.611    21.993    delay_chain/coarse_pdl/genblk1[34].lut_i/lut/I0
    SLICE_X40Y5          LUT6 (Prop_lut6_I0_O)        0.124    22.117 r  delay_chain/coarse_pdl/genblk1[34].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.419    22.536    delay_chain/coarse_pdl/genblk1[35].lut_i/lut/I0
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.124    22.660 r  delay_chain/coarse_pdl/genblk1[35].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.619    23.279    delay_chain/coarse_pdl/genblk1[36].lut_i/lut/I0
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.124    23.403 r  delay_chain/coarse_pdl/genblk1[36].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.620    24.023    delay_chain/coarse_pdl/genblk1[37].lut_i/lut/I0
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.124    24.147 r  delay_chain/coarse_pdl/genblk1[37].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.611    24.758    delay_chain/coarse_pdl/genblk1[38].lut_i/lut/I0
    SLICE_X40Y4          LUT6 (Prop_lut6_I0_O)        0.124    24.882 r  delay_chain/coarse_pdl/genblk1[38].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.422    25.304    delay_chain/coarse_pdl/genblk1[39].lut_i/lut/I0
    SLICE_X38Y3          LUT6 (Prop_lut6_I0_O)        0.124    25.428 r  delay_chain/coarse_pdl/genblk1[39].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.634    26.063    delay_chain/coarse_pdl/genblk1[40].lut_i/lut/I0
    SLICE_X38Y3          LUT6 (Prop_lut6_I0_O)        0.124    26.187 r  delay_chain/coarse_pdl/genblk1[40].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.621    26.807    delay_chain/coarse_pdl/genblk1[41].lut_i/lut/I0
    SLICE_X38Y3          LUT6 (Prop_lut6_I0_O)        0.124    26.931 r  delay_chain/coarse_pdl/genblk1[41].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.611    27.542    delay_chain/coarse_pdl/genblk1[42].lut_i/lut/I0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124    27.666 r  delay_chain/coarse_pdl/genblk1[42].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.642    28.308    delay_chain/coarse_pdl/genblk1[43].lut_i/lut/I0
    SLICE_X40Y3          LUT6 (Prop_lut6_I0_O)        0.124    28.432 r  delay_chain/coarse_pdl/genblk1[43].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.554    28.986    delay_chain/coarse_pdl/genblk1[44].lut_i/lut/I0
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.124    29.110 r  delay_chain/coarse_pdl/genblk1[44].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415    29.525    delay_chain/coarse_pdl/genblk1[45].lut_i/lut/I0
    SLICE_X37Y3          LUT6 (Prop_lut6_I0_O)        0.124    29.649 r  delay_chain/coarse_pdl/genblk1[45].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.611    30.260    delay_chain/coarse_pdl/genblk1[46].lut_i/lut/I0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.124    30.384 r  delay_chain/coarse_pdl/genblk1[46].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.631    31.015    delay_chain/coarse_pdl/genblk1[47].lut_i/lut/I0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.124    31.139 r  delay_chain/coarse_pdl/genblk1[47].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.679    31.818    delay_chain/coarse_pdl/genblk1[48].lut_i/lut/I0
    SLICE_X34Y3          LUT6 (Prop_lut6_I0_O)        0.124    31.942 r  delay_chain/coarse_pdl/genblk1[48].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.567    32.509    delay_chain/coarse_pdl/genblk1[49].lut_i/lut/I0
    SLICE_X36Y3          LUT6 (Prop_lut6_I0_O)        0.124    32.633 r  delay_chain/coarse_pdl/genblk1[49].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.625    33.257    delay_chain/coarse_pdl/genblk1[50].lut_i/lut/I0
    SLICE_X35Y3          LUT6 (Prop_lut6_I0_O)        0.124    33.381 r  delay_chain/coarse_pdl/genblk1[50].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.414    33.795    delay_chain/coarse_pdl/genblk1[51].lut_i/lut/I0
    SLICE_X35Y3          LUT6 (Prop_lut6_I0_O)        0.124    33.919 r  delay_chain/coarse_pdl/genblk1[51].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.418    34.337    delay_chain/coarse_pdl/genblk1[52].lut_i/lut/I0
    SLICE_X35Y3          LUT6 (Prop_lut6_I0_O)        0.124    34.461 r  delay_chain/coarse_pdl/genblk1[52].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.637    35.098    delay_chain/coarse_pdl/genblk1[53].lut_i/lut/I0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124    35.222 r  delay_chain/coarse_pdl/genblk1[53].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.616    35.838    delay_chain/coarse_pdl/genblk1[54].lut_i/lut/I0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124    35.962 r  delay_chain/coarse_pdl/genblk1[54].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.618    36.580    delay_chain/coarse_pdl/genblk1[55].lut_i/lut/I0
    SLICE_X34Y4          LUT6 (Prop_lut6_I0_O)        0.124    36.704 r  delay_chain/coarse_pdl/genblk1[55].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.582    37.285    delay_chain/coarse_pdl/genblk1[56].lut_i/lut/I0
    SLICE_X36Y4          LUT6 (Prop_lut6_I0_O)        0.124    37.409 r  delay_chain/coarse_pdl/genblk1[56].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.665    38.075    delay_chain/coarse_pdl/genblk1[57].lut_i/lut/I0
    SLICE_X36Y4          LUT6 (Prop_lut6_I0_O)        0.124    38.199 r  delay_chain/coarse_pdl/genblk1[57].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.625    38.824    delay_chain/coarse_pdl/genblk1[58].lut_i/lut/I0
    SLICE_X36Y4          LUT6 (Prop_lut6_I0_O)        0.124    38.948 r  delay_chain/coarse_pdl/genblk1[58].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.718    39.666    delay_chain/coarse_pdl/genblk1[59].lut_i/lut/I0
    SLICE_X36Y4          LUT6 (Prop_lut6_I0_O)        0.124    39.790 r  delay_chain/coarse_pdl/genblk1[59].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.631    40.421    delay_chain/coarse_pdl/genblk1[60].lut_i/lut/I0
    SLICE_X34Y5          LUT6 (Prop_lut6_I0_O)        0.124    40.545 r  delay_chain/coarse_pdl/genblk1[60].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.580    41.126    delay_chain/coarse_pdl/genblk1[61].lut_i/lut/I0
    SLICE_X36Y5          LUT6 (Prop_lut6_I0_O)        0.124    41.250 r  delay_chain/coarse_pdl/genblk1[61].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511    41.760    delay_chain/coarse_pdl/genblk1[62].lut_i/lut/I0
    SLICE_X36Y5          LUT6 (Prop_lut6_I0_O)        0.124    41.884 r  delay_chain/coarse_pdl/genblk1[62].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.651    42.536    delay_chain/coarse_pdl/genblk1[63].lut_i/lut/I0
    SLICE_X37Y5          LUT6 (Prop_lut6_I0_O)        0.124    42.660 r  delay_chain/coarse_pdl/genblk1[63].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.559    43.219    delay_chain/coarse_pdl/genblk1[64].lut_i/lut/I0
    SLICE_X39Y5          LUT6 (Prop_lut6_I0_O)        0.124    43.343 r  delay_chain/coarse_pdl/genblk1[64].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.597    43.940    delay_chain/coarse_pdl/genblk1[65].lut_i/lut/I0
    SLICE_X39Y6          LUT6 (Prop_lut6_I0_O)        0.124    44.064 r  delay_chain/coarse_pdl/genblk1[65].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.482    44.545    delay_chain/coarse_pdl/genblk1[66].lut_i/lut/I0
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.124    44.669 r  delay_chain/coarse_pdl/genblk1[66].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.615    45.284    delay_chain/coarse_pdl/genblk1[67].lut_i/lut/I0
    SLICE_X38Y6          LUT6 (Prop_lut6_I0_O)        0.124    45.408 r  delay_chain/coarse_pdl/genblk1[67].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.407    45.815    delay_chain/coarse_pdl/genblk1[68].lut_i/lut/I0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124    45.939 r  delay_chain/coarse_pdl/genblk1[68].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.549    46.488    delay_chain/coarse_pdl/genblk1[69].lut_i/lut/I0
    SLICE_X39Y7          LUT6 (Prop_lut6_I0_O)        0.124    46.612 r  delay_chain/coarse_pdl/genblk1[69].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.408    47.019    delay_chain/coarse_pdl/genblk1[70].lut_i/lut/I0
    SLICE_X41Y7          LUT6 (Prop_lut6_I0_O)        0.124    47.143 r  delay_chain/coarse_pdl/genblk1[70].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.571    47.715    delay_chain/coarse_pdl/genblk1[71].lut_i/lut/I0
    SLICE_X38Y7          LUT6 (Prop_lut6_I0_O)        0.124    47.839 r  delay_chain/coarse_pdl/genblk1[71].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.435    48.274    delay_chain/coarse_pdl/genblk1[72].lut_i/lut/I0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.124    48.398 r  delay_chain/coarse_pdl/genblk1[72].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.298    48.696    delay_chain/coarse_pdl/genblk1[73].lut_i/lut/I0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.124    48.820 r  delay_chain/coarse_pdl/genblk1[73].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.433    49.252    delay_chain/coarse_pdl/genblk1[74].lut_i/lut/I0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.124    49.376 r  delay_chain/coarse_pdl/genblk1[74].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.715    50.091    delay_chain/coarse_pdl/genblk1[75].lut_i/lut/I0
    SLICE_X36Y7          LUT6 (Prop_lut6_I0_O)        0.124    50.215 r  delay_chain/coarse_pdl/genblk1[75].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428    50.644    delay_chain/coarse_pdl/genblk1[76].lut_i/lut/I0
    SLICE_X36Y6          LUT6 (Prop_lut6_I0_O)        0.124    50.768 r  delay_chain/coarse_pdl/genblk1[76].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    51.067    delay_chain/coarse_pdl/genblk1[77].lut_i/lut/I0
    SLICE_X36Y6          LUT6 (Prop_lut6_I0_O)        0.124    51.191 r  delay_chain/coarse_pdl/genblk1[77].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462    51.653    delay_chain/coarse_pdl/genblk1[78].lut_i/lut/I0
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.124    51.777 r  delay_chain/coarse_pdl/genblk1[78].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    52.052    delay_chain/coarse_pdl/genblk1[79].lut_i/lut/I0
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.124    52.176 r  delay_chain/coarse_pdl/genblk1[79].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.486    52.663    delay_chain/coarse_pdl/genblk1[80].lut_i/lut/I0
    SLICE_X37Y6          LUT6 (Prop_lut6_I0_O)        0.124    52.787 r  delay_chain/coarse_pdl/genblk1[80].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.484    53.271    delay_chain/coarse_pdl/genblk1[81].lut_i/lut/I0
    SLICE_X36Y6          LUT6 (Prop_lut6_I0_O)        0.124    53.395 r  delay_chain/coarse_pdl/genblk1[81].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.595    53.990    delay_chain/coarse_pdl/genblk1[82].lut_i/lut/I0
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.124    54.114 r  delay_chain/coarse_pdl/genblk1[82].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.658    54.772    delay_chain/coarse_pdl/genblk1[83].lut_i/lut/I0
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.124    54.896 r  delay_chain/coarse_pdl/genblk1[83].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.289    55.185    delay_chain/coarse_pdl/genblk1[84].lut_i/lut/I0
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.124    55.309 r  delay_chain/coarse_pdl/genblk1[84].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.432    55.740    delay_chain/coarse_pdl/genblk1[85].lut_i/lut/I0
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.124    55.864 r  delay_chain/coarse_pdl/genblk1[85].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666    56.531    delay_chain/coarse_pdl/genblk1[86].lut_i/lut/I0
    SLICE_X34Y6          LUT6 (Prop_lut6_I0_O)        0.124    56.655 r  delay_chain/coarse_pdl/genblk1[86].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.417    57.071    delay_chain/coarse_pdl/genblk1[87].lut_i/lut/I0
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.124    57.195 r  delay_chain/coarse_pdl/genblk1[87].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464    57.660    delay_chain/coarse_pdl/genblk1[88].lut_i/lut/I0
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.124    57.784 r  delay_chain/coarse_pdl/genblk1[88].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.697    58.480    delay_chain/coarse_pdl/genblk1[89].lut_i/lut/I0
    SLICE_X35Y6          LUT6 (Prop_lut6_I0_O)        0.124    58.604 r  delay_chain/coarse_pdl/genblk1[89].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.477    59.081    delay_chain/coarse_pdl/genblk1[90].lut_i/lut/I0
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.124    59.205 r  delay_chain/coarse_pdl/genblk1[90].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290    59.496    delay_chain/coarse_pdl/genblk1[91].lut_i/lut/I0
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.124    59.620 r  delay_chain/coarse_pdl/genblk1[91].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.481    60.101    delay_chain/coarse_pdl/genblk1[92].lut_i/lut/I0
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.124    60.225 r  delay_chain/coarse_pdl/genblk1[92].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666    60.891    delay_chain/coarse_pdl/genblk1[93].lut_i/lut/I0
    SLICE_X34Y7          LUT6 (Prop_lut6_I0_O)        0.124    61.015 r  delay_chain/coarse_pdl/genblk1[93].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.618    61.633    delay_chain/coarse_pdl/genblk1[94].lut_i/lut/I0
    SLICE_X34Y8          LUT6 (Prop_lut6_I0_O)        0.124    61.757 r  delay_chain/coarse_pdl/genblk1[94].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428    62.185    delay_chain/coarse_pdl/genblk1[95].lut_i/lut/I0
    SLICE_X34Y9          LUT6 (Prop_lut6_I0_O)        0.124    62.309 r  delay_chain/coarse_pdl/genblk1[95].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290    62.600    delay_chain/coarse_pdl/genblk1[96].lut_i/lut/I0
    SLICE_X34Y9          LUT6 (Prop_lut6_I0_O)        0.124    62.724 r  delay_chain/coarse_pdl/genblk1[96].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.638    63.362    delay_chain/coarse_pdl/genblk1[97].lut_i/lut/I0
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.124    63.486 r  delay_chain/coarse_pdl/genblk1[97].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.554    64.040    delay_chain/coarse_pdl/genblk1[98].lut_i/lut/I0
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124    64.164 r  delay_chain/coarse_pdl/genblk1[98].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    64.439    delay_chain/coarse_pdl/genblk1[99].lut_i/lut/I0
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.124    64.563 r  delay_chain/coarse_pdl/genblk1[99].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.476    65.039    delay_chain/coarse_pdl/genblk1[100].lut_i/lut/I0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124    65.163 r  delay_chain/coarse_pdl/genblk1[100].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    65.462    delay_chain/coarse_pdl/genblk1[101].lut_i/lut/I0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124    65.586 r  delay_chain/coarse_pdl/genblk1[101].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.483    66.069    delay_chain/coarse_pdl/genblk1[102].lut_i/lut/I0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124    66.193 r  delay_chain/coarse_pdl/genblk1[102].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676    66.870    delay_chain/coarse_pdl/genblk1[103].lut_i/lut/I0
    SLICE_X32Y11         LUT6 (Prop_lut6_I0_O)        0.124    66.994 r  delay_chain/coarse_pdl/genblk1[103].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428    67.422    delay_chain/coarse_pdl/genblk1[104].lut_i/lut/I0
    SLICE_X32Y10         LUT6 (Prop_lut6_I0_O)        0.124    67.546 r  delay_chain/coarse_pdl/genblk1[104].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    67.845    delay_chain/coarse_pdl/genblk1[105].lut_i/lut/I0
    SLICE_X32Y10         LUT6 (Prop_lut6_I0_O)        0.124    67.969 r  delay_chain/coarse_pdl/genblk1[105].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.587    68.556    delay_chain/coarse_pdl/genblk1[106].lut_i/lut/I0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    68.680 r  delay_chain/coarse_pdl/genblk1[106].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    68.979    delay_chain/coarse_pdl/genblk1[107].lut_i/lut/I0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    69.103 r  delay_chain/coarse_pdl/genblk1[107].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.483    69.586    delay_chain/coarse_pdl/genblk1[108].lut_i/lut/I0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    69.710 r  delay_chain/coarse_pdl/genblk1[108].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676    70.386    delay_chain/coarse_pdl/genblk1[109].lut_i/lut/I0
    SLICE_X32Y9          LUT6 (Prop_lut6_I0_O)        0.124    70.510 r  delay_chain/coarse_pdl/genblk1[109].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.413    70.923    delay_chain/coarse_pdl/genblk1[110].lut_i/lut/I0
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.124    71.047 r  delay_chain/coarse_pdl/genblk1[110].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    71.323    delay_chain/coarse_pdl/genblk1[111].lut_i/lut/I0
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.124    71.447 r  delay_chain/coarse_pdl/genblk1[111].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.491    71.937    delay_chain/coarse_pdl/genblk1[112].lut_i/lut/I0
    SLICE_X33Y9          LUT6 (Prop_lut6_I0_O)        0.124    72.061 r  delay_chain/coarse_pdl/genblk1[112].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.625    72.687    delay_chain/coarse_pdl/genblk1[113].lut_i/lut/I0
    SLICE_X32Y10         LUT6 (Prop_lut6_I0_O)        0.124    72.811 r  delay_chain/coarse_pdl/genblk1[113].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.741    73.551    delay_chain/coarse_pdl/genblk1[114].lut_i/lut/I0
    SLICE_X32Y10         LUT6 (Prop_lut6_I0_O)        0.124    73.675 r  delay_chain/coarse_pdl/genblk1[114].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415    74.091    delay_chain/coarse_pdl/genblk1[115].lut_i/lut/I0
    SLICE_X33Y10         LUT6 (Prop_lut6_I0_O)        0.124    74.215 r  delay_chain/coarse_pdl/genblk1[115].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    74.490    delay_chain/coarse_pdl/genblk1[116].lut_i/lut/I0
    SLICE_X33Y10         LUT6 (Prop_lut6_I0_O)        0.124    74.614 r  delay_chain/coarse_pdl/genblk1[116].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464    75.078    delay_chain/coarse_pdl/genblk1[117].lut_i/lut/I0
    SLICE_X33Y10         LUT6 (Prop_lut6_I0_O)        0.124    75.202 r  delay_chain/coarse_pdl/genblk1[117].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.697    75.899    delay_chain/coarse_pdl/genblk1[118].lut_i/lut/I0
    SLICE_X33Y10         LUT6 (Prop_lut6_I0_O)        0.124    76.023 r  delay_chain/coarse_pdl/genblk1[118].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.450    76.473    delay_chain/coarse_pdl/genblk1[119].lut_i/lut/I0
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.124    76.597 r  delay_chain/coarse_pdl/genblk1[119].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    76.896    delay_chain/coarse_pdl/genblk1[120].lut_i/lut/I0
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.124    77.020 r  delay_chain/coarse_pdl/genblk1[120].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.433    77.453    delay_chain/coarse_pdl/genblk1[121].lut_i/lut/I0
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.124    77.577 r  delay_chain/coarse_pdl/genblk1[121].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.715    78.292    delay_chain/coarse_pdl/genblk1[122].lut_i/lut/I0
    SLICE_X30Y10         LUT6 (Prop_lut6_I0_O)        0.124    78.416 r  delay_chain/coarse_pdl/genblk1[122].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462    78.878    delay_chain/coarse_pdl/genblk1[123].lut_i/lut/I0
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.124    79.002 r  delay_chain/coarse_pdl/genblk1[123].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.274    79.277    delay_chain/coarse_pdl/genblk1[124].lut_i/lut/I0
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.124    79.401 r  delay_chain/coarse_pdl/genblk1[124].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.491    79.891    delay_chain/coarse_pdl/genblk1[125].lut_i/lut/I0
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.124    80.015 r  delay_chain/coarse_pdl/genblk1[125].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.695    80.710    delay_chain/coarse_pdl/genblk1[126].lut_i/lut/I0
    SLICE_X31Y11         LUT6 (Prop_lut6_I0_O)        0.124    80.834 r  delay_chain/coarse_pdl/genblk1[126].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.618    81.452    delay_chain/coarse_pdl/genblk1[127].lut_i/lut/I0
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.124    81.576 r  delay_chain/coarse_pdl/genblk1[127].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.583    82.159    delay_chain/coarse_pdl/genblk1[128].lut_i/lut/I0
    SLICE_X30Y9          LUT6 (Prop_lut6_I0_O)        0.124    82.283 r  delay_chain/coarse_pdl/genblk1[128].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    82.582    delay_chain/coarse_pdl/genblk1[129].lut_i/lut/I0
    SLICE_X30Y9          LUT6 (Prop_lut6_I0_O)        0.124    82.706 r  delay_chain/coarse_pdl/genblk1[129].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.434    83.140    delay_chain/coarse_pdl/genblk1[130].lut_i/lut/I0
    SLICE_X30Y9          LUT6 (Prop_lut6_I0_O)        0.124    83.264 r  delay_chain/coarse_pdl/genblk1[130].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.718    83.982    delay_chain/coarse_pdl/genblk1[131].lut_i/lut/I0
    SLICE_X30Y9          LUT6 (Prop_lut6_I0_O)        0.124    84.106 r  delay_chain/coarse_pdl/genblk1[131].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428    84.534    delay_chain/coarse_pdl/genblk1[132].lut_i/lut/I0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.124    84.658 r  delay_chain/coarse_pdl/genblk1[132].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    84.957    delay_chain/coarse_pdl/genblk1[133].lut_i/lut/I0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.124    85.081 r  delay_chain/coarse_pdl/genblk1[133].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.434    85.515    delay_chain/coarse_pdl/genblk1[134].lut_i/lut/I0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.124    85.639 r  delay_chain/coarse_pdl/genblk1[134].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676    86.315    delay_chain/coarse_pdl/genblk1[135].lut_i/lut/I0
    SLICE_X30Y8          LUT6 (Prop_lut6_I0_O)        0.124    86.439 r  delay_chain/coarse_pdl/genblk1[135].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415    86.855    delay_chain/coarse_pdl/genblk1[136].lut_i/lut/I0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.124    86.979 r  delay_chain/coarse_pdl/genblk1[136].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    87.254    delay_chain/coarse_pdl/genblk1[137].lut_i/lut/I0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.124    87.378 r  delay_chain/coarse_pdl/genblk1[137].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464    87.842    delay_chain/coarse_pdl/genblk1[138].lut_i/lut/I0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.124    87.966 r  delay_chain/coarse_pdl/genblk1[138].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.692    88.659    delay_chain/coarse_pdl/genblk1[139].lut_i/lut/I0
    SLICE_X31Y8          LUT6 (Prop_lut6_I0_O)        0.124    88.783 r  delay_chain/coarse_pdl/genblk1[139].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428    89.211    delay_chain/coarse_pdl/genblk1[140].lut_i/lut/I0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124    89.335 r  delay_chain/coarse_pdl/genblk1[140].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    89.634    delay_chain/coarse_pdl/genblk1[141].lut_i/lut/I0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124    89.758 r  delay_chain/coarse_pdl/genblk1[141].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515    90.273    delay_chain/coarse_pdl/genblk1[142].lut_i/lut/I0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124    90.397 r  delay_chain/coarse_pdl/genblk1[142].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.741    91.138    delay_chain/coarse_pdl/genblk1[143].lut_i/lut/I0
    SLICE_X30Y7          LUT6 (Prop_lut6_I0_O)        0.124    91.262 r  delay_chain/coarse_pdl/genblk1[143].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.620    91.881    delay_chain/coarse_pdl/genblk1[144].lut_i/lut/I0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    92.005 r  delay_chain/coarse_pdl/genblk1[144].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    92.304    delay_chain/coarse_pdl/genblk1[145].lut_i/lut/I0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    92.428 r  delay_chain/coarse_pdl/genblk1[145].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.617    93.046    delay_chain/coarse_pdl/genblk1[146].lut_i/lut/I0
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124    93.170 r  delay_chain/coarse_pdl/genblk1[146].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    93.468    delay_chain/coarse_pdl/genblk1[147].lut_i/lut/I0
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124    93.592 r  delay_chain/coarse_pdl/genblk1[147].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.434    94.026    delay_chain/coarse_pdl/genblk1[148].lut_i/lut/I0
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124    94.150 r  delay_chain/coarse_pdl/genblk1[148].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.572    94.722    delay_chain/coarse_pdl/genblk1[149].lut_i/lut/I0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    94.846 r  delay_chain/coarse_pdl/genblk1[149].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676    95.523    delay_chain/coarse_pdl/genblk1[150].lut_i/lut/I0
    SLICE_X32Y7          LUT6 (Prop_lut6_I0_O)        0.124    95.647 r  delay_chain/coarse_pdl/genblk1[150].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.439    96.086    delay_chain/coarse_pdl/genblk1[151].lut_i/lut/I0
    SLICE_X32Y6          LUT6 (Prop_lut6_I0_O)        0.124    96.210 r  delay_chain/coarse_pdl/genblk1[151].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415    96.625    delay_chain/coarse_pdl/genblk1[152].lut_i/lut/I0
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.124    96.749 r  delay_chain/coarse_pdl/genblk1[152].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    97.024    delay_chain/coarse_pdl/genblk1[153].lut_i/lut/I0
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.124    97.148 r  delay_chain/coarse_pdl/genblk1[153].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.490    97.639    delay_chain/coarse_pdl/genblk1[154].lut_i/lut/I0
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.124    97.763 r  delay_chain/coarse_pdl/genblk1[154].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.694    98.457    delay_chain/coarse_pdl/genblk1[155].lut_i/lut/I0
    SLICE_X33Y6          LUT6 (Prop_lut6_I0_O)        0.124    98.581 r  delay_chain/coarse_pdl/genblk1[155].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428    99.009    delay_chain/coarse_pdl/genblk1[156].lut_i/lut/I0
    SLICE_X32Y5          LUT6 (Prop_lut6_I0_O)        0.124    99.133 r  delay_chain/coarse_pdl/genblk1[156].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.450    99.583    delay_chain/coarse_pdl/genblk1[157].lut_i/lut/I0
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.124    99.707 r  delay_chain/coarse_pdl/genblk1[157].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   100.006    delay_chain/coarse_pdl/genblk1[158].lut_i/lut/I0
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.124   100.130 r  delay_chain/coarse_pdl/genblk1[158].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   100.645    delay_chain/coarse_pdl/genblk1[159].lut_i/lut/I0
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.124   100.769 r  delay_chain/coarse_pdl/genblk1[159].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   101.445    delay_chain/coarse_pdl/genblk1[160].lut_i/lut/I0
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.124   101.569 r  delay_chain/coarse_pdl/genblk1[160].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.426   101.996    delay_chain/coarse_pdl/genblk1[161].lut_i/lut/I0
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124   102.120 r  delay_chain/coarse_pdl/genblk1[161].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   102.418    delay_chain/coarse_pdl/genblk1[162].lut_i/lut/I0
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124   102.542 r  delay_chain/coarse_pdl/genblk1[162].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.431   102.973    delay_chain/coarse_pdl/genblk1[163].lut_i/lut/I0
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124   103.097 r  delay_chain/coarse_pdl/genblk1[163].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.616   103.714    delay_chain/coarse_pdl/genblk1[164].lut_i/lut/I0
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124   103.838 r  delay_chain/coarse_pdl/genblk1[164].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   104.136    delay_chain/coarse_pdl/genblk1[165].lut_i/lut/I0
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124   104.260 r  delay_chain/coarse_pdl/genblk1[165].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511   104.771    delay_chain/coarse_pdl/genblk1[166].lut_i/lut/I0
    SLICE_X30Y4          LUT6 (Prop_lut6_I0_O)        0.124   104.895 r  delay_chain/coarse_pdl/genblk1[166].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.625   105.521    delay_chain/coarse_pdl/genblk1[167].lut_i/lut/I0
    SLICE_X30Y5          LUT6 (Prop_lut6_I0_O)        0.124   105.645 r  delay_chain/coarse_pdl/genblk1[167].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.461   106.106    delay_chain/coarse_pdl/genblk1[168].lut_i/lut/I0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.124   106.230 r  delay_chain/coarse_pdl/genblk1[168].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   106.505    delay_chain/coarse_pdl/genblk1[169].lut_i/lut/I0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.124   106.629 r  delay_chain/coarse_pdl/genblk1[169].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.486   107.116    delay_chain/coarse_pdl/genblk1[170].lut_i/lut/I0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.124   107.240 r  delay_chain/coarse_pdl/genblk1[170].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.695   107.935    delay_chain/coarse_pdl/genblk1[171].lut_i/lut/I0
    SLICE_X31Y6          LUT6 (Prop_lut6_I0_O)        0.124   108.059 r  delay_chain/coarse_pdl/genblk1[171].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.584   108.642    delay_chain/coarse_pdl/genblk1[172].lut_i/lut/I0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124   108.766 r  delay_chain/coarse_pdl/genblk1[172].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.425   109.192    delay_chain/coarse_pdl/genblk1[173].lut_i/lut/I0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124   109.316 r  delay_chain/coarse_pdl/genblk1[173].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.427   109.743    delay_chain/coarse_pdl/genblk1[174].lut_i/lut/I0
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.124   109.867 r  delay_chain/coarse_pdl/genblk1[174].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   110.166    delay_chain/coarse_pdl/genblk1[175].lut_i/lut/I0
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.124   110.290 r  delay_chain/coarse_pdl/genblk1[175].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.483   110.773    delay_chain/coarse_pdl/genblk1[176].lut_i/lut/I0
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.124   110.897 r  delay_chain/coarse_pdl/genblk1[176].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.635   111.532    delay_chain/coarse_pdl/genblk1[177].lut_i/lut/I0
    SLICE_X28Y7          LUT6 (Prop_lut6_I0_O)        0.124   111.656 r  delay_chain/coarse_pdl/genblk1[177].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   111.955    delay_chain/coarse_pdl/genblk1[178].lut_i/lut/I0
    SLICE_X28Y7          LUT6 (Prop_lut6_I0_O)        0.124   112.079 r  delay_chain/coarse_pdl/genblk1[178].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   112.494    delay_chain/coarse_pdl/genblk1[179].lut_i/lut/I0
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.124   112.618 r  delay_chain/coarse_pdl/genblk1[179].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   112.916    delay_chain/coarse_pdl/genblk1[180].lut_i/lut/I0
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.124   113.040 r  delay_chain/coarse_pdl/genblk1[180].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511   113.551    delay_chain/coarse_pdl/genblk1[181].lut_i/lut/I0
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.124   113.675 r  delay_chain/coarse_pdl/genblk1[181].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.715   114.390    delay_chain/coarse_pdl/genblk1[182].lut_i/lut/I0
    SLICE_X28Y8          LUT6 (Prop_lut6_I0_O)        0.124   114.514 r  delay_chain/coarse_pdl/genblk1[182].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.562   115.076    delay_chain/coarse_pdl/genblk1[183].lut_i/lut/I0
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.124   115.200 r  delay_chain/coarse_pdl/genblk1[183].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.657   115.858    delay_chain/coarse_pdl/genblk1[184].lut_i/lut/I0
    SLICE_X26Y7          LUT6 (Prop_lut6_I0_O)        0.124   115.982 r  delay_chain/coarse_pdl/genblk1[184].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   116.280    delay_chain/coarse_pdl/genblk1[185].lut_i/lut/I0
    SLICE_X26Y7          LUT6 (Prop_lut6_I0_O)        0.124   116.404 r  delay_chain/coarse_pdl/genblk1[185].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.466   116.871    delay_chain/coarse_pdl/genblk1[186].lut_i/lut/I0
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.124   116.995 r  delay_chain/coarse_pdl/genblk1[186].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.549   117.544    delay_chain/coarse_pdl/genblk1[187].lut_i/lut/I0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124   117.668 r  delay_chain/coarse_pdl/genblk1[187].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.489   118.156    delay_chain/coarse_pdl/genblk1[188].lut_i/lut/I0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124   118.280 r  delay_chain/coarse_pdl/genblk1[188].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.624   118.904    delay_chain/coarse_pdl/genblk1[189].lut_i/lut/I0
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.124   119.028 r  delay_chain/coarse_pdl/genblk1[189].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.435   119.463    delay_chain/coarse_pdl/genblk1[190].lut_i/lut/I0
    SLICE_X28Y7          LUT6 (Prop_lut6_I0_O)        0.124   119.587 r  delay_chain/coarse_pdl/genblk1[190].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.627   120.214    delay_chain/coarse_pdl/genblk1[191].lut_i/lut/I0
    SLICE_X28Y7          LUT6 (Prop_lut6_I0_O)        0.124   120.338 r  delay_chain/coarse_pdl/genblk1[191].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.439   120.778    delay_chain/coarse_pdl/genblk1[192].lut_i/lut/I0
    SLICE_X28Y6          LUT6 (Prop_lut6_I0_O)        0.124   120.902 r  delay_chain/coarse_pdl/genblk1[192].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.717   121.619    delay_chain/coarse_pdl/genblk1[193].lut_i/lut/I0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124   121.743 r  delay_chain/coarse_pdl/genblk1[193].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.431   122.174    delay_chain/coarse_pdl/genblk1[194].lut_i/lut/I0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124   122.298 r  delay_chain/coarse_pdl/genblk1[194].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.717   123.015    delay_chain/coarse_pdl/genblk1[195].lut_i/lut/I0
    SLICE_X28Y5          LUT6 (Prop_lut6_I0_O)        0.124   123.139 r  delay_chain/coarse_pdl/genblk1[195].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428   123.567    delay_chain/coarse_pdl/genblk1[196].lut_i/lut/I0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124   123.691 r  delay_chain/coarse_pdl/genblk1[196].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.602   124.293    delay_chain/coarse_pdl/genblk1[197].lut_i/lut/I0
    SLICE_X29Y4          LUT6 (Prop_lut6_I0_O)        0.124   124.417 r  delay_chain/coarse_pdl/genblk1[197].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.264   124.681    delay_chain/coarse_pdl/genblk1[198].lut_i/lut/I0
    SLICE_X29Y4          LUT6 (Prop_lut6_I0_O)        0.124   124.805 r  delay_chain/coarse_pdl/genblk1[198].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.681   125.486    delay_chain/coarse_pdl/genblk1[199].lut_i/lut/I0
    SLICE_X29Y4          LUT6 (Prop_lut6_I0_O)        0.124   125.610 r  delay_chain/coarse_pdl/genblk1[199].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.601   126.210    delay_chain/coarse_pdl/genblk1[200].lut_i/lut/I0
    SLICE_X29Y4          LUT6 (Prop_lut6_I0_O)        0.124   126.334 r  delay_chain/coarse_pdl/genblk1[200].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.577   126.911    delay_chain/coarse_pdl/genblk1[201].lut_i/lut/I0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124   127.035 r  delay_chain/coarse_pdl/genblk1[201].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.431   127.466    delay_chain/coarse_pdl/genblk1[202].lut_i/lut/I0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124   127.590 r  delay_chain/coarse_pdl/genblk1[202].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.738   128.328    delay_chain/coarse_pdl/genblk1[203].lut_i/lut/I0
    SLICE_X28Y4          LUT6 (Prop_lut6_I0_O)        0.124   128.452 r  delay_chain/coarse_pdl/genblk1[203].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.442   128.895    delay_chain/coarse_pdl/genblk1[204].lut_i/lut/I0
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124   129.019 r  delay_chain/coarse_pdl/genblk1[204].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428   129.447    delay_chain/coarse_pdl/genblk1[205].lut_i/lut/I0
    SLICE_X24Y6          LUT6 (Prop_lut6_I0_O)        0.124   129.571 r  delay_chain/coarse_pdl/genblk1[205].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.575   130.146    delay_chain/coarse_pdl/genblk1[206].lut_i/lut/I0
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.124   130.270 r  delay_chain/coarse_pdl/genblk1[206].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.694   130.964    delay_chain/coarse_pdl/genblk1[207].lut_i/lut/I0
    SLICE_X27Y7          LUT6 (Prop_lut6_I0_O)        0.124   131.088 r  delay_chain/coarse_pdl/genblk1[207].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.568   131.656    delay_chain/coarse_pdl/genblk1[208].lut_i/lut/I0
    SLICE_X26Y6          LUT6 (Prop_lut6_I0_O)        0.124   131.780 r  delay_chain/coarse_pdl/genblk1[208].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   132.079    delay_chain/coarse_pdl/genblk1[209].lut_i/lut/I0
    SLICE_X26Y6          LUT6 (Prop_lut6_I0_O)        0.124   132.203 r  delay_chain/coarse_pdl/genblk1[209].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.434   132.637    delay_chain/coarse_pdl/genblk1[210].lut_i/lut/I0
    SLICE_X26Y6          LUT6 (Prop_lut6_I0_O)        0.124   132.761 r  delay_chain/coarse_pdl/genblk1[210].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.617   133.378    delay_chain/coarse_pdl/genblk1[211].lut_i/lut/I0
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.124   133.502 r  delay_chain/coarse_pdl/genblk1[211].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   133.801    delay_chain/coarse_pdl/genblk1[212].lut_i/lut/I0
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.124   133.925 r  delay_chain/coarse_pdl/genblk1[212].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.431   134.356    delay_chain/coarse_pdl/genblk1[213].lut_i/lut/I0
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.124   134.480 r  delay_chain/coarse_pdl/genblk1[213].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.636   135.115    delay_chain/coarse_pdl/genblk1[214].lut_i/lut/I0
    SLICE_X26Y4          LUT6 (Prop_lut6_I0_O)        0.124   135.239 r  delay_chain/coarse_pdl/genblk1[214].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   135.538    delay_chain/coarse_pdl/genblk1[215].lut_i/lut/I0
    SLICE_X26Y4          LUT6 (Prop_lut6_I0_O)        0.124   135.662 r  delay_chain/coarse_pdl/genblk1[215].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511   136.173    delay_chain/coarse_pdl/genblk1[216].lut_i/lut/I0
    SLICE_X26Y4          LUT6 (Prop_lut6_I0_O)        0.124   136.297 r  delay_chain/coarse_pdl/genblk1[216].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.694   136.990    delay_chain/coarse_pdl/genblk1[217].lut_i/lut/I0
    SLICE_X27Y4          LUT6 (Prop_lut6_I0_O)        0.124   137.114 r  delay_chain/coarse_pdl/genblk1[217].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   137.390    delay_chain/coarse_pdl/genblk1[218].lut_i/lut/I0
    SLICE_X27Y4          LUT6 (Prop_lut6_I0_O)        0.124   137.514 r  delay_chain/coarse_pdl/genblk1[218].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.489   138.003    delay_chain/coarse_pdl/genblk1[219].lut_i/lut/I0
    SLICE_X27Y4          LUT6 (Prop_lut6_I0_O)        0.124   138.127 r  delay_chain/coarse_pdl/genblk1[219].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.697   138.823    delay_chain/coarse_pdl/genblk1[220].lut_i/lut/I0
    SLICE_X27Y4          LUT6 (Prop_lut6_I0_O)        0.124   138.947 r  delay_chain/coarse_pdl/genblk1[220].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.436   139.383    delay_chain/coarse_pdl/genblk1[221].lut_i/lut/I0
    SLICE_X26Y5          LUT6 (Prop_lut6_I0_O)        0.124   139.507 r  delay_chain/coarse_pdl/genblk1[221].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.593   140.101    delay_chain/coarse_pdl/genblk1[222].lut_i/lut/I0
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124   140.225 r  delay_chain/coarse_pdl/genblk1[222].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   140.732    delay_chain/coarse_pdl/genblk1[223].lut_i/lut/I0
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124   140.856 r  delay_chain/coarse_pdl/genblk1[223].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.705   141.562    delay_chain/coarse_pdl/genblk1[224].lut_i/lut/I0
    SLICE_X24Y5          LUT6 (Prop_lut6_I0_O)        0.124   141.686 r  delay_chain/coarse_pdl/genblk1[224].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.620   142.306    delay_chain/coarse_pdl/genblk1[225].lut_i/lut/I0
    SLICE_X24Y6          LUT6 (Prop_lut6_I0_O)        0.124   142.430 r  delay_chain/coarse_pdl/genblk1[225].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   142.892    delay_chain/coarse_pdl/genblk1[226].lut_i/lut/I0
    SLICE_X25Y6          LUT6 (Prop_lut6_I0_O)        0.124   143.016 r  delay_chain/coarse_pdl/genblk1[226].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   143.291    delay_chain/coarse_pdl/genblk1[227].lut_i/lut/I0
    SLICE_X25Y6          LUT6 (Prop_lut6_I0_O)        0.124   143.415 r  delay_chain/coarse_pdl/genblk1[227].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464   143.879    delay_chain/coarse_pdl/genblk1[228].lut_i/lut/I0
    SLICE_X25Y6          LUT6 (Prop_lut6_I0_O)        0.124   144.003 r  delay_chain/coarse_pdl/genblk1[228].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.695   144.698    delay_chain/coarse_pdl/genblk1[229].lut_i/lut/I0
    SLICE_X25Y6          LUT6 (Prop_lut6_I0_O)        0.124   144.822 r  delay_chain/coarse_pdl/genblk1[229].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.603   145.425    delay_chain/coarse_pdl/genblk1[230].lut_i/lut/I0
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.124   145.549 r  delay_chain/coarse_pdl/genblk1[230].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.658   146.208    delay_chain/coarse_pdl/genblk1[231].lut_i/lut/I0
    SLICE_X24Y7          LUT6 (Prop_lut6_I0_O)        0.124   146.332 r  delay_chain/coarse_pdl/genblk1[231].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   146.622    delay_chain/coarse_pdl/genblk1[232].lut_i/lut/I0
    SLICE_X24Y7          LUT6 (Prop_lut6_I0_O)        0.124   146.746 r  delay_chain/coarse_pdl/genblk1[232].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   147.254    delay_chain/coarse_pdl/genblk1[233].lut_i/lut/I0
    SLICE_X24Y7          LUT6 (Prop_lut6_I0_O)        0.124   147.378 r  delay_chain/coarse_pdl/genblk1[233].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666   148.044    delay_chain/coarse_pdl/genblk1[234].lut_i/lut/I0
    SLICE_X24Y7          LUT6 (Prop_lut6_I0_O)        0.124   148.168 r  delay_chain/coarse_pdl/genblk1[234].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.419   148.587    delay_chain/coarse_pdl/genblk1[235].lut_i/lut/I0
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.124   148.711 r  delay_chain/coarse_pdl/genblk1[235].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.491   149.201    delay_chain/coarse_pdl/genblk1[236].lut_i/lut/I0
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.124   149.325 r  delay_chain/coarse_pdl/genblk1[236].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.627   149.952    delay_chain/coarse_pdl/genblk1[237].lut_i/lut/I0
    SLICE_X25Y7          LUT6 (Prop_lut6_I0_O)        0.124   150.076 r  delay_chain/coarse_pdl/genblk1[237].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.599   150.676    delay_chain/coarse_pdl/genblk1[238].lut_i/lut/I0
    SLICE_X26Y7          LUT6 (Prop_lut6_I0_O)        0.124   150.800 r  delay_chain/coarse_pdl/genblk1[238].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   151.476    delay_chain/coarse_pdl/genblk1[239].lut_i/lut/I0
    SLICE_X26Y7          LUT6 (Prop_lut6_I0_O)        0.124   151.600 r  delay_chain/coarse_pdl/genblk1[239].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.425   152.025    delay_chain/coarse_pdl/genblk1[240].lut_i/lut/I0
    SLICE_X25Y8          LUT6 (Prop_lut6_I0_O)        0.124   152.149 r  delay_chain/coarse_pdl/genblk1[240].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   152.424    delay_chain/coarse_pdl/genblk1[241].lut_i/lut/I0
    SLICE_X25Y8          LUT6 (Prop_lut6_I0_O)        0.124   152.548 r  delay_chain/coarse_pdl/genblk1[241].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464   153.012    delay_chain/coarse_pdl/genblk1[242].lut_i/lut/I0
    SLICE_X25Y8          LUT6 (Prop_lut6_I0_O)        0.124   153.136 r  delay_chain/coarse_pdl/genblk1[242].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.695   153.831    delay_chain/coarse_pdl/genblk1[243].lut_i/lut/I0
    SLICE_X25Y8          LUT6 (Prop_lut6_I0_O)        0.124   153.955 r  delay_chain/coarse_pdl/genblk1[243].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.621   154.576    delay_chain/coarse_pdl/genblk1[244].lut_i/lut/I0
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.124   154.700 r  delay_chain/coarse_pdl/genblk1[244].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   154.999    delay_chain/coarse_pdl/genblk1[245].lut_i/lut/I0
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.124   155.123 r  delay_chain/coarse_pdl/genblk1[245].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.433   155.556    delay_chain/coarse_pdl/genblk1[246].lut_i/lut/I0
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.124   155.680 r  delay_chain/coarse_pdl/genblk1[246].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.752   156.432    delay_chain/coarse_pdl/genblk1[247].lut_i/lut/I0
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.124   156.556 r  delay_chain/coarse_pdl/genblk1[247].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.616   157.172    delay_chain/coarse_pdl/genblk1[248].lut_i/lut/I0
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.124   157.296 r  delay_chain/coarse_pdl/genblk1[248].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   157.595    delay_chain/coarse_pdl/genblk1[249].lut_i/lut/I0
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.124   157.719 r  delay_chain/coarse_pdl/genblk1[249].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511   158.230    delay_chain/coarse_pdl/genblk1[250].lut_i/lut/I0
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.124   158.354 r  delay_chain/coarse_pdl/genblk1[250].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   159.030    delay_chain/coarse_pdl/genblk1[251].lut_i/lut/I0
    SLICE_X26Y9          LUT6 (Prop_lut6_I0_O)        0.124   159.154 r  delay_chain/coarse_pdl/genblk1[251].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.453   159.607    delay_chain/coarse_pdl/genblk1[252].lut_i/lut/I0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124   159.731 r  delay_chain/coarse_pdl/genblk1[252].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   160.021    delay_chain/coarse_pdl/genblk1[253].lut_i/lut/I0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124   160.145 r  delay_chain/coarse_pdl/genblk1[253].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.421   160.566    delay_chain/coarse_pdl/genblk1[254].lut_i/lut/I0
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124   160.690 r  delay_chain/coarse_pdl/genblk1[254].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   160.966    delay_chain/coarse_pdl/genblk1[255].lut_i/lut/I0
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124   161.090 r  delay_chain/coarse_pdl/genblk1[255].lut_i/lut/LUT6/O
                         net (fo=1, routed)           0.304   161.394    delay_chain/coarse_pdl/genblk1[255].lut_i_n_0
    SLICE_X27Y8          LUT6 (Prop_lut6_I0_O)        0.124   161.518 r  delay_chain/coarse_pdl/lut_i_107/O
                         net (fo=1, routed)           0.000   161.518    delay_chain/coarse_pdl/lut_i_107_n_0
    SLICE_X27Y8          MUXF7 (Prop_muxf7_I1_O)      0.217   161.735 r  delay_chain/coarse_pdl/lut_i_49/O
                         net (fo=1, routed)           0.000   161.735    delay_chain/coarse_pdl/lut_i_49_n_0
    SLICE_X27Y8          MUXF8 (Prop_muxf8_I1_O)      0.094   161.829 r  delay_chain/coarse_pdl/lut_i_20/O
                         net (fo=1, routed)           0.443   162.272    delay_chain/coarse_pdl/lut_i_20_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.316   162.588 r  delay_chain/coarse_pdl/lut_i_7/O
                         net (fo=1, routed)           0.000   162.588    delay_chain/coarse_pdl/lut_i_7_n_0
    SLICE_X28Y9          MUXF7 (Prop_muxf7_I1_O)      0.214   162.802 r  delay_chain/coarse_pdl/lut_i_3/O
                         net (fo=1, routed)           0.000   162.802    delay_chain/coarse_pdl/lut_i_3_n_0
    SLICE_X28Y9          MUXF8 (Prop_muxf8_I1_O)      0.088   162.890 r  delay_chain/coarse_pdl/lut_i_1/O
                         net (fo=2, routed)           0.609   163.499    delay_chain/fine_pdl/genblk1[0].lut_0/lut/I0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.319   163.818 r  delay_chain/fine_pdl/genblk1[0].lut_0/lut/LUT6/O
                         net (fo=3, routed)           0.299   164.117    delay_chain/fine_pdl/genblk1[1].lut_i/lut/I0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124   164.241 r  delay_chain/fine_pdl/genblk1[1].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.431   164.672    delay_chain/fine_pdl/genblk1[2].lut_i/lut/I0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124   164.796 r  delay_chain/fine_pdl/genblk1[2].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.557   165.353    delay_chain/fine_pdl/genblk1[3].lut_i/lut/I0
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124   165.477 r  delay_chain/fine_pdl/genblk1[3].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604   166.081    delay_chain/fine_pdl/genblk1[4].lut_i/lut/I0
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124   166.205 r  delay_chain/fine_pdl/genblk1[4].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.634   166.839    delay_chain/fine_pdl/genblk1[5].lut_i/lut/I0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124   166.963 r  delay_chain/fine_pdl/genblk1[5].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.627   167.590    delay_chain/fine_pdl/genblk1[6].lut_i/lut/I0
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.124   167.714 r  delay_chain/fine_pdl/genblk1[6].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511   168.225    delay_chain/fine_pdl/genblk1[7].lut_i/lut/I0
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.124   168.349 r  delay_chain/fine_pdl/genblk1[7].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   169.025    delay_chain/fine_pdl/genblk1[8].lut_i/lut/I0
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.124   169.149 r  delay_chain/fine_pdl/genblk1[8].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.710   169.859    delay_chain/fine_pdl/genblk1[9].lut_i/lut/I0
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124   169.983 r  delay_chain/fine_pdl/genblk1[9].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.413   170.396    delay_chain/fine_pdl/genblk1[10].lut_i/lut/I0
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124   170.520 r  delay_chain/fine_pdl/genblk1[10].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   170.796    delay_chain/fine_pdl/genblk1[11].lut_i/lut/I0
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124   170.920 r  delay_chain/fine_pdl/genblk1[11].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464   171.384    delay_chain/fine_pdl/genblk1[12].lut_i/lut/I0
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124   171.508 r  delay_chain/fine_pdl/genblk1[12].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.585   172.093    delay_chain/fine_pdl/genblk1[13].lut_i/lut/I0
    SLICE_X26Y10         LUT6 (Prop_lut6_I0_O)        0.124   172.217 r  delay_chain/fine_pdl/genblk1[13].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   172.515    delay_chain/fine_pdl/genblk1[14].lut_i/lut/I0
    SLICE_X26Y10         LUT6 (Prop_lut6_I0_O)        0.124   172.639 r  delay_chain/fine_pdl/genblk1[14].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   173.102    delay_chain/fine_pdl/genblk1[15].lut_i/lut/I0
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.124   173.226 r  delay_chain/fine_pdl/genblk1[15].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   173.501    delay_chain/fine_pdl/genblk1[16].lut_i/lut/I0
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.124   173.625 r  delay_chain/fine_pdl/genblk1[16].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.490   174.116    delay_chain/fine_pdl/genblk1[17].lut_i/lut/I0
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.124   174.240 r  delay_chain/fine_pdl/genblk1[17].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.694   174.934    delay_chain/fine_pdl/genblk1[18].lut_i/lut/I0
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.124   175.058 r  delay_chain/fine_pdl/genblk1[18].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604   175.662    delay_chain/fine_pdl/genblk1[19].lut_i/lut/I0
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.124   175.786 r  delay_chain/fine_pdl/genblk1[19].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.430   176.216    delay_chain/fine_pdl/genblk1[20].lut_i/lut/I0
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124   176.340 r  delay_chain/fine_pdl/genblk1[20].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   176.639    delay_chain/fine_pdl/genblk1[21].lut_i/lut/I0
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124   176.763 r  delay_chain/fine_pdl/genblk1[21].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.651   177.414    delay_chain/fine_pdl/genblk1[22].lut_i/lut/I0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124   177.538 r  delay_chain/fine_pdl/genblk1[22].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.664   178.203    delay_chain/fine_pdl/genblk1[23].lut_i/lut/I0
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124   178.327 r  delay_chain/fine_pdl/genblk1[23].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   179.003    delay_chain/fine_pdl/genblk1[24].lut_i/lut/I0
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124   179.127 r  delay_chain/fine_pdl/genblk1[24].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428   179.555    delay_chain/fine_pdl/genblk1[25].lut_i/lut/I0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.124   179.679 r  delay_chain/fine_pdl/genblk1[25].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.298   179.977    delay_chain/fine_pdl/genblk1[26].lut_i/lut/I0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.124   180.101 r  delay_chain/fine_pdl/genblk1[26].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.405   180.506    delay_chain/fine_pdl/genblk1[27].lut_i/lut/I0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124   180.630 r  delay_chain/fine_pdl/genblk1[27].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.657   181.287    delay_chain/fine_pdl/genblk1[28].lut_i/lut/I0
    SLICE_X26Y12         LUT6 (Prop_lut6_I0_O)        0.124   181.411 r  delay_chain/fine_pdl/genblk1[28].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   181.710    delay_chain/fine_pdl/genblk1[29].lut_i/lut/I0
    SLICE_X26Y12         LUT6 (Prop_lut6_I0_O)        0.124   181.834 r  delay_chain/fine_pdl/genblk1[29].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511   182.345    delay_chain/fine_pdl/genblk1[30].lut_i/lut/I0
    SLICE_X26Y12         LUT6 (Prop_lut6_I0_O)        0.124   182.469 r  delay_chain/fine_pdl/genblk1[30].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.655   183.124    delay_chain/fine_pdl/genblk1[31].lut_i/lut/I0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124   183.248 r  delay_chain/fine_pdl/genblk1[31].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.486   183.735    delay_chain/fine_pdl/genblk1[32].lut_i/lut/I0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124   183.859 r  delay_chain/fine_pdl/genblk1[32].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.634   184.493    delay_chain/fine_pdl/genblk1[33].lut_i/lut/I0
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124   184.617 r  delay_chain/fine_pdl/genblk1[33].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   184.916    delay_chain/fine_pdl/genblk1[34].lut_i/lut/I0
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124   185.040 r  delay_chain/fine_pdl/genblk1[34].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   185.555    delay_chain/fine_pdl/genblk1[35].lut_i/lut/I0
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124   185.679 r  delay_chain/fine_pdl/genblk1[35].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   186.355    delay_chain/fine_pdl/genblk1[36].lut_i/lut/I0
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124   186.479 r  delay_chain/fine_pdl/genblk1[36].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.592   187.072    delay_chain/fine_pdl/genblk1[37].lut_i/lut/I0
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124   187.196 r  delay_chain/fine_pdl/genblk1[37].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   187.486    delay_chain/fine_pdl/genblk1[38].lut_i/lut/I0
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124   187.610 r  delay_chain/fine_pdl/genblk1[38].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   188.118    delay_chain/fine_pdl/genblk1[39].lut_i/lut/I0
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124   188.242 r  delay_chain/fine_pdl/genblk1[39].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.439   188.681    delay_chain/fine_pdl/genblk1[40].lut_i/lut/I0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124   188.805 r  delay_chain/fine_pdl/genblk1[40].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.706   189.511    delay_chain/fine_pdl/genblk1[41].lut_i/lut/I0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124   189.635 r  delay_chain/fine_pdl/genblk1[41].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.568   190.203    delay_chain/fine_pdl/genblk1[42].lut_i/lut/I0
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124   190.327 r  delay_chain/fine_pdl/genblk1[42].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   190.617    delay_chain/fine_pdl/genblk1[43].lut_i/lut/I0
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124   190.741 r  delay_chain/fine_pdl/genblk1[43].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   191.249    delay_chain/fine_pdl/genblk1[44].lut_i/lut/I0
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124   191.373 r  delay_chain/fine_pdl/genblk1[44].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.665   192.038    delay_chain/fine_pdl/genblk1[45].lut_i/lut/I0
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124   192.162 r  delay_chain/fine_pdl/genblk1[45].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.648   192.810    delay_chain/fine_pdl/genblk1[46].lut_i/lut/I0
    SLICE_X23Y8          LUT6 (Prop_lut6_I0_O)        0.124   192.934 r  delay_chain/fine_pdl/genblk1[46].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.657   193.591    delay_chain/fine_pdl/genblk1[47].lut_i/lut/I0
    SLICE_X22Y8          LUT6 (Prop_lut6_I0_O)        0.124   193.715 r  delay_chain/fine_pdl/genblk1[47].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.427   194.142    delay_chain/fine_pdl/genblk1[48].lut_i/lut/I0
    SLICE_X22Y9          LUT6 (Prop_lut6_I0_O)        0.124   194.266 r  delay_chain/fine_pdl/genblk1[48].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   194.565    delay_chain/fine_pdl/genblk1[49].lut_i/lut/I0
    SLICE_X22Y9          LUT6 (Prop_lut6_I0_O)        0.124   194.689 r  delay_chain/fine_pdl/genblk1[49].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.595   195.285    delay_chain/fine_pdl/genblk1[50].lut_i/lut/I0
    SLICE_X23Y10         LUT6 (Prop_lut6_I0_O)        0.124   195.409 r  delay_chain/fine_pdl/genblk1[50].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   195.684    delay_chain/fine_pdl/genblk1[51].lut_i/lut/I0
    SLICE_X23Y10         LUT6 (Prop_lut6_I0_O)        0.124   195.808 r  delay_chain/fine_pdl/genblk1[51].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.594   196.402    delay_chain/fine_pdl/genblk1[52].lut_i/lut/I0
    SLICE_X23Y11         LUT6 (Prop_lut6_I0_O)        0.124   196.526 r  delay_chain/fine_pdl/genblk1[52].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   196.802    delay_chain/fine_pdl/genblk1[53].lut_i/lut/I0
    SLICE_X23Y11         LUT6 (Prop_lut6_I0_O)        0.124   196.926 r  delay_chain/fine_pdl/genblk1[53].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.681   197.607    delay_chain/fine_pdl/genblk1[54].lut_i/lut/I0
    SLICE_X23Y11         LUT6 (Prop_lut6_I0_O)        0.124   197.731 r  delay_chain/fine_pdl/genblk1[54].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.705   198.436    delay_chain/fine_pdl/genblk1[55].lut_i/lut/I0
    SLICE_X23Y11         LUT6 (Prop_lut6_I0_O)        0.124   198.560 r  delay_chain/fine_pdl/genblk1[55].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.602   199.162    delay_chain/fine_pdl/genblk1[56].lut_i/lut/I0
    SLICE_X23Y12         LUT6 (Prop_lut6_I0_O)        0.124   199.286 r  delay_chain/fine_pdl/genblk1[56].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.516   199.802    delay_chain/fine_pdl/genblk1[57].lut_i/lut/I0
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.124   199.926 r  delay_chain/fine_pdl/genblk1[57].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   200.217    delay_chain/fine_pdl/genblk1[58].lut_i/lut/I0
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.124   200.341 r  delay_chain/fine_pdl/genblk1[58].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.634   200.975    delay_chain/fine_pdl/genblk1[59].lut_i/lut/I0
    SLICE_X23Y12         LUT6 (Prop_lut6_I0_O)        0.124   201.099 r  delay_chain/fine_pdl/genblk1[59].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.487   201.585    delay_chain/fine_pdl/genblk1[60].lut_i/lut/I0
    SLICE_X23Y12         LUT6 (Prop_lut6_I0_O)        0.124   201.709 r  delay_chain/fine_pdl/genblk1[60].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.707   202.416    delay_chain/fine_pdl/genblk1[61].lut_i/lut/I0
    SLICE_X23Y12         LUT6 (Prop_lut6_I0_O)        0.124   202.540 r  delay_chain/fine_pdl/genblk1[61].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.618   203.158    delay_chain/fine_pdl/genblk1[62].lut_i/lut/I0
    SLICE_X22Y12         LUT6 (Prop_lut6_I0_O)        0.124   203.282 r  delay_chain/fine_pdl/genblk1[62].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   203.581    delay_chain/fine_pdl/genblk1[63].lut_i/lut/I0
    SLICE_X22Y12         LUT6 (Prop_lut6_I0_O)        0.124   203.705 r  delay_chain/fine_pdl/genblk1[63].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.483   204.188    delay_chain/fine_pdl/genblk1[64].lut_i/lut/I0
    SLICE_X22Y12         LUT6 (Prop_lut6_I0_O)        0.124   204.312 r  delay_chain/fine_pdl/genblk1[64].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   204.989    delay_chain/fine_pdl/genblk1[65].lut_i/lut/I0
    SLICE_X22Y12         LUT6 (Prop_lut6_I0_O)        0.124   205.113 r  delay_chain/fine_pdl/genblk1[65].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.705   205.818    delay_chain/fine_pdl/genblk1[66].lut_i/lut/I0
    SLICE_X20Y11         LUT6 (Prop_lut6_I0_O)        0.124   205.942 r  delay_chain/fine_pdl/genblk1[66].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   206.232    delay_chain/fine_pdl/genblk1[67].lut_i/lut/I0
    SLICE_X20Y11         LUT6 (Prop_lut6_I0_O)        0.124   206.356 r  delay_chain/fine_pdl/genblk1[67].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.481   206.837    delay_chain/fine_pdl/genblk1[68].lut_i/lut/I0
    SLICE_X20Y11         LUT6 (Prop_lut6_I0_O)        0.124   206.961 r  delay_chain/fine_pdl/genblk1[68].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666   207.627    delay_chain/fine_pdl/genblk1[69].lut_i/lut/I0
    SLICE_X20Y11         LUT6 (Prop_lut6_I0_O)        0.124   207.751 r  delay_chain/fine_pdl/genblk1[69].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.569   208.319    delay_chain/fine_pdl/genblk1[70].lut_i/lut/I0
    SLICE_X20Y10         LUT6 (Prop_lut6_I0_O)        0.124   208.443 r  delay_chain/fine_pdl/genblk1[70].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   208.734    delay_chain/fine_pdl/genblk1[71].lut_i/lut/I0
    SLICE_X20Y10         LUT6 (Prop_lut6_I0_O)        0.124   208.858 r  delay_chain/fine_pdl/genblk1[71].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   209.320    delay_chain/fine_pdl/genblk1[72].lut_i/lut/I0
    SLICE_X21Y10         LUT6 (Prop_lut6_I0_O)        0.124   209.444 r  delay_chain/fine_pdl/genblk1[72].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   209.720    delay_chain/fine_pdl/genblk1[73].lut_i/lut/I0
    SLICE_X21Y10         LUT6 (Prop_lut6_I0_O)        0.124   209.844 r  delay_chain/fine_pdl/genblk1[73].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464   210.308    delay_chain/fine_pdl/genblk1[74].lut_i/lut/I0
    SLICE_X21Y10         LUT6 (Prop_lut6_I0_O)        0.124   210.432 r  delay_chain/fine_pdl/genblk1[74].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.724   211.156    delay_chain/fine_pdl/genblk1[75].lut_i/lut/I0
    SLICE_X21Y10         LUT6 (Prop_lut6_I0_O)        0.124   211.280 r  delay_chain/fine_pdl/genblk1[75].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.442   211.722    delay_chain/fine_pdl/genblk1[76].lut_i/lut/I0
    SLICE_X22Y9          LUT6 (Prop_lut6_I0_O)        0.124   211.846 r  delay_chain/fine_pdl/genblk1[76].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   212.522    delay_chain/fine_pdl/genblk1[77].lut_i/lut/I0
    SLICE_X22Y9          LUT6 (Prop_lut6_I0_O)        0.124   212.646 r  delay_chain/fine_pdl/genblk1[77].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.581   213.227    delay_chain/fine_pdl/genblk1[78].lut_i/lut/I0
    SLICE_X22Y8          LUT6 (Prop_lut6_I0_O)        0.124   213.351 r  delay_chain/fine_pdl/genblk1[78].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.617   213.968    delay_chain/fine_pdl/genblk1[79].lut_i/lut/I0
    SLICE_X22Y7          LUT6 (Prop_lut6_I0_O)        0.124   214.092 r  delay_chain/fine_pdl/genblk1[79].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.429   214.521    delay_chain/fine_pdl/genblk1[80].lut_i/lut/I0
    SLICE_X22Y6          LUT6 (Prop_lut6_I0_O)        0.124   214.645 r  delay_chain/fine_pdl/genblk1[80].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   215.060    delay_chain/fine_pdl/genblk1[81].lut_i/lut/I0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124   215.184 r  delay_chain/fine_pdl/genblk1[81].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.274   215.459    delay_chain/fine_pdl/genblk1[82].lut_i/lut/I0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124   215.583 r  delay_chain/fine_pdl/genblk1[82].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.614   216.197    delay_chain/fine_pdl/genblk1[83].lut_i/lut/I0
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124   216.321 r  delay_chain/fine_pdl/genblk1[83].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   216.620    delay_chain/fine_pdl/genblk1[84].lut_i/lut/I0
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124   216.744 r  delay_chain/fine_pdl/genblk1[84].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.514   217.257    delay_chain/fine_pdl/genblk1[85].lut_i/lut/I0
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124   217.381 r  delay_chain/fine_pdl/genblk1[85].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.716   218.097    delay_chain/fine_pdl/genblk1[86].lut_i/lut/I0
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124   218.221 r  delay_chain/fine_pdl/genblk1[86].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.645   218.866    delay_chain/fine_pdl/genblk1[87].lut_i/lut/I0
    SLICE_X22Y5          LUT6 (Prop_lut6_I0_O)        0.124   218.990 r  delay_chain/fine_pdl/genblk1[87].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   219.289    delay_chain/fine_pdl/genblk1[88].lut_i/lut/I0
    SLICE_X22Y5          LUT6 (Prop_lut6_I0_O)        0.124   219.413 r  delay_chain/fine_pdl/genblk1[88].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   219.928    delay_chain/fine_pdl/genblk1[89].lut_i/lut/I0
    SLICE_X22Y5          LUT6 (Prop_lut6_I0_O)        0.124   220.052 r  delay_chain/fine_pdl/genblk1[89].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464   220.516    delay_chain/fine_pdl/genblk1[90].lut_i/lut/I0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124   220.640 r  delay_chain/fine_pdl/genblk1[90].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.691   221.331    delay_chain/fine_pdl/genblk1[91].lut_i/lut/I0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124   221.455 r  delay_chain/fine_pdl/genblk1[91].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.439   221.894    delay_chain/fine_pdl/genblk1[92].lut_i/lut/I0
    SLICE_X20Y4          LUT6 (Prop_lut6_I0_O)        0.124   222.018 r  delay_chain/fine_pdl/genblk1[92].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666   222.684    delay_chain/fine_pdl/genblk1[93].lut_i/lut/I0
    SLICE_X20Y4          LUT6 (Prop_lut6_I0_O)        0.124   222.808 r  delay_chain/fine_pdl/genblk1[93].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   223.223    delay_chain/fine_pdl/genblk1[94].lut_i/lut/I0
    SLICE_X21Y4          LUT6 (Prop_lut6_I0_O)        0.124   223.347 r  delay_chain/fine_pdl/genblk1[94].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   223.622    delay_chain/fine_pdl/genblk1[95].lut_i/lut/I0
    SLICE_X21Y4          LUT6 (Prop_lut6_I0_O)        0.124   223.746 r  delay_chain/fine_pdl/genblk1[95].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.424   224.170    delay_chain/fine_pdl/genblk1[96].lut_i/lut/I0
    SLICE_X21Y3          LUT6 (Prop_lut6_I0_O)        0.124   224.294 r  delay_chain/fine_pdl/genblk1[96].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.433   224.727    delay_chain/fine_pdl/genblk1[97].lut_i/lut/I0
    SLICE_X20Y1          LUT6 (Prop_lut6_I0_O)        0.124   224.851 r  delay_chain/fine_pdl/genblk1[97].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.578   225.429    delay_chain/fine_pdl/genblk1[98].lut_i/lut/I0
    SLICE_X19Y1          LUT6 (Prop_lut6_I0_O)        0.124   225.553 r  delay_chain/fine_pdl/genblk1[98].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   225.829    delay_chain/fine_pdl/genblk1[99].lut_i/lut/I0
    SLICE_X19Y1          LUT6 (Prop_lut6_I0_O)        0.124   225.953 r  delay_chain/fine_pdl/genblk1[99].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.476   226.429    delay_chain/fine_pdl/genblk1[100].lut_i/lut/I0
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.124   226.553 r  delay_chain/fine_pdl/genblk1[100].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.561   227.114    delay_chain/fine_pdl/genblk1[101].lut_i/lut/I0
    SLICE_X17Y1          LUT6 (Prop_lut6_I0_O)        0.124   227.238 r  delay_chain/fine_pdl/genblk1[101].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   227.513    delay_chain/fine_pdl/genblk1[102].lut_i/lut/I0
    SLICE_X17Y1          LUT6 (Prop_lut6_I0_O)        0.124   227.637 r  delay_chain/fine_pdl/genblk1[102].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.477   228.114    delay_chain/fine_pdl/genblk1[103].lut_i/lut/I0
    SLICE_X16Y1          LUT6 (Prop_lut6_I0_O)        0.124   228.238 r  delay_chain/fine_pdl/genblk1[103].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.427   228.665    delay_chain/fine_pdl/genblk1[104].lut_i/lut/I0
    SLICE_X16Y2          LUT6 (Prop_lut6_I0_O)        0.124   228.789 r  delay_chain/fine_pdl/genblk1[104].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   229.079    delay_chain/fine_pdl/genblk1[105].lut_i/lut/I0
    SLICE_X16Y2          LUT6 (Prop_lut6_I0_O)        0.124   229.203 r  delay_chain/fine_pdl/genblk1[105].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   229.711    delay_chain/fine_pdl/genblk1[106].lut_i/lut/I0
    SLICE_X16Y2          LUT6 (Prop_lut6_I0_O)        0.124   229.835 r  delay_chain/fine_pdl/genblk1[106].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.608   230.443    delay_chain/fine_pdl/genblk1[107].lut_i/lut/I0
    SLICE_X18Y2          LUT6 (Prop_lut6_I0_O)        0.124   230.567 r  delay_chain/fine_pdl/genblk1[107].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.298   230.864    delay_chain/fine_pdl/genblk1[108].lut_i/lut/I0
    SLICE_X18Y2          LUT6 (Prop_lut6_I0_O)        0.124   230.988 r  delay_chain/fine_pdl/genblk1[108].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   231.503    delay_chain/fine_pdl/genblk1[109].lut_i/lut/I0
    SLICE_X18Y2          LUT6 (Prop_lut6_I0_O)        0.124   231.627 r  delay_chain/fine_pdl/genblk1[109].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.615   232.242    delay_chain/fine_pdl/genblk1[110].lut_i/lut/I0
    SLICE_X18Y3          LUT6 (Prop_lut6_I0_O)        0.124   232.366 r  delay_chain/fine_pdl/genblk1[110].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604   232.971    delay_chain/fine_pdl/genblk1[111].lut_i/lut/I0
    SLICE_X19Y3          LUT6 (Prop_lut6_I0_O)        0.124   233.094 r  delay_chain/fine_pdl/genblk1[111].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   233.370    delay_chain/fine_pdl/genblk1[112].lut_i/lut/I0
    SLICE_X19Y3          LUT6 (Prop_lut6_I0_O)        0.124   233.494 r  delay_chain/fine_pdl/genblk1[112].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.431   233.925    delay_chain/fine_pdl/genblk1[113].lut_i/lut/I0
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.124   234.049 r  delay_chain/fine_pdl/genblk1[113].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428   234.478    delay_chain/fine_pdl/genblk1[114].lut_i/lut/I0
    SLICE_X20Y4          LUT6 (Prop_lut6_I0_O)        0.124   234.602 r  delay_chain/fine_pdl/genblk1[114].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   234.892    delay_chain/fine_pdl/genblk1[115].lut_i/lut/I0
    SLICE_X20Y4          LUT6 (Prop_lut6_I0_O)        0.124   235.016 r  delay_chain/fine_pdl/genblk1[115].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.573   235.589    delay_chain/fine_pdl/genblk1[116].lut_i/lut/I0
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.124   235.713 r  delay_chain/fine_pdl/genblk1[116].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.512   236.225    delay_chain/fine_pdl/genblk1[117].lut_i/lut/I0
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.124   236.349 r  delay_chain/fine_pdl/genblk1[117].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666   237.015    delay_chain/fine_pdl/genblk1[118].lut_i/lut/I0
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.124   237.139 r  delay_chain/fine_pdl/genblk1[118].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   237.554    delay_chain/fine_pdl/genblk1[119].lut_i/lut/I0
    SLICE_X21Y3          LUT6 (Prop_lut6_I0_O)        0.124   237.678 r  delay_chain/fine_pdl/genblk1[119].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   237.953    delay_chain/fine_pdl/genblk1[120].lut_i/lut/I0
    SLICE_X21Y3          LUT6 (Prop_lut6_I0_O)        0.124   238.077 r  delay_chain/fine_pdl/genblk1[120].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.486   238.564    delay_chain/fine_pdl/genblk1[121].lut_i/lut/I0
    SLICE_X21Y3          LUT6 (Prop_lut6_I0_O)        0.124   238.688 r  delay_chain/fine_pdl/genblk1[121].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.623   239.311    delay_chain/fine_pdl/genblk1[122].lut_i/lut/I0
    SLICE_X22Y2          LUT6 (Prop_lut6_I0_O)        0.124   239.435 r  delay_chain/fine_pdl/genblk1[122].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   239.734    delay_chain/fine_pdl/genblk1[123].lut_i/lut/I0
    SLICE_X22Y2          LUT6 (Prop_lut6_I0_O)        0.124   239.858 r  delay_chain/fine_pdl/genblk1[123].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.403   240.261    delay_chain/fine_pdl/genblk1[124].lut_i/lut/I0
    SLICE_X21Y2          LUT6 (Prop_lut6_I0_O)        0.124   240.385 r  delay_chain/fine_pdl/genblk1[124].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.275   240.659    delay_chain/fine_pdl/genblk1[125].lut_i/lut/I0
    SLICE_X21Y2          LUT6 (Prop_lut6_I0_O)        0.124   240.783 r  delay_chain/fine_pdl/genblk1[125].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.629   241.412    delay_chain/fine_pdl/genblk1[126].lut_i/lut/I0
    SLICE_X21Y2          LUT6 (Prop_lut6_I0_O)        0.124   241.536 r  delay_chain/fine_pdl/genblk1[126].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.562   242.098    delay_chain/fine_pdl/genblk1[127].lut_i/lut/I0
    SLICE_X21Y1          LUT6 (Prop_lut6_I0_O)        0.124   242.222 r  delay_chain/fine_pdl/genblk1[127].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.658   242.880    delay_chain/fine_pdl/genblk1[128].lut_i/lut/I0
    SLICE_X20Y1          LUT6 (Prop_lut6_I0_O)        0.124   243.004 r  delay_chain/fine_pdl/genblk1[128].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   243.294    delay_chain/fine_pdl/genblk1[129].lut_i/lut/I0
    SLICE_X20Y1          LUT6 (Prop_lut6_I0_O)        0.124   243.418 r  delay_chain/fine_pdl/genblk1[129].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.585   244.004    delay_chain/fine_pdl/genblk1[130].lut_i/lut/I0
    SLICE_X20Y0          LUT6 (Prop_lut6_I0_O)        0.124   244.128 r  delay_chain/fine_pdl/genblk1[130].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   244.418    delay_chain/fine_pdl/genblk1[131].lut_i/lut/I0
    SLICE_X20Y0          LUT6 (Prop_lut6_I0_O)        0.124   244.542 r  delay_chain/fine_pdl/genblk1[131].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.423   244.965    delay_chain/fine_pdl/genblk1[132].lut_i/lut/I0
    SLICE_X21Y0          LUT6 (Prop_lut6_I0_O)        0.124   245.089 r  delay_chain/fine_pdl/genblk1[132].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   245.365    delay_chain/fine_pdl/genblk1[133].lut_i/lut/I0
    SLICE_X21Y0          LUT6 (Prop_lut6_I0_O)        0.124   245.489 r  delay_chain/fine_pdl/genblk1[133].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464   245.953    delay_chain/fine_pdl/genblk1[134].lut_i/lut/I0
    SLICE_X21Y0          LUT6 (Prop_lut6_I0_O)        0.124   246.077 r  delay_chain/fine_pdl/genblk1[134].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.418   246.495    delay_chain/fine_pdl/genblk1[135].lut_i/lut/I0
    SLICE_X21Y1          LUT6 (Prop_lut6_I0_O)        0.124   246.619 r  delay_chain/fine_pdl/genblk1[135].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.418   247.037    delay_chain/fine_pdl/genblk1[136].lut_i/lut/I0
    SLICE_X22Y1          LUT6 (Prop_lut6_I0_O)        0.124   247.161 r  delay_chain/fine_pdl/genblk1[136].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.298   247.458    delay_chain/fine_pdl/genblk1[137].lut_i/lut/I0
    SLICE_X22Y1          LUT6 (Prop_lut6_I0_O)        0.124   247.582 r  delay_chain/fine_pdl/genblk1[137].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   248.044    delay_chain/fine_pdl/genblk1[138].lut_i/lut/I0
    SLICE_X23Y1          LUT6 (Prop_lut6_I0_O)        0.124   248.168 r  delay_chain/fine_pdl/genblk1[138].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   248.443    delay_chain/fine_pdl/genblk1[139].lut_i/lut/I0
    SLICE_X23Y1          LUT6 (Prop_lut6_I0_O)        0.124   248.567 r  delay_chain/fine_pdl/genblk1[139].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.434   249.001    delay_chain/fine_pdl/genblk1[140].lut_i/lut/I0
    SLICE_X22Y1          LUT6 (Prop_lut6_I0_O)        0.124   249.125 r  delay_chain/fine_pdl/genblk1[140].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   249.802    delay_chain/fine_pdl/genblk1[141].lut_i/lut/I0
    SLICE_X22Y1          LUT6 (Prop_lut6_I0_O)        0.124   249.926 r  delay_chain/fine_pdl/genblk1[141].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604   250.530    delay_chain/fine_pdl/genblk1[142].lut_i/lut/I0
    SLICE_X23Y1          LUT6 (Prop_lut6_I0_O)        0.124   250.654 r  delay_chain/fine_pdl/genblk1[142].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.790   251.444    delay_chain/fine_pdl/genblk1[143].lut_i/lut/I0
    SLICE_X24Y0          LUT6 (Prop_lut6_I0_O)        0.124   251.568 r  delay_chain/fine_pdl/genblk1[143].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   251.858    delay_chain/fine_pdl/genblk1[144].lut_i/lut/I0
    SLICE_X24Y0          LUT6 (Prop_lut6_I0_O)        0.124   251.982 r  delay_chain/fine_pdl/genblk1[144].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.512   252.494    delay_chain/fine_pdl/genblk1[145].lut_i/lut/I0
    SLICE_X24Y0          LUT6 (Prop_lut6_I0_O)        0.124   252.618 r  delay_chain/fine_pdl/genblk1[145].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.611   253.229    delay_chain/fine_pdl/genblk1[146].lut_i/lut/I0
    SLICE_X24Y0          LUT6 (Prop_lut6_I0_O)        0.124   253.353 r  delay_chain/fine_pdl/genblk1[146].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.429   253.782    delay_chain/fine_pdl/genblk1[147].lut_i/lut/I0
    SLICE_X24Y1          LUT6 (Prop_lut6_I0_O)        0.124   253.906 r  delay_chain/fine_pdl/genblk1[147].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   254.196    delay_chain/fine_pdl/genblk1[148].lut_i/lut/I0
    SLICE_X24Y1          LUT6 (Prop_lut6_I0_O)        0.124   254.320 r  delay_chain/fine_pdl/genblk1[148].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   254.782    delay_chain/fine_pdl/genblk1[149].lut_i/lut/I0
    SLICE_X25Y1          LUT6 (Prop_lut6_I0_O)        0.124   254.906 r  delay_chain/fine_pdl/genblk1[149].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   255.182    delay_chain/fine_pdl/genblk1[150].lut_i/lut/I0
    SLICE_X25Y1          LUT6 (Prop_lut6_I0_O)        0.124   255.306 r  delay_chain/fine_pdl/genblk1[150].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464   255.770    delay_chain/fine_pdl/genblk1[151].lut_i/lut/I0
    SLICE_X25Y1          LUT6 (Prop_lut6_I0_O)        0.124   255.894 r  delay_chain/fine_pdl/genblk1[151].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.575   256.470    delay_chain/fine_pdl/genblk1[152].lut_i/lut/I0
    SLICE_X26Y0          LUT6 (Prop_lut6_I0_O)        0.124   256.594 r  delay_chain/fine_pdl/genblk1[152].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   256.892    delay_chain/fine_pdl/genblk1[153].lut_i/lut/I0
    SLICE_X26Y0          LUT6 (Prop_lut6_I0_O)        0.124   257.016 r  delay_chain/fine_pdl/genblk1[153].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   257.531    delay_chain/fine_pdl/genblk1[154].lut_i/lut/I0
    SLICE_X26Y0          LUT6 (Prop_lut6_I0_O)        0.124   257.655 r  delay_chain/fine_pdl/genblk1[154].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.619   258.275    delay_chain/fine_pdl/genblk1[155].lut_i/lut/I0
    SLICE_X26Y0          LUT6 (Prop_lut6_I0_O)        0.124   258.399 r  delay_chain/fine_pdl/genblk1[155].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   258.814    delay_chain/fine_pdl/genblk1[156].lut_i/lut/I0
    SLICE_X27Y0          LUT6 (Prop_lut6_I0_O)        0.124   258.938 r  delay_chain/fine_pdl/genblk1[156].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   259.213    delay_chain/fine_pdl/genblk1[157].lut_i/lut/I0
    SLICE_X27Y0          LUT6 (Prop_lut6_I0_O)        0.124   259.337 r  delay_chain/fine_pdl/genblk1[157].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.619   259.957    delay_chain/fine_pdl/genblk1[158].lut_i/lut/I0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124   260.081 r  delay_chain/fine_pdl/genblk1[158].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.439   260.520    delay_chain/fine_pdl/genblk1[159].lut_i/lut/I0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124   260.644 r  delay_chain/fine_pdl/genblk1[159].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.723   261.367    delay_chain/fine_pdl/genblk1[160].lut_i/lut/I0
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.124   261.491 r  delay_chain/fine_pdl/genblk1[160].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.562   262.053    delay_chain/fine_pdl/genblk1[161].lut_i/lut/I0
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.124   262.177 r  delay_chain/fine_pdl/genblk1[161].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   262.453    delay_chain/fine_pdl/genblk1[162].lut_i/lut/I0
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.124   262.577 r  delay_chain/fine_pdl/genblk1[162].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.404   262.980    delay_chain/fine_pdl/genblk1[163].lut_i/lut/I0
    SLICE_X27Y1          LUT6 (Prop_lut6_I0_O)        0.124   263.104 r  delay_chain/fine_pdl/genblk1[163].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   263.380    delay_chain/fine_pdl/genblk1[164].lut_i/lut/I0
    SLICE_X27Y1          LUT6 (Prop_lut6_I0_O)        0.124   263.504 r  delay_chain/fine_pdl/genblk1[164].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.613   264.117    delay_chain/fine_pdl/genblk1[165].lut_i/lut/I0
    SLICE_X25Y1          LUT6 (Prop_lut6_I0_O)        0.124   264.241 r  delay_chain/fine_pdl/genblk1[165].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.573   264.814    delay_chain/fine_pdl/genblk1[166].lut_i/lut/I0
    SLICE_X24Y1          LUT6 (Prop_lut6_I0_O)        0.124   264.938 r  delay_chain/fine_pdl/genblk1[166].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.750   265.688    delay_chain/fine_pdl/genblk1[167].lut_i/lut/I0
    SLICE_X24Y1          LUT6 (Prop_lut6_I0_O)        0.124   265.812 r  delay_chain/fine_pdl/genblk1[167].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.773   266.585    delay_chain/fine_pdl/genblk1[168].lut_i/lut/I0
    SLICE_X23Y1          LUT6 (Prop_lut6_I0_O)        0.124   266.709 r  delay_chain/fine_pdl/genblk1[168].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.554   267.263    delay_chain/fine_pdl/genblk1[169].lut_i/lut/I0
    SLICE_X23Y2          LUT6 (Prop_lut6_I0_O)        0.124   267.387 r  delay_chain/fine_pdl/genblk1[169].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.516   267.904    delay_chain/fine_pdl/genblk1[170].lut_i/lut/I0
    SLICE_X24Y2          LUT6 (Prop_lut6_I0_O)        0.124   268.028 r  delay_chain/fine_pdl/genblk1[170].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   268.318    delay_chain/fine_pdl/genblk1[171].lut_i/lut/I0
    SLICE_X24Y2          LUT6 (Prop_lut6_I0_O)        0.124   268.442 r  delay_chain/fine_pdl/genblk1[171].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   268.950    delay_chain/fine_pdl/genblk1[172].lut_i/lut/I0
    SLICE_X24Y2          LUT6 (Prop_lut6_I0_O)        0.124   269.074 r  delay_chain/fine_pdl/genblk1[172].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666   269.740    delay_chain/fine_pdl/genblk1[173].lut_i/lut/I0
    SLICE_X24Y2          LUT6 (Prop_lut6_I0_O)        0.124   269.864 r  delay_chain/fine_pdl/genblk1[173].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.527   270.391    delay_chain/fine_pdl/genblk1[174].lut_i/lut/I0
    SLICE_X22Y2          LUT6 (Prop_lut6_I0_O)        0.124   270.514 r  delay_chain/fine_pdl/genblk1[174].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.618   271.133    delay_chain/fine_pdl/genblk1[175].lut_i/lut/I0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124   271.257 r  delay_chain/fine_pdl/genblk1[175].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.301   271.558    delay_chain/fine_pdl/genblk1[176].lut_i/lut/I0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124   271.682 r  delay_chain/fine_pdl/genblk1[176].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   272.144    delay_chain/fine_pdl/genblk1[177].lut_i/lut/I0
    SLICE_X23Y3          LUT6 (Prop_lut6_I0_O)        0.124   272.268 r  delay_chain/fine_pdl/genblk1[177].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   272.784    delay_chain/fine_pdl/genblk1[178].lut_i/lut/I0
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.124   272.908 r  delay_chain/fine_pdl/genblk1[178].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.438   273.346    delay_chain/fine_pdl/genblk1[179].lut_i/lut/I0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124   273.470 r  delay_chain/fine_pdl/genblk1[179].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.602   274.072    delay_chain/fine_pdl/genblk1[180].lut_i/lut/I0
    SLICE_X27Y2          LUT6 (Prop_lut6_I0_O)        0.124   274.196 r  delay_chain/fine_pdl/genblk1[180].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.278   274.473    delay_chain/fine_pdl/genblk1[181].lut_i/lut/I0
    SLICE_X27Y2          LUT6 (Prop_lut6_I0_O)        0.124   274.597 r  delay_chain/fine_pdl/genblk1[181].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.424   275.021    delay_chain/fine_pdl/genblk1[182].lut_i/lut/I0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124   275.145 r  delay_chain/fine_pdl/genblk1[182].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   275.420    delay_chain/fine_pdl/genblk1[183].lut_i/lut/I0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124   275.544 r  delay_chain/fine_pdl/genblk1[183].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.490   276.035    delay_chain/fine_pdl/genblk1[184].lut_i/lut/I0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124   276.159 r  delay_chain/fine_pdl/genblk1[184].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.621   276.780    delay_chain/fine_pdl/genblk1[185].lut_i/lut/I0
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.124   276.904 r  delay_chain/fine_pdl/genblk1[185].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.507   277.410    delay_chain/fine_pdl/genblk1[186].lut_i/lut/I0
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.124   277.534 r  delay_chain/fine_pdl/genblk1[186].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.706   278.241    delay_chain/fine_pdl/genblk1[187].lut_i/lut/I0
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.124   278.365 r  delay_chain/fine_pdl/genblk1[187].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   278.780    delay_chain/fine_pdl/genblk1[188].lut_i/lut/I0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124   278.904 r  delay_chain/fine_pdl/genblk1[188].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.589   279.492    delay_chain/fine_pdl/genblk1[189].lut_i/lut/I0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124   279.616 r  delay_chain/fine_pdl/genblk1[189].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   280.131    delay_chain/fine_pdl/genblk1[190].lut_i/lut/I0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124   280.255 r  delay_chain/fine_pdl/genblk1[190].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   280.932    delay_chain/fine_pdl/genblk1[191].lut_i/lut/I0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124   281.056 r  delay_chain/fine_pdl/genblk1[191].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.645   281.701    delay_chain/fine_pdl/genblk1[192].lut_i/lut/I0
    SLICE_X26Y3          LUT6 (Prop_lut6_I0_O)        0.124   281.825 r  delay_chain/fine_pdl/genblk1[192].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.602   282.426    delay_chain/fine_pdl/genblk1[193].lut_i/lut/I0
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.124   282.550 r  delay_chain/fine_pdl/genblk1[193].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   282.826    delay_chain/fine_pdl/genblk1[194].lut_i/lut/I0
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.124   282.950 r  delay_chain/fine_pdl/genblk1[194].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.486   283.437    delay_chain/fine_pdl/genblk1[195].lut_i/lut/I0
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.124   283.561 r  delay_chain/fine_pdl/genblk1[195].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.449   284.009    delay_chain/fine_pdl/genblk1[196].lut_i/lut/I0
    SLICE_X26Y3          LUT6 (Prop_lut6_I0_O)        0.124   284.133 r  delay_chain/fine_pdl/genblk1[196].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.577   284.710    delay_chain/fine_pdl/genblk1[197].lut_i/lut/I0
    SLICE_X24Y4          LUT6 (Prop_lut6_I0_O)        0.124   284.834 r  delay_chain/fine_pdl/genblk1[197].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   285.125    delay_chain/fine_pdl/genblk1[198].lut_i/lut/I0
    SLICE_X24Y4          LUT6 (Prop_lut6_I0_O)        0.124   285.249 r  delay_chain/fine_pdl/genblk1[198].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   285.756    delay_chain/fine_pdl/genblk1[199].lut_i/lut/I0
    SLICE_X24Y4          LUT6 (Prop_lut6_I0_O)        0.124   285.880 r  delay_chain/fine_pdl/genblk1[199].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.665   286.546    delay_chain/fine_pdl/genblk1[200].lut_i/lut/I0
    SLICE_X24Y4          LUT6 (Prop_lut6_I0_O)        0.124   286.670 r  delay_chain/fine_pdl/genblk1[200].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   287.085    delay_chain/fine_pdl/genblk1[201].lut_i/lut/I0
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124   287.208 r  delay_chain/fine_pdl/genblk1[201].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   287.484    delay_chain/fine_pdl/genblk1[202].lut_i/lut/I0
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124   287.608 r  delay_chain/fine_pdl/genblk1[202].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.486   288.095    delay_chain/fine_pdl/genblk1[203].lut_i/lut/I0
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124   288.219 r  delay_chain/fine_pdl/genblk1[203].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.624   288.842    delay_chain/fine_pdl/genblk1[204].lut_i/lut/I0
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124   288.966 r  delay_chain/fine_pdl/genblk1[204].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.457   289.423    delay_chain/fine_pdl/genblk1[205].lut_i/lut/I0
    SLICE_X26Y3          LUT6 (Prop_lut6_I0_O)        0.124   289.547 r  delay_chain/fine_pdl/genblk1[205].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   290.224    delay_chain/fine_pdl/genblk1[206].lut_i/lut/I0
    SLICE_X26Y3          LUT6 (Prop_lut6_I0_O)        0.124   290.348 r  delay_chain/fine_pdl/genblk1[206].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.416   290.764    delay_chain/fine_pdl/genblk1[207].lut_i/lut/I0
    SLICE_X27Y2          LUT6 (Prop_lut6_I0_O)        0.124   290.888 r  delay_chain/fine_pdl/genblk1[207].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604   291.492    delay_chain/fine_pdl/genblk1[208].lut_i/lut/I0
    SLICE_X27Y2          LUT6 (Prop_lut6_I0_O)        0.124   291.616 r  delay_chain/fine_pdl/genblk1[208].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.546   292.162    delay_chain/fine_pdl/genblk1[209].lut_i/lut/I0
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.124   292.286 r  delay_chain/fine_pdl/genblk1[209].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   292.561    delay_chain/fine_pdl/genblk1[210].lut_i/lut/I0
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.124   292.685 r  delay_chain/fine_pdl/genblk1[210].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.630   293.315    delay_chain/fine_pdl/genblk1[211].lut_i/lut/I0
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.124   293.439 r  delay_chain/fine_pdl/genblk1[211].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604   294.043    delay_chain/fine_pdl/genblk1[212].lut_i/lut/I0
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.124   294.167 r  delay_chain/fine_pdl/genblk1[212].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.594   294.761    delay_chain/fine_pdl/genblk1[213].lut_i/lut/I0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.124   294.885 r  delay_chain/fine_pdl/genblk1[213].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.301   295.186    delay_chain/fine_pdl/genblk1[214].lut_i/lut/I0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.124   295.310 r  delay_chain/fine_pdl/genblk1[214].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.607   295.917    delay_chain/fine_pdl/genblk1[215].lut_i/lut/I0
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.124   296.041 r  delay_chain/fine_pdl/genblk1[215].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.620   296.661    delay_chain/fine_pdl/genblk1[216].lut_i/lut/I0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.124   296.785 r  delay_chain/fine_pdl/genblk1[216].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.615   297.401    delay_chain/fine_pdl/genblk1[217].lut_i/lut/I0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.124   297.525 r  delay_chain/fine_pdl/genblk1[217].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   297.824    delay_chain/fine_pdl/genblk1[218].lut_i/lut/I0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.124   297.948 r  delay_chain/fine_pdl/genblk1[218].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511   298.458    delay_chain/fine_pdl/genblk1[219].lut_i/lut/I0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.124   298.582 r  delay_chain/fine_pdl/genblk1[219].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   299.259    delay_chain/fine_pdl/genblk1[220].lut_i/lut/I0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.124   299.383 r  delay_chain/fine_pdl/genblk1[220].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   299.798    delay_chain/fine_pdl/genblk1[221].lut_i/lut/I0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124   299.922 r  delay_chain/fine_pdl/genblk1[221].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   300.198    delay_chain/fine_pdl/genblk1[222].lut_i/lut/I0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124   300.322 r  delay_chain/fine_pdl/genblk1[222].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.419   300.740    delay_chain/fine_pdl/genblk1[223].lut_i/lut/I0
    SLICE_X33Y3          LUT6 (Prop_lut6_I0_O)        0.124   300.864 r  delay_chain/fine_pdl/genblk1[223].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.564   301.429    delay_chain/fine_pdl/genblk1[224].lut_i/lut/I0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124   301.553 r  delay_chain/fine_pdl/genblk1[224].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.585   302.138    delay_chain/fine_pdl/genblk1[225].lut_i/lut/I0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   302.262 r  delay_chain/fine_pdl/genblk1[225].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666   302.927    delay_chain/fine_pdl/genblk1[226].lut_i/lut/I0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   303.051 r  delay_chain/fine_pdl/genblk1[226].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.641   303.692    delay_chain/fine_pdl/genblk1[227].lut_i/lut/I0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   303.816 r  delay_chain/fine_pdl/genblk1[227].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.556   304.372    delay_chain/fine_pdl/genblk1[228].lut_i/lut/I0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124   304.496 r  delay_chain/fine_pdl/genblk1[228].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   304.911    delay_chain/fine_pdl/genblk1[229].lut_i/lut/I0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124   305.035 r  delay_chain/fine_pdl/genblk1[229].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.577   305.612    delay_chain/fine_pdl/genblk1[230].lut_i/lut/I0
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124   305.736 r  delay_chain/fine_pdl/genblk1[230].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.609   306.345    delay_chain/fine_pdl/genblk1[231].lut_i/lut/I0
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124   306.469 r  delay_chain/fine_pdl/genblk1[231].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.582   307.052    delay_chain/fine_pdl/genblk1[232].lut_i/lut/I0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.124   307.176 r  delay_chain/fine_pdl/genblk1[232].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.635   307.811    delay_chain/fine_pdl/genblk1[233].lut_i/lut/I0
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.124   307.935 r  delay_chain/fine_pdl/genblk1[233].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.627   308.562    delay_chain/fine_pdl/genblk1[234].lut_i/lut/I0
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.124   308.686 r  delay_chain/fine_pdl/genblk1[234].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.414   309.100    delay_chain/fine_pdl/genblk1[235].lut_i/lut/I0
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.124   309.224 r  delay_chain/fine_pdl/genblk1[235].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.414   309.638    delay_chain/fine_pdl/genblk1[236].lut_i/lut/I0
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.124   309.762 r  delay_chain/fine_pdl/genblk1[236].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.651   310.413    delay_chain/fine_pdl/genblk1[237].lut_i/lut/I0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124   310.537 r  delay_chain/fine_pdl/genblk1[237].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.567   311.104    delay_chain/fine_pdl/genblk1[238].lut_i/lut/I0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124   311.228 r  delay_chain/fine_pdl/genblk1[238].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.578   311.806    delay_chain/fine_pdl/genblk1[239].lut_i/lut/I0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124   311.930 r  delay_chain/fine_pdl/genblk1[239].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.554   312.483    delay_chain/fine_pdl/genblk1[240].lut_i/lut/I0
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.124   312.607 r  delay_chain/fine_pdl/genblk1[240].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.416   313.024    delay_chain/fine_pdl/genblk1[241].lut_i/lut/I0
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.124   313.148 r  delay_chain/fine_pdl/genblk1[241].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.413   313.561    delay_chain/fine_pdl/genblk1[242].lut_i/lut/I0
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.124   313.685 r  delay_chain/fine_pdl/genblk1[242].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.627   314.312    delay_chain/fine_pdl/genblk1[243].lut_i/lut/I0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124   314.436 r  delay_chain/fine_pdl/genblk1[243].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.653   315.088    delay_chain/fine_pdl/genblk1[244].lut_i/lut/I0
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.124   315.212 r  delay_chain/fine_pdl/genblk1[244].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.413   315.625    delay_chain/fine_pdl/genblk1[245].lut_i/lut/I0
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.124   315.749 r  delay_chain/fine_pdl/genblk1[245].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   316.211    delay_chain/fine_pdl/genblk1[246].lut_i/lut/I0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124   316.335 r  delay_chain/fine_pdl/genblk1[246].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.476   316.811    delay_chain/fine_pdl/genblk1[247].lut_i/lut/I0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124   316.935 r  delay_chain/fine_pdl/genblk1[247].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.433   317.368    delay_chain/fine_pdl/genblk1[248].lut_i/lut/I0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124   317.492 r  delay_chain/fine_pdl/genblk1[248].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.561   318.053    delay_chain/fine_pdl/genblk1[249].lut_i/lut/I0
    SLICE_X33Y0          LUT6 (Prop_lut6_I0_O)        0.124   318.177 r  delay_chain/fine_pdl/genblk1[249].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.413   318.590    delay_chain/fine_pdl/genblk1[250].lut_i/lut/I0
    SLICE_X33Y0          LUT6 (Prop_lut6_I0_O)        0.124   318.714 r  delay_chain/fine_pdl/genblk1[250].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.440   319.154    delay_chain/fine_pdl/genblk1[251].lut_i/lut/I0
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.124   319.278 r  delay_chain/fine_pdl/genblk1[251].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.438   319.716    delay_chain/fine_pdl/genblk1[252].lut_i/lut/I0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124   319.840 r  delay_chain/fine_pdl/genblk1[252].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.594   320.434    delay_chain/fine_pdl/genblk1[253].lut_i/lut/I0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124   320.558 r  delay_chain/fine_pdl/genblk1[253].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.436   320.994    delay_chain/fine_pdl/genblk1[254].lut_i/lut/I0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124   321.118 r  delay_chain/fine_pdl/genblk1[254].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.605   321.724    delay_chain/fine_pdl/genblk1[255].lut_i/lut/I0
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.124   321.848 r  delay_chain/fine_pdl/genblk1[255].lut_i/lut/LUT6/O
                         net (fo=1, routed)           0.306   322.154    delay_chain/fine_pdl/genblk1[255].lut_i/lut_n_1
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.124   322.278 r  delay_chain/fine_pdl/genblk1[255].lut_i/q_i_47/O
                         net (fo=1, routed)           0.000   322.278    delay_chain/fine_pdl/genblk1[251].lut_i/q_reg_i_8
    SLICE_X28Y2          MUXF7 (Prop_muxf7_I1_O)      0.214   322.492 r  delay_chain/fine_pdl/genblk1[251].lut_i/q_reg_i_21/O
                         net (fo=1, routed)           0.000   322.492    delay_chain/fine_pdl/genblk1[243].lut_i/q_i_3_0
    SLICE_X28Y2          MUXF8 (Prop_muxf8_I1_O)      0.088   322.580 r  delay_chain/fine_pdl/genblk1[243].lut_i/q_reg_i_8/O
                         net (fo=1, routed)           0.310   322.890    delay_chain/fine_pdl/genblk1[243].lut_i/q_reg_i_8_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I0_O)        0.319   323.209 r  delay_chain/fine_pdl/genblk1[243].lut_i/q_i_3/O
                         net (fo=2, routed)           0.000   323.209    delay_chain/fine_pdl/genblk1[179].lut_i/pio9_OBUF_inst_i_1
    SLICE_X28Y3          MUXF7 (Prop_muxf7_I1_O)      0.214   323.423 r  delay_chain/fine_pdl/genblk1[179].lut_i/pio9_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.000   323.423    delay_chain/fine_pdl/genblk1[51].lut_i/pio9
    SLICE_X28Y3          MUXF8 (Prop_muxf8_I1_O)      0.088   323.511 r  delay_chain/fine_pdl/genblk1[51].lut_i/pio9_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.260   325.771    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.701   329.472 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000   329.472    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio16
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.501ns  (logic 3.987ns (53.148%)  route 3.514ns (46.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.233     1.233    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           1.567    -2.239    capture_dff/clk_out
    SLICE_X27Y3          FDRE                                         r  capture_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.456    -1.783 r  capture_dff/q_reg/Q
                         net (fo=1, routed)           3.514     1.731    pio16_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.531     5.262 r  pio16_OBUF_inst/O
                         net (fo=0)                   0.000     5.262    pio16
    P14                                                               r  pio16 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.900ns  (logic 3.966ns (67.207%)  route 1.935ns (32.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.233     1.233    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           1.634    -2.172    lauch_dff/clk_out
    SLICE_X41Y4          FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.716 r  lauch_dff/q_reg/Q
                         net (fo=4, routed)           1.935     0.219    pio1_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.510     3.729 r  pio1_OBUF_inst/O
                         net (fo=0)                   0.000     3.729    pio1
    L1                                                                r  pio1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_indicator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.649ns  (logic 3.984ns (70.520%)  route 1.665ns (29.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.233     1.233    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -5.563 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -3.902    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.806 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           1.626    -2.180    clk_24Mhz
    SLICE_X41Y33         FDRE                                         r  rst_indicator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -1.724 r  rst_indicator_reg/Q
                         net (fo=1, routed)           1.665    -0.059    led_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         3.528     3.469 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.469    led[3]
    E1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_indicator_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.370ns (80.474%)  route 0.332ns (19.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          0.440     0.440    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.588    -0.735    clk_24Mhz
    SLICE_X41Y33         FDRE                                         r  rst_indicator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  rst_indicator_reg/Q
                         net (fo=1, routed)           0.332    -0.262    led_OBUF[3]
    E1                   OBUF (Prop_obuf_I_O)         1.229     0.967 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     0.967    led[3]
    E1                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.352ns (74.366%)  route 0.466ns (25.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          0.440     0.440    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.593    -0.730    lauch_dff/clk_out
    SLICE_X41Y4          FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.589 r  lauch_dff/q_reg/Q
                         net (fo=4, routed)           0.466    -0.123    pio1_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.211     1.088 r  pio1_OBUF_inst/O
                         net (fo=0)                   0.000     1.088    pio1
    L1                                                                r  pio1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 capture_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio16
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.670ns  (logic 1.372ns (51.407%)  route 1.297ns (48.593%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          0.440     0.440    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.564    -0.759    capture_dff/clk_out
    SLICE_X27Y3          FDRE                                         r  capture_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.618 r  capture_dff/q_reg/Q
                         net (fo=1, routed)           1.297     0.680    pio16_OBUF
    P14                  OBUF (Prop_obuf_I_O)         1.231     1.911 r  pio16_OBUF_inst/O
                         net (fo=0)                   0.000     1.911    pio16
    P14                                                               r  pio16 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lauch_dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.435ns  (logic 2.266ns (51.094%)  route 2.169ns (48.906%))
  Logic Levels:           15  (LUT6=6 MUXF7=4 MUXF8=4 OBUF=1)
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          0.440     0.440    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.834 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.348    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.322 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.593    -0.730    lauch_dff/clk_out
    SLICE_X41Y4          FDRE                                         r  lauch_dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_fdre_C_Q)         0.141    -0.589 r  lauch_dff/q_reg/Q
                         net (fo=4, routed)           0.119    -0.470    delay_chain/coarse_pdl/genblk1[0].lut_0/lut/I0
    SLICE_X40Y4          LUT6 (Prop_lut6_I0_O)        0.045    -0.425 r  delay_chain/coarse_pdl/genblk1[0].lut_0/lut/LUT6/O
                         net (fo=3, routed)           0.484     0.059    delay_chain/coarse_pdl/intermediates_0
    SLICE_X29Y8          LUT6 (Prop_lut6_I5_O)        0.045     0.104 r  delay_chain/coarse_pdl/lut_i_68/O
                         net (fo=1, routed)           0.000     0.104    delay_chain/coarse_pdl/lut_i_68_n_0
    SLICE_X29Y8          MUXF7 (Prop_muxf7_I0_O)      0.071     0.175 r  delay_chain/coarse_pdl/lut_i_30/O
                         net (fo=1, routed)           0.000     0.175    delay_chain/coarse_pdl/lut_i_30_n_0
    SLICE_X29Y8          MUXF8 (Prop_muxf8_I0_O)      0.023     0.198 r  delay_chain/coarse_pdl/lut_i_11/O
                         net (fo=1, routed)           0.258     0.456    delay_chain/coarse_pdl/lut_i_11_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I5_O)        0.112     0.568 r  delay_chain/coarse_pdl/lut_i_4/O
                         net (fo=1, routed)           0.000     0.568    delay_chain/coarse_pdl/lut_i_4_n_0
    SLICE_X28Y9          MUXF7 (Prop_muxf7_I0_O)      0.073     0.641 r  delay_chain/coarse_pdl/lut_i_2/O
                         net (fo=1, routed)           0.000     0.641    delay_chain/coarse_pdl/lut_i_2_n_0
    SLICE_X28Y9          MUXF8 (Prop_muxf8_I0_O)      0.022     0.663 r  delay_chain/coarse_pdl/lut_i_1/O
                         net (fo=2, routed)           0.205     0.868    delay_chain/fine_pdl/genblk1[0].lut_0/lut/I0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.113     0.981 r  delay_chain/fine_pdl/genblk1[0].lut_0/lut/LUT6/O
                         net (fo=3, routed)           0.148     1.129    delay_chain/fine_pdl/genblk1[3].lut_i/intermediates_0
    SLICE_X29Y10         LUT6 (Prop_lut6_I5_O)        0.045     1.174 r  delay_chain/fine_pdl/genblk1[3].lut_i/pio9_OBUF_inst_i_42/O
                         net (fo=1, routed)           0.000     1.174    delay_chain/fine_pdl/genblk1[3].lut_i/pio9_OBUF_inst_i_42_n_0
    SLICE_X29Y10         MUXF7 (Prop_muxf7_I0_O)      0.071     1.245 r  delay_chain/fine_pdl/genblk1[3].lut_i/pio9_OBUF_inst_i_20/O
                         net (fo=1, routed)           0.000     1.245    delay_chain/fine_pdl/genblk1[3].lut_i/pio9_OBUF_inst_i_20_n_0
    SLICE_X29Y10         MUXF8 (Prop_muxf8_I0_O)      0.023     1.268 r  delay_chain/fine_pdl/genblk1[3].lut_i/pio9_OBUF_inst_i_9/O
                         net (fo=1, routed)           0.348     1.616    delay_chain/fine_pdl/genblk1[51].lut_i/pio9_OBUF_inst_i_2_2
    SLICE_X28Y3          LUT6 (Prop_lut6_I5_O)        0.112     1.728 r  delay_chain/fine_pdl/genblk1[51].lut_i/pio9_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.000     1.728    delay_chain/fine_pdl/genblk1[51].lut_i/pio9_OBUF_inst_i_4_n_0
    SLICE_X28Y3          MUXF7 (Prop_muxf7_I0_O)      0.073     1.801 r  delay_chain/fine_pdl/genblk1[51].lut_i/pio9_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.000     1.801    delay_chain/fine_pdl/genblk1[51].lut_i/pio9_OBUF_inst_i_2_n_0
    SLICE_X28Y3          MUXF8 (Prop_muxf8_I0_O)      0.022     1.823 r  delay_chain/fine_pdl/genblk1[51].lut_i/pio9_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.607     2.430    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         1.275     3.705 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000     3.705    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_gen_24MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line61/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_gen_24MHz'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            nolabel_line61/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_gen_24MHz fall edge)
                                                     41.667    41.667 f  
    M9                   IBUF                         0.000    41.667 f  clk_IBUF_inst/O
                         net (fo=83, routed)          0.480    42.147    nolabel_line61/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.052    39.094 f  nolabel_line61/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    39.624    nolabel_line61/inst/clkfbout_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.653 f  nolabel_line61/inst/clkf_buf/O
                         net (fo=1, routed)           0.813    40.466    nolabel_line61/inst/clkfbout_buf_clock_gen_24MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  nolabel_line61/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line61/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_gen_24MHz'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            nolabel_line61/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.121ns  (logic 0.091ns (2.915%)  route 3.030ns (97.085%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.884ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.376ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.162     1.162    nolabel_line61/inst/clk_in
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.062    -5.901 r  nolabel_line61/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -4.319    nolabel_line61/inst/clkfbout_clock_gen_24MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  nolabel_line61/inst/clkf_buf/O
                         net (fo=1, routed)           1.449    -2.779    nolabel_line61/inst/clkfbout_buf_clock_gen_24MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  nolabel_line61/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 number_of_active_coarse_delay_elements_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        172.212ns  (logic 38.277ns (22.227%)  route 133.935ns (77.773%))
  Logic Levels:           269  (LUT6=260 MUXF7=4 MUXF8=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.332     3.797    clk_IBUF
    SLICE_X29Y4          FDRE                                         r  number_of_active_coarse_delay_elements_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456     4.253 r  number_of_active_coarse_delay_elements_reg[1]/Q
                         net (fo=64, routed)          2.796     7.049    delay_chain/coarse_pdl/lut[1]
    SLICE_X37Y7          LUT6 (Prop_lut6_I2_O)        0.124     7.173 r  delay_chain/coarse_pdl/lut_i_85/O
                         net (fo=1, routed)           0.000     7.173    delay_chain/coarse_pdl/lut_i_85_n_0
    SLICE_X37Y7          MUXF7 (Prop_muxf7_I1_O)      0.245     7.418 r  delay_chain/coarse_pdl/lut_i_38/O
                         net (fo=1, routed)           0.000     7.418    delay_chain/coarse_pdl/lut_i_38_n_0
    SLICE_X37Y7          MUXF8 (Prop_muxf8_I0_O)      0.104     7.522 r  delay_chain/coarse_pdl/lut_i_15/O
                         net (fo=1, routed)           1.242     8.764    delay_chain/coarse_pdl/lut_i_15_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I5_O)        0.316     9.080 r  delay_chain/coarse_pdl/lut_i_5/O
                         net (fo=1, routed)           0.000     9.080    delay_chain/coarse_pdl/lut_i_5_n_0
    SLICE_X28Y9          MUXF7 (Prop_muxf7_I1_O)      0.247     9.327 r  delay_chain/coarse_pdl/lut_i_2/O
                         net (fo=1, routed)           0.000     9.327    delay_chain/coarse_pdl/lut_i_2_n_0
    SLICE_X28Y9          MUXF8 (Prop_muxf8_I0_O)      0.098     9.425 r  delay_chain/coarse_pdl/lut_i_1/O
                         net (fo=2, routed)           0.609    10.034    delay_chain/fine_pdl/genblk1[0].lut_0/lut/I0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.319    10.353 r  delay_chain/fine_pdl/genblk1[0].lut_0/lut/LUT6/O
                         net (fo=3, routed)           0.299    10.652    delay_chain/fine_pdl/genblk1[1].lut_i/lut/I0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.776 r  delay_chain/fine_pdl/genblk1[1].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.431    11.207    delay_chain/fine_pdl/genblk1[2].lut_i/lut/I0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124    11.331 r  delay_chain/fine_pdl/genblk1[2].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.557    11.888    delay_chain/fine_pdl/genblk1[3].lut_i/lut/I0
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124    12.012 r  delay_chain/fine_pdl/genblk1[3].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604    12.616    delay_chain/fine_pdl/genblk1[4].lut_i/lut/I0
    SLICE_X27Y9          LUT6 (Prop_lut6_I0_O)        0.124    12.740 r  delay_chain/fine_pdl/genblk1[4].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.634    13.374    delay_chain/fine_pdl/genblk1[5].lut_i/lut/I0
    SLICE_X28Y10         LUT6 (Prop_lut6_I0_O)        0.124    13.498 r  delay_chain/fine_pdl/genblk1[5].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.627    14.125    delay_chain/fine_pdl/genblk1[6].lut_i/lut/I0
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.249 r  delay_chain/fine_pdl/genblk1[6].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511    14.760    delay_chain/fine_pdl/genblk1[7].lut_i/lut/I0
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.124    14.884 r  delay_chain/fine_pdl/genblk1[7].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676    15.560    delay_chain/fine_pdl/genblk1[8].lut_i/lut/I0
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.124    15.684 r  delay_chain/fine_pdl/genblk1[8].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.710    16.394    delay_chain/fine_pdl/genblk1[9].lut_i/lut/I0
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124    16.518 r  delay_chain/fine_pdl/genblk1[9].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.413    16.931    delay_chain/fine_pdl/genblk1[10].lut_i/lut/I0
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124    17.055 r  delay_chain/fine_pdl/genblk1[10].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    17.331    delay_chain/fine_pdl/genblk1[11].lut_i/lut/I0
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124    17.455 r  delay_chain/fine_pdl/genblk1[11].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464    17.919    delay_chain/fine_pdl/genblk1[12].lut_i/lut/I0
    SLICE_X29Y11         LUT6 (Prop_lut6_I0_O)        0.124    18.043 r  delay_chain/fine_pdl/genblk1[12].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.585    18.628    delay_chain/fine_pdl/genblk1[13].lut_i/lut/I0
    SLICE_X26Y10         LUT6 (Prop_lut6_I0_O)        0.124    18.752 r  delay_chain/fine_pdl/genblk1[13].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    19.050    delay_chain/fine_pdl/genblk1[14].lut_i/lut/I0
    SLICE_X26Y10         LUT6 (Prop_lut6_I0_O)        0.124    19.174 r  delay_chain/fine_pdl/genblk1[14].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462    19.637    delay_chain/fine_pdl/genblk1[15].lut_i/lut/I0
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.124    19.761 r  delay_chain/fine_pdl/genblk1[15].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    20.036    delay_chain/fine_pdl/genblk1[16].lut_i/lut/I0
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.124    20.160 r  delay_chain/fine_pdl/genblk1[16].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.490    20.651    delay_chain/fine_pdl/genblk1[17].lut_i/lut/I0
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.124    20.775 r  delay_chain/fine_pdl/genblk1[17].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.694    21.469    delay_chain/fine_pdl/genblk1[18].lut_i/lut/I0
    SLICE_X27Y10         LUT6 (Prop_lut6_I0_O)        0.124    21.593 r  delay_chain/fine_pdl/genblk1[18].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604    22.197    delay_chain/fine_pdl/genblk1[19].lut_i/lut/I0
    SLICE_X28Y11         LUT6 (Prop_lut6_I0_O)        0.124    22.321 r  delay_chain/fine_pdl/genblk1[19].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.430    22.751    delay_chain/fine_pdl/genblk1[20].lut_i/lut/I0
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124    22.875 r  delay_chain/fine_pdl/genblk1[20].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    23.174    delay_chain/fine_pdl/genblk1[21].lut_i/lut/I0
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124    23.298 r  delay_chain/fine_pdl/genblk1[21].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.651    23.950    delay_chain/fine_pdl/genblk1[22].lut_i/lut/I0
    SLICE_X29Y13         LUT6 (Prop_lut6_I0_O)        0.124    24.074 r  delay_chain/fine_pdl/genblk1[22].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.664    24.738    delay_chain/fine_pdl/genblk1[23].lut_i/lut/I0
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124    24.862 r  delay_chain/fine_pdl/genblk1[23].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676    25.538    delay_chain/fine_pdl/genblk1[24].lut_i/lut/I0
    SLICE_X28Y13         LUT6 (Prop_lut6_I0_O)        0.124    25.662 r  delay_chain/fine_pdl/genblk1[24].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428    26.091    delay_chain/fine_pdl/genblk1[25].lut_i/lut/I0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.124    26.215 r  delay_chain/fine_pdl/genblk1[25].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.298    26.512    delay_chain/fine_pdl/genblk1[26].lut_i/lut/I0
    SLICE_X28Y12         LUT6 (Prop_lut6_I0_O)        0.124    26.636 r  delay_chain/fine_pdl/genblk1[26].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.405    27.041    delay_chain/fine_pdl/genblk1[27].lut_i/lut/I0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124    27.165 r  delay_chain/fine_pdl/genblk1[27].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.657    27.823    delay_chain/fine_pdl/genblk1[28].lut_i/lut/I0
    SLICE_X26Y12         LUT6 (Prop_lut6_I0_O)        0.124    27.947 r  delay_chain/fine_pdl/genblk1[28].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    28.245    delay_chain/fine_pdl/genblk1[29].lut_i/lut/I0
    SLICE_X26Y12         LUT6 (Prop_lut6_I0_O)        0.124    28.369 r  delay_chain/fine_pdl/genblk1[29].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511    28.880    delay_chain/fine_pdl/genblk1[30].lut_i/lut/I0
    SLICE_X26Y12         LUT6 (Prop_lut6_I0_O)        0.124    29.004 r  delay_chain/fine_pdl/genblk1[30].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.655    29.660    delay_chain/fine_pdl/genblk1[31].lut_i/lut/I0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124    29.784 r  delay_chain/fine_pdl/genblk1[31].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.486    30.270    delay_chain/fine_pdl/genblk1[32].lut_i/lut/I0
    SLICE_X27Y12         LUT6 (Prop_lut6_I0_O)        0.124    30.394 r  delay_chain/fine_pdl/genblk1[32].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.634    31.028    delay_chain/fine_pdl/genblk1[33].lut_i/lut/I0
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124    31.152 r  delay_chain/fine_pdl/genblk1[33].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    31.451    delay_chain/fine_pdl/genblk1[34].lut_i/lut/I0
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124    31.575 r  delay_chain/fine_pdl/genblk1[34].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515    32.090    delay_chain/fine_pdl/genblk1[35].lut_i/lut/I0
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124    32.214 r  delay_chain/fine_pdl/genblk1[35].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676    32.891    delay_chain/fine_pdl/genblk1[36].lut_i/lut/I0
    SLICE_X26Y11         LUT6 (Prop_lut6_I0_O)        0.124    33.015 r  delay_chain/fine_pdl/genblk1[36].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.592    33.607    delay_chain/fine_pdl/genblk1[37].lut_i/lut/I0
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124    33.731 r  delay_chain/fine_pdl/genblk1[37].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290    34.021    delay_chain/fine_pdl/genblk1[38].lut_i/lut/I0
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124    34.145 r  delay_chain/fine_pdl/genblk1[38].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508    34.653    delay_chain/fine_pdl/genblk1[39].lut_i/lut/I0
    SLICE_X24Y10         LUT6 (Prop_lut6_I0_O)        0.124    34.777 r  delay_chain/fine_pdl/genblk1[39].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.439    35.216    delay_chain/fine_pdl/genblk1[40].lut_i/lut/I0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124    35.340 r  delay_chain/fine_pdl/genblk1[40].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.706    36.046    delay_chain/fine_pdl/genblk1[41].lut_i/lut/I0
    SLICE_X24Y9          LUT6 (Prop_lut6_I0_O)        0.124    36.170 r  delay_chain/fine_pdl/genblk1[41].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.568    36.738    delay_chain/fine_pdl/genblk1[42].lut_i/lut/I0
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124    36.862 r  delay_chain/fine_pdl/genblk1[42].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290    37.152    delay_chain/fine_pdl/genblk1[43].lut_i/lut/I0
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124    37.276 r  delay_chain/fine_pdl/genblk1[43].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508    37.784    delay_chain/fine_pdl/genblk1[44].lut_i/lut/I0
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124    37.908 r  delay_chain/fine_pdl/genblk1[44].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.665    38.573    delay_chain/fine_pdl/genblk1[45].lut_i/lut/I0
    SLICE_X24Y8          LUT6 (Prop_lut6_I0_O)        0.124    38.697 r  delay_chain/fine_pdl/genblk1[45].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.648    39.345    delay_chain/fine_pdl/genblk1[46].lut_i/lut/I0
    SLICE_X23Y8          LUT6 (Prop_lut6_I0_O)        0.124    39.469 r  delay_chain/fine_pdl/genblk1[46].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.657    40.126    delay_chain/fine_pdl/genblk1[47].lut_i/lut/I0
    SLICE_X22Y8          LUT6 (Prop_lut6_I0_O)        0.124    40.250 r  delay_chain/fine_pdl/genblk1[47].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.427    40.678    delay_chain/fine_pdl/genblk1[48].lut_i/lut/I0
    SLICE_X22Y9          LUT6 (Prop_lut6_I0_O)        0.124    40.802 r  delay_chain/fine_pdl/genblk1[48].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    41.101    delay_chain/fine_pdl/genblk1[49].lut_i/lut/I0
    SLICE_X22Y9          LUT6 (Prop_lut6_I0_O)        0.124    41.225 r  delay_chain/fine_pdl/genblk1[49].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.595    41.820    delay_chain/fine_pdl/genblk1[50].lut_i/lut/I0
    SLICE_X23Y10         LUT6 (Prop_lut6_I0_O)        0.124    41.944 r  delay_chain/fine_pdl/genblk1[50].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    42.220    delay_chain/fine_pdl/genblk1[51].lut_i/lut/I0
    SLICE_X23Y10         LUT6 (Prop_lut6_I0_O)        0.124    42.344 r  delay_chain/fine_pdl/genblk1[51].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.594    42.938    delay_chain/fine_pdl/genblk1[52].lut_i/lut/I0
    SLICE_X23Y11         LUT6 (Prop_lut6_I0_O)        0.124    43.062 r  delay_chain/fine_pdl/genblk1[52].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    43.337    delay_chain/fine_pdl/genblk1[53].lut_i/lut/I0
    SLICE_X23Y11         LUT6 (Prop_lut6_I0_O)        0.124    43.461 r  delay_chain/fine_pdl/genblk1[53].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.681    44.142    delay_chain/fine_pdl/genblk1[54].lut_i/lut/I0
    SLICE_X23Y11         LUT6 (Prop_lut6_I0_O)        0.124    44.266 r  delay_chain/fine_pdl/genblk1[54].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.705    44.972    delay_chain/fine_pdl/genblk1[55].lut_i/lut/I0
    SLICE_X23Y11         LUT6 (Prop_lut6_I0_O)        0.124    45.096 r  delay_chain/fine_pdl/genblk1[55].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.602    45.698    delay_chain/fine_pdl/genblk1[56].lut_i/lut/I0
    SLICE_X23Y12         LUT6 (Prop_lut6_I0_O)        0.124    45.822 r  delay_chain/fine_pdl/genblk1[56].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.516    46.338    delay_chain/fine_pdl/genblk1[57].lut_i/lut/I0
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.124    46.462 r  delay_chain/fine_pdl/genblk1[57].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290    46.752    delay_chain/fine_pdl/genblk1[58].lut_i/lut/I0
    SLICE_X24Y12         LUT6 (Prop_lut6_I0_O)        0.124    46.876 r  delay_chain/fine_pdl/genblk1[58].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.634    47.510    delay_chain/fine_pdl/genblk1[59].lut_i/lut/I0
    SLICE_X23Y12         LUT6 (Prop_lut6_I0_O)        0.124    47.634 r  delay_chain/fine_pdl/genblk1[59].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.487    48.121    delay_chain/fine_pdl/genblk1[60].lut_i/lut/I0
    SLICE_X23Y12         LUT6 (Prop_lut6_I0_O)        0.124    48.245 r  delay_chain/fine_pdl/genblk1[60].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.707    48.952    delay_chain/fine_pdl/genblk1[61].lut_i/lut/I0
    SLICE_X23Y12         LUT6 (Prop_lut6_I0_O)        0.124    49.076 r  delay_chain/fine_pdl/genblk1[61].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.618    49.694    delay_chain/fine_pdl/genblk1[62].lut_i/lut/I0
    SLICE_X22Y12         LUT6 (Prop_lut6_I0_O)        0.124    49.818 r  delay_chain/fine_pdl/genblk1[62].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    50.117    delay_chain/fine_pdl/genblk1[63].lut_i/lut/I0
    SLICE_X22Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.241 r  delay_chain/fine_pdl/genblk1[63].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.483    50.724    delay_chain/fine_pdl/genblk1[64].lut_i/lut/I0
    SLICE_X22Y12         LUT6 (Prop_lut6_I0_O)        0.124    50.848 r  delay_chain/fine_pdl/genblk1[64].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676    51.524    delay_chain/fine_pdl/genblk1[65].lut_i/lut/I0
    SLICE_X22Y12         LUT6 (Prop_lut6_I0_O)        0.124    51.648 r  delay_chain/fine_pdl/genblk1[65].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.705    52.353    delay_chain/fine_pdl/genblk1[66].lut_i/lut/I0
    SLICE_X20Y11         LUT6 (Prop_lut6_I0_O)        0.124    52.477 r  delay_chain/fine_pdl/genblk1[66].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290    52.767    delay_chain/fine_pdl/genblk1[67].lut_i/lut/I0
    SLICE_X20Y11         LUT6 (Prop_lut6_I0_O)        0.124    52.891 r  delay_chain/fine_pdl/genblk1[67].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.481    53.372    delay_chain/fine_pdl/genblk1[68].lut_i/lut/I0
    SLICE_X20Y11         LUT6 (Prop_lut6_I0_O)        0.124    53.496 r  delay_chain/fine_pdl/genblk1[68].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666    54.162    delay_chain/fine_pdl/genblk1[69].lut_i/lut/I0
    SLICE_X20Y11         LUT6 (Prop_lut6_I0_O)        0.124    54.286 r  delay_chain/fine_pdl/genblk1[69].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.569    54.855    delay_chain/fine_pdl/genblk1[70].lut_i/lut/I0
    SLICE_X20Y10         LUT6 (Prop_lut6_I0_O)        0.124    54.979 r  delay_chain/fine_pdl/genblk1[70].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290    55.269    delay_chain/fine_pdl/genblk1[71].lut_i/lut/I0
    SLICE_X20Y10         LUT6 (Prop_lut6_I0_O)        0.124    55.393 r  delay_chain/fine_pdl/genblk1[71].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462    55.856    delay_chain/fine_pdl/genblk1[72].lut_i/lut/I0
    SLICE_X21Y10         LUT6 (Prop_lut6_I0_O)        0.124    55.980 r  delay_chain/fine_pdl/genblk1[72].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    56.255    delay_chain/fine_pdl/genblk1[73].lut_i/lut/I0
    SLICE_X21Y10         LUT6 (Prop_lut6_I0_O)        0.124    56.379 r  delay_chain/fine_pdl/genblk1[73].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464    56.843    delay_chain/fine_pdl/genblk1[74].lut_i/lut/I0
    SLICE_X21Y10         LUT6 (Prop_lut6_I0_O)        0.124    56.967 r  delay_chain/fine_pdl/genblk1[74].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.724    57.691    delay_chain/fine_pdl/genblk1[75].lut_i/lut/I0
    SLICE_X21Y10         LUT6 (Prop_lut6_I0_O)        0.124    57.815 r  delay_chain/fine_pdl/genblk1[75].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.442    58.258    delay_chain/fine_pdl/genblk1[76].lut_i/lut/I0
    SLICE_X22Y9          LUT6 (Prop_lut6_I0_O)        0.124    58.382 r  delay_chain/fine_pdl/genblk1[76].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676    59.057    delay_chain/fine_pdl/genblk1[77].lut_i/lut/I0
    SLICE_X22Y9          LUT6 (Prop_lut6_I0_O)        0.124    59.181 r  delay_chain/fine_pdl/genblk1[77].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.581    59.762    delay_chain/fine_pdl/genblk1[78].lut_i/lut/I0
    SLICE_X22Y8          LUT6 (Prop_lut6_I0_O)        0.124    59.886 r  delay_chain/fine_pdl/genblk1[78].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.617    60.504    delay_chain/fine_pdl/genblk1[79].lut_i/lut/I0
    SLICE_X22Y7          LUT6 (Prop_lut6_I0_O)        0.124    60.628 r  delay_chain/fine_pdl/genblk1[79].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.429    61.057    delay_chain/fine_pdl/genblk1[80].lut_i/lut/I0
    SLICE_X22Y6          LUT6 (Prop_lut6_I0_O)        0.124    61.181 r  delay_chain/fine_pdl/genblk1[80].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415    61.596    delay_chain/fine_pdl/genblk1[81].lut_i/lut/I0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124    61.720 r  delay_chain/fine_pdl/genblk1[81].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.274    61.994    delay_chain/fine_pdl/genblk1[82].lut_i/lut/I0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124    62.118 r  delay_chain/fine_pdl/genblk1[82].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.614    62.732    delay_chain/fine_pdl/genblk1[83].lut_i/lut/I0
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124    62.856 r  delay_chain/fine_pdl/genblk1[83].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    63.155    delay_chain/fine_pdl/genblk1[84].lut_i/lut/I0
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124    63.279 r  delay_chain/fine_pdl/genblk1[84].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.514    63.793    delay_chain/fine_pdl/genblk1[85].lut_i/lut/I0
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124    63.917 r  delay_chain/fine_pdl/genblk1[85].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.716    64.633    delay_chain/fine_pdl/genblk1[86].lut_i/lut/I0
    SLICE_X22Y4          LUT6 (Prop_lut6_I0_O)        0.124    64.757 r  delay_chain/fine_pdl/genblk1[86].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.645    65.402    delay_chain/fine_pdl/genblk1[87].lut_i/lut/I0
    SLICE_X22Y5          LUT6 (Prop_lut6_I0_O)        0.124    65.526 r  delay_chain/fine_pdl/genblk1[87].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    65.824    delay_chain/fine_pdl/genblk1[88].lut_i/lut/I0
    SLICE_X22Y5          LUT6 (Prop_lut6_I0_O)        0.124    65.948 r  delay_chain/fine_pdl/genblk1[88].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515    66.463    delay_chain/fine_pdl/genblk1[89].lut_i/lut/I0
    SLICE_X22Y5          LUT6 (Prop_lut6_I0_O)        0.124    66.587 r  delay_chain/fine_pdl/genblk1[89].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464    67.051    delay_chain/fine_pdl/genblk1[90].lut_i/lut/I0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124    67.175 r  delay_chain/fine_pdl/genblk1[90].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.691    67.867    delay_chain/fine_pdl/genblk1[91].lut_i/lut/I0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124    67.991 r  delay_chain/fine_pdl/genblk1[91].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.439    68.430    delay_chain/fine_pdl/genblk1[92].lut_i/lut/I0
    SLICE_X20Y4          LUT6 (Prop_lut6_I0_O)        0.124    68.554 r  delay_chain/fine_pdl/genblk1[92].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666    69.220    delay_chain/fine_pdl/genblk1[93].lut_i/lut/I0
    SLICE_X20Y4          LUT6 (Prop_lut6_I0_O)        0.124    69.344 r  delay_chain/fine_pdl/genblk1[93].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415    69.759    delay_chain/fine_pdl/genblk1[94].lut_i/lut/I0
    SLICE_X21Y4          LUT6 (Prop_lut6_I0_O)        0.124    69.883 r  delay_chain/fine_pdl/genblk1[94].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    70.158    delay_chain/fine_pdl/genblk1[95].lut_i/lut/I0
    SLICE_X21Y4          LUT6 (Prop_lut6_I0_O)        0.124    70.282 r  delay_chain/fine_pdl/genblk1[95].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.424    70.706    delay_chain/fine_pdl/genblk1[96].lut_i/lut/I0
    SLICE_X21Y3          LUT6 (Prop_lut6_I0_O)        0.124    70.830 r  delay_chain/fine_pdl/genblk1[96].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.433    71.263    delay_chain/fine_pdl/genblk1[97].lut_i/lut/I0
    SLICE_X20Y1          LUT6 (Prop_lut6_I0_O)        0.124    71.387 r  delay_chain/fine_pdl/genblk1[97].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.578    71.965    delay_chain/fine_pdl/genblk1[98].lut_i/lut/I0
    SLICE_X19Y1          LUT6 (Prop_lut6_I0_O)        0.124    72.089 r  delay_chain/fine_pdl/genblk1[98].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    72.365    delay_chain/fine_pdl/genblk1[99].lut_i/lut/I0
    SLICE_X19Y1          LUT6 (Prop_lut6_I0_O)        0.124    72.489 r  delay_chain/fine_pdl/genblk1[99].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.476    72.965    delay_chain/fine_pdl/genblk1[100].lut_i/lut/I0
    SLICE_X18Y1          LUT6 (Prop_lut6_I0_O)        0.124    73.089 r  delay_chain/fine_pdl/genblk1[100].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.561    73.649    delay_chain/fine_pdl/genblk1[101].lut_i/lut/I0
    SLICE_X17Y1          LUT6 (Prop_lut6_I0_O)        0.124    73.773 r  delay_chain/fine_pdl/genblk1[101].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    74.049    delay_chain/fine_pdl/genblk1[102].lut_i/lut/I0
    SLICE_X17Y1          LUT6 (Prop_lut6_I0_O)        0.124    74.173 r  delay_chain/fine_pdl/genblk1[102].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.477    74.650    delay_chain/fine_pdl/genblk1[103].lut_i/lut/I0
    SLICE_X16Y1          LUT6 (Prop_lut6_I0_O)        0.124    74.774 r  delay_chain/fine_pdl/genblk1[103].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.427    75.201    delay_chain/fine_pdl/genblk1[104].lut_i/lut/I0
    SLICE_X16Y2          LUT6 (Prop_lut6_I0_O)        0.124    75.325 r  delay_chain/fine_pdl/genblk1[104].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290    75.615    delay_chain/fine_pdl/genblk1[105].lut_i/lut/I0
    SLICE_X16Y2          LUT6 (Prop_lut6_I0_O)        0.124    75.739 r  delay_chain/fine_pdl/genblk1[105].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508    76.247    delay_chain/fine_pdl/genblk1[106].lut_i/lut/I0
    SLICE_X16Y2          LUT6 (Prop_lut6_I0_O)        0.124    76.371 r  delay_chain/fine_pdl/genblk1[106].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.608    76.979    delay_chain/fine_pdl/genblk1[107].lut_i/lut/I0
    SLICE_X18Y2          LUT6 (Prop_lut6_I0_O)        0.124    77.103 r  delay_chain/fine_pdl/genblk1[107].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.298    77.400    delay_chain/fine_pdl/genblk1[108].lut_i/lut/I0
    SLICE_X18Y2          LUT6 (Prop_lut6_I0_O)        0.124    77.524 r  delay_chain/fine_pdl/genblk1[108].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515    78.039    delay_chain/fine_pdl/genblk1[109].lut_i/lut/I0
    SLICE_X18Y2          LUT6 (Prop_lut6_I0_O)        0.124    78.163 r  delay_chain/fine_pdl/genblk1[109].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.615    78.778    delay_chain/fine_pdl/genblk1[110].lut_i/lut/I0
    SLICE_X18Y3          LUT6 (Prop_lut6_I0_O)        0.124    78.902 r  delay_chain/fine_pdl/genblk1[110].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604    79.506    delay_chain/fine_pdl/genblk1[111].lut_i/lut/I0
    SLICE_X19Y3          LUT6 (Prop_lut6_I0_O)        0.124    79.630 r  delay_chain/fine_pdl/genblk1[111].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    79.906    delay_chain/fine_pdl/genblk1[112].lut_i/lut/I0
    SLICE_X19Y3          LUT6 (Prop_lut6_I0_O)        0.124    80.030 r  delay_chain/fine_pdl/genblk1[112].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.431    80.461    delay_chain/fine_pdl/genblk1[113].lut_i/lut/I0
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.124    80.585 r  delay_chain/fine_pdl/genblk1[113].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.428    81.014    delay_chain/fine_pdl/genblk1[114].lut_i/lut/I0
    SLICE_X20Y4          LUT6 (Prop_lut6_I0_O)        0.124    81.138 r  delay_chain/fine_pdl/genblk1[114].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290    81.428    delay_chain/fine_pdl/genblk1[115].lut_i/lut/I0
    SLICE_X20Y4          LUT6 (Prop_lut6_I0_O)        0.124    81.552 r  delay_chain/fine_pdl/genblk1[115].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.573    82.125    delay_chain/fine_pdl/genblk1[116].lut_i/lut/I0
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.124    82.249 r  delay_chain/fine_pdl/genblk1[116].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.512    82.760    delay_chain/fine_pdl/genblk1[117].lut_i/lut/I0
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.124    82.884 r  delay_chain/fine_pdl/genblk1[117].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666    83.551    delay_chain/fine_pdl/genblk1[118].lut_i/lut/I0
    SLICE_X20Y3          LUT6 (Prop_lut6_I0_O)        0.124    83.675 r  delay_chain/fine_pdl/genblk1[118].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415    84.090    delay_chain/fine_pdl/genblk1[119].lut_i/lut/I0
    SLICE_X21Y3          LUT6 (Prop_lut6_I0_O)        0.124    84.214 r  delay_chain/fine_pdl/genblk1[119].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    84.489    delay_chain/fine_pdl/genblk1[120].lut_i/lut/I0
    SLICE_X21Y3          LUT6 (Prop_lut6_I0_O)        0.124    84.613 r  delay_chain/fine_pdl/genblk1[120].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.486    85.100    delay_chain/fine_pdl/genblk1[121].lut_i/lut/I0
    SLICE_X21Y3          LUT6 (Prop_lut6_I0_O)        0.124    85.224 r  delay_chain/fine_pdl/genblk1[121].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.623    85.847    delay_chain/fine_pdl/genblk1[122].lut_i/lut/I0
    SLICE_X22Y2          LUT6 (Prop_lut6_I0_O)        0.124    85.971 r  delay_chain/fine_pdl/genblk1[122].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299    86.270    delay_chain/fine_pdl/genblk1[123].lut_i/lut/I0
    SLICE_X22Y2          LUT6 (Prop_lut6_I0_O)        0.124    86.394 r  delay_chain/fine_pdl/genblk1[123].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.403    86.797    delay_chain/fine_pdl/genblk1[124].lut_i/lut/I0
    SLICE_X21Y2          LUT6 (Prop_lut6_I0_O)        0.124    86.921 r  delay_chain/fine_pdl/genblk1[124].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.275    87.195    delay_chain/fine_pdl/genblk1[125].lut_i/lut/I0
    SLICE_X21Y2          LUT6 (Prop_lut6_I0_O)        0.124    87.319 r  delay_chain/fine_pdl/genblk1[125].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.629    87.948    delay_chain/fine_pdl/genblk1[126].lut_i/lut/I0
    SLICE_X21Y2          LUT6 (Prop_lut6_I0_O)        0.124    88.072 r  delay_chain/fine_pdl/genblk1[126].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.562    88.634    delay_chain/fine_pdl/genblk1[127].lut_i/lut/I0
    SLICE_X21Y1          LUT6 (Prop_lut6_I0_O)        0.124    88.758 r  delay_chain/fine_pdl/genblk1[127].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.658    89.416    delay_chain/fine_pdl/genblk1[128].lut_i/lut/I0
    SLICE_X20Y1          LUT6 (Prop_lut6_I0_O)        0.124    89.540 r  delay_chain/fine_pdl/genblk1[128].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290    89.830    delay_chain/fine_pdl/genblk1[129].lut_i/lut/I0
    SLICE_X20Y1          LUT6 (Prop_lut6_I0_O)        0.124    89.954 r  delay_chain/fine_pdl/genblk1[129].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.585    90.540    delay_chain/fine_pdl/genblk1[130].lut_i/lut/I0
    SLICE_X20Y0          LUT6 (Prop_lut6_I0_O)        0.124    90.664 r  delay_chain/fine_pdl/genblk1[130].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290    90.954    delay_chain/fine_pdl/genblk1[131].lut_i/lut/I0
    SLICE_X20Y0          LUT6 (Prop_lut6_I0_O)        0.124    91.078 r  delay_chain/fine_pdl/genblk1[131].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.423    91.501    delay_chain/fine_pdl/genblk1[132].lut_i/lut/I0
    SLICE_X21Y0          LUT6 (Prop_lut6_I0_O)        0.124    91.625 r  delay_chain/fine_pdl/genblk1[132].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    91.901    delay_chain/fine_pdl/genblk1[133].lut_i/lut/I0
    SLICE_X21Y0          LUT6 (Prop_lut6_I0_O)        0.124    92.025 r  delay_chain/fine_pdl/genblk1[133].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464    92.489    delay_chain/fine_pdl/genblk1[134].lut_i/lut/I0
    SLICE_X21Y0          LUT6 (Prop_lut6_I0_O)        0.124    92.613 r  delay_chain/fine_pdl/genblk1[134].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.418    93.031    delay_chain/fine_pdl/genblk1[135].lut_i/lut/I0
    SLICE_X21Y1          LUT6 (Prop_lut6_I0_O)        0.124    93.155 r  delay_chain/fine_pdl/genblk1[135].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.418    93.573    delay_chain/fine_pdl/genblk1[136].lut_i/lut/I0
    SLICE_X22Y1          LUT6 (Prop_lut6_I0_O)        0.124    93.697 r  delay_chain/fine_pdl/genblk1[136].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.298    93.994    delay_chain/fine_pdl/genblk1[137].lut_i/lut/I0
    SLICE_X22Y1          LUT6 (Prop_lut6_I0_O)        0.124    94.118 r  delay_chain/fine_pdl/genblk1[137].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462    94.580    delay_chain/fine_pdl/genblk1[138].lut_i/lut/I0
    SLICE_X23Y1          LUT6 (Prop_lut6_I0_O)        0.124    94.704 r  delay_chain/fine_pdl/genblk1[138].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276    94.979    delay_chain/fine_pdl/genblk1[139].lut_i/lut/I0
    SLICE_X23Y1          LUT6 (Prop_lut6_I0_O)        0.124    95.103 r  delay_chain/fine_pdl/genblk1[139].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.434    95.537    delay_chain/fine_pdl/genblk1[140].lut_i/lut/I0
    SLICE_X22Y1          LUT6 (Prop_lut6_I0_O)        0.124    95.661 r  delay_chain/fine_pdl/genblk1[140].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676    96.338    delay_chain/fine_pdl/genblk1[141].lut_i/lut/I0
    SLICE_X22Y1          LUT6 (Prop_lut6_I0_O)        0.124    96.462 r  delay_chain/fine_pdl/genblk1[141].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604    97.066    delay_chain/fine_pdl/genblk1[142].lut_i/lut/I0
    SLICE_X23Y1          LUT6 (Prop_lut6_I0_O)        0.124    97.190 r  delay_chain/fine_pdl/genblk1[142].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.790    97.980    delay_chain/fine_pdl/genblk1[143].lut_i/lut/I0
    SLICE_X24Y0          LUT6 (Prop_lut6_I0_O)        0.124    98.104 r  delay_chain/fine_pdl/genblk1[143].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290    98.394    delay_chain/fine_pdl/genblk1[144].lut_i/lut/I0
    SLICE_X24Y0          LUT6 (Prop_lut6_I0_O)        0.124    98.518 r  delay_chain/fine_pdl/genblk1[144].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.512    99.030    delay_chain/fine_pdl/genblk1[145].lut_i/lut/I0
    SLICE_X24Y0          LUT6 (Prop_lut6_I0_O)        0.124    99.154 r  delay_chain/fine_pdl/genblk1[145].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.611    99.765    delay_chain/fine_pdl/genblk1[146].lut_i/lut/I0
    SLICE_X24Y0          LUT6 (Prop_lut6_I0_O)        0.124    99.889 r  delay_chain/fine_pdl/genblk1[146].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.429   100.318    delay_chain/fine_pdl/genblk1[147].lut_i/lut/I0
    SLICE_X24Y1          LUT6 (Prop_lut6_I0_O)        0.124   100.442 r  delay_chain/fine_pdl/genblk1[147].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   100.732    delay_chain/fine_pdl/genblk1[148].lut_i/lut/I0
    SLICE_X24Y1          LUT6 (Prop_lut6_I0_O)        0.124   100.856 r  delay_chain/fine_pdl/genblk1[148].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   101.319    delay_chain/fine_pdl/genblk1[149].lut_i/lut/I0
    SLICE_X25Y1          LUT6 (Prop_lut6_I0_O)        0.124   101.443 r  delay_chain/fine_pdl/genblk1[149].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   101.718    delay_chain/fine_pdl/genblk1[150].lut_i/lut/I0
    SLICE_X25Y1          LUT6 (Prop_lut6_I0_O)        0.124   101.842 r  delay_chain/fine_pdl/genblk1[150].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.464   102.306    delay_chain/fine_pdl/genblk1[151].lut_i/lut/I0
    SLICE_X25Y1          LUT6 (Prop_lut6_I0_O)        0.124   102.430 r  delay_chain/fine_pdl/genblk1[151].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.575   103.006    delay_chain/fine_pdl/genblk1[152].lut_i/lut/I0
    SLICE_X26Y0          LUT6 (Prop_lut6_I0_O)        0.124   103.130 r  delay_chain/fine_pdl/genblk1[152].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   103.429    delay_chain/fine_pdl/genblk1[153].lut_i/lut/I0
    SLICE_X26Y0          LUT6 (Prop_lut6_I0_O)        0.124   103.553 r  delay_chain/fine_pdl/genblk1[153].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   104.067    delay_chain/fine_pdl/genblk1[154].lut_i/lut/I0
    SLICE_X26Y0          LUT6 (Prop_lut6_I0_O)        0.124   104.191 r  delay_chain/fine_pdl/genblk1[154].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.619   104.811    delay_chain/fine_pdl/genblk1[155].lut_i/lut/I0
    SLICE_X26Y0          LUT6 (Prop_lut6_I0_O)        0.124   104.935 r  delay_chain/fine_pdl/genblk1[155].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   105.350    delay_chain/fine_pdl/genblk1[156].lut_i/lut/I0
    SLICE_X27Y0          LUT6 (Prop_lut6_I0_O)        0.124   105.474 r  delay_chain/fine_pdl/genblk1[156].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   105.750    delay_chain/fine_pdl/genblk1[157].lut_i/lut/I0
    SLICE_X27Y0          LUT6 (Prop_lut6_I0_O)        0.124   105.874 r  delay_chain/fine_pdl/genblk1[157].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.619   106.493    delay_chain/fine_pdl/genblk1[158].lut_i/lut/I0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124   106.617 r  delay_chain/fine_pdl/genblk1[158].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.439   107.056    delay_chain/fine_pdl/genblk1[159].lut_i/lut/I0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124   107.180 r  delay_chain/fine_pdl/genblk1[159].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.723   107.903    delay_chain/fine_pdl/genblk1[160].lut_i/lut/I0
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.124   108.027 r  delay_chain/fine_pdl/genblk1[160].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.562   108.589    delay_chain/fine_pdl/genblk1[161].lut_i/lut/I0
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.124   108.713 r  delay_chain/fine_pdl/genblk1[161].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   108.989    delay_chain/fine_pdl/genblk1[162].lut_i/lut/I0
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.124   109.113 r  delay_chain/fine_pdl/genblk1[162].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.404   109.517    delay_chain/fine_pdl/genblk1[163].lut_i/lut/I0
    SLICE_X27Y1          LUT6 (Prop_lut6_I0_O)        0.124   109.641 r  delay_chain/fine_pdl/genblk1[163].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   109.916    delay_chain/fine_pdl/genblk1[164].lut_i/lut/I0
    SLICE_X27Y1          LUT6 (Prop_lut6_I0_O)        0.124   110.040 r  delay_chain/fine_pdl/genblk1[164].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.613   110.653    delay_chain/fine_pdl/genblk1[165].lut_i/lut/I0
    SLICE_X25Y1          LUT6 (Prop_lut6_I0_O)        0.124   110.777 r  delay_chain/fine_pdl/genblk1[165].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.573   111.350    delay_chain/fine_pdl/genblk1[166].lut_i/lut/I0
    SLICE_X24Y1          LUT6 (Prop_lut6_I0_O)        0.124   111.474 r  delay_chain/fine_pdl/genblk1[166].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.750   112.224    delay_chain/fine_pdl/genblk1[167].lut_i/lut/I0
    SLICE_X24Y1          LUT6 (Prop_lut6_I0_O)        0.124   112.348 r  delay_chain/fine_pdl/genblk1[167].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.773   113.121    delay_chain/fine_pdl/genblk1[168].lut_i/lut/I0
    SLICE_X23Y1          LUT6 (Prop_lut6_I0_O)        0.124   113.245 r  delay_chain/fine_pdl/genblk1[168].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.554   113.799    delay_chain/fine_pdl/genblk1[169].lut_i/lut/I0
    SLICE_X23Y2          LUT6 (Prop_lut6_I0_O)        0.124   113.923 r  delay_chain/fine_pdl/genblk1[169].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.516   114.440    delay_chain/fine_pdl/genblk1[170].lut_i/lut/I0
    SLICE_X24Y2          LUT6 (Prop_lut6_I0_O)        0.124   114.564 r  delay_chain/fine_pdl/genblk1[170].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   114.854    delay_chain/fine_pdl/genblk1[171].lut_i/lut/I0
    SLICE_X24Y2          LUT6 (Prop_lut6_I0_O)        0.124   114.978 r  delay_chain/fine_pdl/genblk1[171].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   115.486    delay_chain/fine_pdl/genblk1[172].lut_i/lut/I0
    SLICE_X24Y2          LUT6 (Prop_lut6_I0_O)        0.124   115.610 r  delay_chain/fine_pdl/genblk1[172].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666   116.276    delay_chain/fine_pdl/genblk1[173].lut_i/lut/I0
    SLICE_X24Y2          LUT6 (Prop_lut6_I0_O)        0.124   116.400 r  delay_chain/fine_pdl/genblk1[173].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.527   116.927    delay_chain/fine_pdl/genblk1[174].lut_i/lut/I0
    SLICE_X22Y2          LUT6 (Prop_lut6_I0_O)        0.124   117.051 r  delay_chain/fine_pdl/genblk1[174].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.618   117.669    delay_chain/fine_pdl/genblk1[175].lut_i/lut/I0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124   117.793 r  delay_chain/fine_pdl/genblk1[175].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.301   118.094    delay_chain/fine_pdl/genblk1[176].lut_i/lut/I0
    SLICE_X22Y3          LUT6 (Prop_lut6_I0_O)        0.124   118.218 r  delay_chain/fine_pdl/genblk1[176].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   118.681    delay_chain/fine_pdl/genblk1[177].lut_i/lut/I0
    SLICE_X23Y3          LUT6 (Prop_lut6_I0_O)        0.124   118.805 r  delay_chain/fine_pdl/genblk1[177].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   119.320    delay_chain/fine_pdl/genblk1[178].lut_i/lut/I0
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.124   119.444 r  delay_chain/fine_pdl/genblk1[178].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.438   119.882    delay_chain/fine_pdl/genblk1[179].lut_i/lut/I0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124   120.006 r  delay_chain/fine_pdl/genblk1[179].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.602   120.608    delay_chain/fine_pdl/genblk1[180].lut_i/lut/I0
    SLICE_X27Y2          LUT6 (Prop_lut6_I0_O)        0.124   120.732 r  delay_chain/fine_pdl/genblk1[180].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.278   121.010    delay_chain/fine_pdl/genblk1[181].lut_i/lut/I0
    SLICE_X27Y2          LUT6 (Prop_lut6_I0_O)        0.124   121.134 r  delay_chain/fine_pdl/genblk1[181].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.424   121.557    delay_chain/fine_pdl/genblk1[182].lut_i/lut/I0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124   121.681 r  delay_chain/fine_pdl/genblk1[182].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   121.957    delay_chain/fine_pdl/genblk1[183].lut_i/lut/I0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124   122.081 r  delay_chain/fine_pdl/genblk1[183].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.490   122.571    delay_chain/fine_pdl/genblk1[184].lut_i/lut/I0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124   122.695 r  delay_chain/fine_pdl/genblk1[184].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.621   123.316    delay_chain/fine_pdl/genblk1[185].lut_i/lut/I0
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.124   123.440 r  delay_chain/fine_pdl/genblk1[185].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.507   123.947    delay_chain/fine_pdl/genblk1[186].lut_i/lut/I0
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.124   124.071 r  delay_chain/fine_pdl/genblk1[186].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.706   124.777    delay_chain/fine_pdl/genblk1[187].lut_i/lut/I0
    SLICE_X24Y3          LUT6 (Prop_lut6_I0_O)        0.124   124.901 r  delay_chain/fine_pdl/genblk1[187].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   125.316    delay_chain/fine_pdl/genblk1[188].lut_i/lut/I0
    SLICE_X25Y2          LUT6 (Prop_lut6_I0_O)        0.124   125.440 r  delay_chain/fine_pdl/genblk1[188].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.589   126.029    delay_chain/fine_pdl/genblk1[189].lut_i/lut/I0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124   126.153 r  delay_chain/fine_pdl/genblk1[189].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.515   126.668    delay_chain/fine_pdl/genblk1[190].lut_i/lut/I0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124   126.792 r  delay_chain/fine_pdl/genblk1[190].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   127.468    delay_chain/fine_pdl/genblk1[191].lut_i/lut/I0
    SLICE_X26Y2          LUT6 (Prop_lut6_I0_O)        0.124   127.592 r  delay_chain/fine_pdl/genblk1[191].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.645   128.237    delay_chain/fine_pdl/genblk1[192].lut_i/lut/I0
    SLICE_X26Y3          LUT6 (Prop_lut6_I0_O)        0.124   128.361 r  delay_chain/fine_pdl/genblk1[192].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.602   128.963    delay_chain/fine_pdl/genblk1[193].lut_i/lut/I0
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.124   129.087 r  delay_chain/fine_pdl/genblk1[193].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   129.363    delay_chain/fine_pdl/genblk1[194].lut_i/lut/I0
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.124   129.487 r  delay_chain/fine_pdl/genblk1[194].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.486   129.973    delay_chain/fine_pdl/genblk1[195].lut_i/lut/I0
    SLICE_X27Y3          LUT6 (Prop_lut6_I0_O)        0.124   130.097 r  delay_chain/fine_pdl/genblk1[195].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.449   130.546    delay_chain/fine_pdl/genblk1[196].lut_i/lut/I0
    SLICE_X26Y3          LUT6 (Prop_lut6_I0_O)        0.124   130.670 r  delay_chain/fine_pdl/genblk1[196].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.577   131.247    delay_chain/fine_pdl/genblk1[197].lut_i/lut/I0
    SLICE_X24Y4          LUT6 (Prop_lut6_I0_O)        0.124   131.371 r  delay_chain/fine_pdl/genblk1[197].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.290   131.661    delay_chain/fine_pdl/genblk1[198].lut_i/lut/I0
    SLICE_X24Y4          LUT6 (Prop_lut6_I0_O)        0.124   131.785 r  delay_chain/fine_pdl/genblk1[198].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.508   132.293    delay_chain/fine_pdl/genblk1[199].lut_i/lut/I0
    SLICE_X24Y4          LUT6 (Prop_lut6_I0_O)        0.124   132.417 r  delay_chain/fine_pdl/genblk1[199].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.665   133.082    delay_chain/fine_pdl/genblk1[200].lut_i/lut/I0
    SLICE_X24Y4          LUT6 (Prop_lut6_I0_O)        0.124   133.206 r  delay_chain/fine_pdl/genblk1[200].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   133.621    delay_chain/fine_pdl/genblk1[201].lut_i/lut/I0
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124   133.745 r  delay_chain/fine_pdl/genblk1[201].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   134.021    delay_chain/fine_pdl/genblk1[202].lut_i/lut/I0
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124   134.145 r  delay_chain/fine_pdl/genblk1[202].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.486   134.631    delay_chain/fine_pdl/genblk1[203].lut_i/lut/I0
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124   134.755 r  delay_chain/fine_pdl/genblk1[203].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.624   135.379    delay_chain/fine_pdl/genblk1[204].lut_i/lut/I0
    SLICE_X25Y4          LUT6 (Prop_lut6_I0_O)        0.124   135.503 r  delay_chain/fine_pdl/genblk1[204].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.457   135.960    delay_chain/fine_pdl/genblk1[205].lut_i/lut/I0
    SLICE_X26Y3          LUT6 (Prop_lut6_I0_O)        0.124   136.084 r  delay_chain/fine_pdl/genblk1[205].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   136.760    delay_chain/fine_pdl/genblk1[206].lut_i/lut/I0
    SLICE_X26Y3          LUT6 (Prop_lut6_I0_O)        0.124   136.884 r  delay_chain/fine_pdl/genblk1[206].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.416   137.300    delay_chain/fine_pdl/genblk1[207].lut_i/lut/I0
    SLICE_X27Y2          LUT6 (Prop_lut6_I0_O)        0.124   137.424 r  delay_chain/fine_pdl/genblk1[207].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604   138.028    delay_chain/fine_pdl/genblk1[208].lut_i/lut/I0
    SLICE_X27Y2          LUT6 (Prop_lut6_I0_O)        0.124   138.152 r  delay_chain/fine_pdl/genblk1[208].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.546   138.698    delay_chain/fine_pdl/genblk1[209].lut_i/lut/I0
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.124   138.822 r  delay_chain/fine_pdl/genblk1[209].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   139.098    delay_chain/fine_pdl/genblk1[210].lut_i/lut/I0
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.124   139.222 r  delay_chain/fine_pdl/genblk1[210].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.630   139.851    delay_chain/fine_pdl/genblk1[211].lut_i/lut/I0
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.124   139.975 r  delay_chain/fine_pdl/genblk1[211].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.604   140.579    delay_chain/fine_pdl/genblk1[212].lut_i/lut/I0
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.124   140.703 r  delay_chain/fine_pdl/genblk1[212].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.594   141.297    delay_chain/fine_pdl/genblk1[213].lut_i/lut/I0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.124   141.421 r  delay_chain/fine_pdl/genblk1[213].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.301   141.722    delay_chain/fine_pdl/genblk1[214].lut_i/lut/I0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.124   141.846 r  delay_chain/fine_pdl/genblk1[214].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.607   142.454    delay_chain/fine_pdl/genblk1[215].lut_i/lut/I0
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.124   142.578 r  delay_chain/fine_pdl/genblk1[215].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.620   143.198    delay_chain/fine_pdl/genblk1[216].lut_i/lut/I0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.124   143.322 r  delay_chain/fine_pdl/genblk1[216].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.615   143.937    delay_chain/fine_pdl/genblk1[217].lut_i/lut/I0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.124   144.061 r  delay_chain/fine_pdl/genblk1[217].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.299   144.360    delay_chain/fine_pdl/genblk1[218].lut_i/lut/I0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.124   144.484 r  delay_chain/fine_pdl/genblk1[218].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.511   144.995    delay_chain/fine_pdl/genblk1[219].lut_i/lut/I0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.124   145.119 r  delay_chain/fine_pdl/genblk1[219].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.676   145.795    delay_chain/fine_pdl/genblk1[220].lut_i/lut/I0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.124   145.919 r  delay_chain/fine_pdl/genblk1[220].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   146.334    delay_chain/fine_pdl/genblk1[221].lut_i/lut/I0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124   146.458 r  delay_chain/fine_pdl/genblk1[221].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.276   146.734    delay_chain/fine_pdl/genblk1[222].lut_i/lut/I0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124   146.858 r  delay_chain/fine_pdl/genblk1[222].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.419   147.277    delay_chain/fine_pdl/genblk1[223].lut_i/lut/I0
    SLICE_X33Y3          LUT6 (Prop_lut6_I0_O)        0.124   147.401 r  delay_chain/fine_pdl/genblk1[223].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.564   147.965    delay_chain/fine_pdl/genblk1[224].lut_i/lut/I0
    SLICE_X31Y3          LUT6 (Prop_lut6_I0_O)        0.124   148.089 r  delay_chain/fine_pdl/genblk1[224].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.585   148.674    delay_chain/fine_pdl/genblk1[225].lut_i/lut/I0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   148.798 r  delay_chain/fine_pdl/genblk1[225].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.666   149.463    delay_chain/fine_pdl/genblk1[226].lut_i/lut/I0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   149.587 r  delay_chain/fine_pdl/genblk1[226].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.641   150.228    delay_chain/fine_pdl/genblk1[227].lut_i/lut/I0
    SLICE_X32Y3          LUT6 (Prop_lut6_I0_O)        0.124   150.352 r  delay_chain/fine_pdl/genblk1[227].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.556   150.908    delay_chain/fine_pdl/genblk1[228].lut_i/lut/I0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124   151.032 r  delay_chain/fine_pdl/genblk1[228].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.415   151.447    delay_chain/fine_pdl/genblk1[229].lut_i/lut/I0
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.124   151.571 r  delay_chain/fine_pdl/genblk1[229].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.577   152.149    delay_chain/fine_pdl/genblk1[230].lut_i/lut/I0
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124   152.273 r  delay_chain/fine_pdl/genblk1[230].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.609   152.882    delay_chain/fine_pdl/genblk1[231].lut_i/lut/I0
    SLICE_X32Y2          LUT6 (Prop_lut6_I0_O)        0.124   153.006 r  delay_chain/fine_pdl/genblk1[231].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.582   153.588    delay_chain/fine_pdl/genblk1[232].lut_i/lut/I0
    SLICE_X30Y2          LUT6 (Prop_lut6_I0_O)        0.124   153.712 r  delay_chain/fine_pdl/genblk1[232].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.635   154.348    delay_chain/fine_pdl/genblk1[233].lut_i/lut/I0
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.124   154.472 r  delay_chain/fine_pdl/genblk1[233].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.627   155.098    delay_chain/fine_pdl/genblk1[234].lut_i/lut/I0
    SLICE_X30Y1          LUT6 (Prop_lut6_I0_O)        0.124   155.222 r  delay_chain/fine_pdl/genblk1[234].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.414   155.637    delay_chain/fine_pdl/genblk1[235].lut_i/lut/I0
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.124   155.761 r  delay_chain/fine_pdl/genblk1[235].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.414   156.174    delay_chain/fine_pdl/genblk1[236].lut_i/lut/I0
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.124   156.298 r  delay_chain/fine_pdl/genblk1[236].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.651   156.949    delay_chain/fine_pdl/genblk1[237].lut_i/lut/I0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124   157.073 r  delay_chain/fine_pdl/genblk1[237].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.567   157.640    delay_chain/fine_pdl/genblk1[238].lut_i/lut/I0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124   157.764 r  delay_chain/fine_pdl/genblk1[238].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.578   158.342    delay_chain/fine_pdl/genblk1[239].lut_i/lut/I0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124   158.466 r  delay_chain/fine_pdl/genblk1[239].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.554   159.020    delay_chain/fine_pdl/genblk1[240].lut_i/lut/I0
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.124   159.144 r  delay_chain/fine_pdl/genblk1[240].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.416   159.560    delay_chain/fine_pdl/genblk1[241].lut_i/lut/I0
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.124   159.684 r  delay_chain/fine_pdl/genblk1[241].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.413   160.097    delay_chain/fine_pdl/genblk1[242].lut_i/lut/I0
    SLICE_X33Y2          LUT6 (Prop_lut6_I0_O)        0.124   160.221 r  delay_chain/fine_pdl/genblk1[242].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.627   160.848    delay_chain/fine_pdl/genblk1[243].lut_i/lut/I0
    SLICE_X32Y1          LUT6 (Prop_lut6_I0_O)        0.124   160.972 r  delay_chain/fine_pdl/genblk1[243].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.653   161.624    delay_chain/fine_pdl/genblk1[244].lut_i/lut/I0
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.124   161.748 r  delay_chain/fine_pdl/genblk1[244].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.413   162.161    delay_chain/fine_pdl/genblk1[245].lut_i/lut/I0
    SLICE_X33Y1          LUT6 (Prop_lut6_I0_O)        0.124   162.285 r  delay_chain/fine_pdl/genblk1[245].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.462   162.747    delay_chain/fine_pdl/genblk1[246].lut_i/lut/I0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124   162.871 r  delay_chain/fine_pdl/genblk1[246].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.476   163.347    delay_chain/fine_pdl/genblk1[247].lut_i/lut/I0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124   163.471 r  delay_chain/fine_pdl/genblk1[247].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.433   163.905    delay_chain/fine_pdl/genblk1[248].lut_i/lut/I0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124   164.029 r  delay_chain/fine_pdl/genblk1[248].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.561   164.589    delay_chain/fine_pdl/genblk1[249].lut_i/lut/I0
    SLICE_X33Y0          LUT6 (Prop_lut6_I0_O)        0.124   164.713 r  delay_chain/fine_pdl/genblk1[249].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.413   165.127    delay_chain/fine_pdl/genblk1[250].lut_i/lut/I0
    SLICE_X33Y0          LUT6 (Prop_lut6_I0_O)        0.124   165.251 r  delay_chain/fine_pdl/genblk1[250].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.440   165.690    delay_chain/fine_pdl/genblk1[251].lut_i/lut/I0
    SLICE_X31Y0          LUT6 (Prop_lut6_I0_O)        0.124   165.814 r  delay_chain/fine_pdl/genblk1[251].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.438   166.252    delay_chain/fine_pdl/genblk1[252].lut_i/lut/I0
    SLICE_X30Y0          LUT6 (Prop_lut6_I0_O)        0.124   166.376 r  delay_chain/fine_pdl/genblk1[252].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.594   166.971    delay_chain/fine_pdl/genblk1[253].lut_i/lut/I0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124   167.095 r  delay_chain/fine_pdl/genblk1[253].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.436   167.531    delay_chain/fine_pdl/genblk1[254].lut_i/lut/I0
    SLICE_X28Y0          LUT6 (Prop_lut6_I0_O)        0.124   167.655 r  delay_chain/fine_pdl/genblk1[254].lut_i/lut/LUT6/O
                         net (fo=3, routed)           0.605   168.260    delay_chain/fine_pdl/genblk1[255].lut_i/lut/I0
    SLICE_X29Y1          LUT6 (Prop_lut6_I0_O)        0.124   168.384 r  delay_chain/fine_pdl/genblk1[255].lut_i/lut/LUT6/O
                         net (fo=1, routed)           0.306   168.690    delay_chain/fine_pdl/genblk1[255].lut_i/lut_n_1
    SLICE_X28Y2          LUT6 (Prop_lut6_I0_O)        0.124   168.814 r  delay_chain/fine_pdl/genblk1[255].lut_i/q_i_47/O
                         net (fo=1, routed)           0.000   168.814    delay_chain/fine_pdl/genblk1[251].lut_i/q_reg_i_8
    SLICE_X28Y2          MUXF7 (Prop_muxf7_I1_O)      0.214   169.028 r  delay_chain/fine_pdl/genblk1[251].lut_i/q_reg_i_21/O
                         net (fo=1, routed)           0.000   169.028    delay_chain/fine_pdl/genblk1[243].lut_i/q_i_3_0
    SLICE_X28Y2          MUXF8 (Prop_muxf8_I1_O)      0.088   169.116 r  delay_chain/fine_pdl/genblk1[243].lut_i/q_reg_i_8/O
                         net (fo=1, routed)           0.310   169.427    delay_chain/fine_pdl/genblk1[243].lut_i/q_reg_i_8_n_0
    SLICE_X28Y3          LUT6 (Prop_lut6_I0_O)        0.319   169.746 r  delay_chain/fine_pdl/genblk1[243].lut_i/q_i_3/O
                         net (fo=2, routed)           0.000   169.746    delay_chain/fine_pdl/genblk1[179].lut_i/pio9_OBUF_inst_i_1
    SLICE_X28Y3          MUXF7 (Prop_muxf7_I1_O)      0.214   169.960 r  delay_chain/fine_pdl/genblk1[179].lut_i/pio9_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.000   169.960    delay_chain/fine_pdl/genblk1[51].lut_i/pio9
    SLICE_X28Y3          MUXF8 (Prop_muxf8_I1_O)      0.088   170.048 r  delay_chain/fine_pdl/genblk1[51].lut_i/pio9_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.260   172.308    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.701   176.009 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000   176.009    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.259ns  (logic 5.023ns (54.248%)  route 4.236ns (45.752%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    M9                                                0.000    41.660 f  clk (IN)
                         net (fo=0)                   0.000    41.660    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465    43.125 f  clk_IBUF_inst/O
                         net (fo=83, routed)          4.236    47.361    clk_IBUF
    C5                   OBUF (Prop_obuf_I_O)         3.558    50.919 f  pio40_OBUF_inst/O
                         net (fo=0)                   0.000    50.919    pio40
    C5                                                                f  pio40 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.929ns  (logic 3.972ns (50.094%)  route 3.957ns (49.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.547     4.012    uart_writer/clk
    SLICE_X37Y14         FDSE                                         r  uart_writer/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDSE (Prop_fdse_C_Q)         0.456     4.468 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           3.957     8.425    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         3.516    11.940 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.940    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_indicator_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.330ns  (logic 3.983ns (62.917%)  route 2.347ns (37.083%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.534     3.999    clk_IBUF
    SLICE_X38Y12         FDRE                                         r  rx_indicator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.456     4.455 r  rx_indicator_reg/Q
                         net (fo=2, routed)           2.347     6.803    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         3.527    10.329 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.329    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio40
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.012ns  (logic 1.492ns (49.524%)  route 1.520ns (50.476%))
  Logic Levels:           2  (IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.520     1.753    clk_IBUF
    C5                   OBUF (Prop_obuf_I_O)         1.259     3.012 r  pio40_OBUF_inst/O
                         net (fo=0)                   0.000     3.012    pio40
    C5                                                                r  pio40 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_indicator_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.369ns (67.618%)  route 0.655ns (32.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.140     1.373    clk_IBUF
    SLICE_X38Y12         FDRE                                         r  rx_indicator_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         FDRE (Prop_fdre_C_Q)         0.141     1.514 r  rx_indicator_reg/Q
                         net (fo=2, routed)           0.655     2.170    led_OBUF[0]
    E2                   OBUF (Prop_obuf_I_O)         1.228     3.397 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.397    led[0]
    E2                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_of_active_fine_delay_elements_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio9
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.497ns (64.882%)  route 0.810ns (35.118%))
  Logic Levels:           2  (MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.044     1.278    clk_IBUF
    SLICE_X29Y2          FDRE                                         r  number_of_active_fine_delay_elements_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_fdre_C_Q)         0.141     1.419 r  number_of_active_fine_delay_elements_reg[7]/Q
                         net (fo=2, routed)           0.203     1.622    delay_chain/fine_pdl/genblk1[51].lut_i/Q[7]
    SLICE_X28Y3          MUXF8 (Prop_muxf8_S_O)       0.081     1.703 r  delay_chain/fine_pdl/genblk1[51].lut_i/pio9_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.607     2.310    pio9_OBUF
    N1                   OBUF (Prop_obuf_I_O)         1.275     3.585 r  pio9_OBUF_inst/O
                         net (fo=0)                   0.000     3.585    pio9
    N1                                                                r  pio9 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_writer/dout_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.875ns  (logic 1.358ns (47.234%)  route 1.517ns (52.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.162     1.395    uart_writer/clk
    SLICE_X37Y14         FDSE                                         r  uart_writer/dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDSE (Prop_fdse_C_Q)         0.141     1.536 r  uart_writer/dout_reg/Q
                         net (fo=1, routed)           1.517     3.053    tx_OBUF
    L12                  OBUF (Prop_obuf_I_O)         1.217     4.269 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.269    tx
    L12                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out_clock_gen_24MHz

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            lauch_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.416ns  (logic 1.588ns (29.312%)  route 3.829ns (70.688%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          3.431     4.894    lauch_dff/btn_IBUF[0]
    SLICE_X40Y4          LUT2 (Prop_lut2_I1_O)        0.124     5.018 r  lauch_dff/q_i_1__0/O
                         net (fo=1, routed)           0.398     5.416    lauch_dff/q_i_1__0_n_0
    SLICE_X41Y4          FDRE                                         r  lauch_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.162     1.162    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           1.516    -2.712    lauch_dff/clk_out
    SLICE_X41Y4          FDRE                                         r  lauch_dff/q_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            capture_dff/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.217ns  (logic 1.464ns (28.053%)  route 3.754ns (71.947%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          3.754     5.217    capture_dff/btn_IBUF[0]
    SLICE_X27Y3          FDRE                                         r  capture_dff/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.162     1.162    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           1.448    -2.780    capture_dff/clk_out
    SLICE_X27Y3          FDRE                                         r  capture_dff/q_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            core_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.014ns  (logic 1.588ns (31.662%)  route 3.427ns (68.338%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          3.427     4.890    btn_IBUF[0]
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.124     5.014 r  core_clk_i_1/O
                         net (fo=1, routed)           0.000     5.014    core_clk_i_1_n_0
    SLICE_X41Y4          FDRE                                         r  core_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.162     1.162    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           1.516    -2.712    clk_24Mhz
    SLICE_X41Y4          FDRE                                         r  core_clk_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            rst_indicator_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.426ns  (logic 1.464ns (60.335%)  route 0.962ns (39.665%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.995ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.694ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          0.962     2.426    btn_IBUF[0]
    SLICE_X41Y33         FDRE                                         r  rst_indicator_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.162     1.162    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.062    -5.901 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -4.319    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.228 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           1.509    -2.719    clk_24Mhz
    SLICE_X41Y33         FDRE                                         r  rst_indicator_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            rst_indicator_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.232ns (37.187%)  route 0.391ns (62.813%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          0.391     0.623    btn_IBUF[0]
    SLICE_X41Y33         FDRE                                         r  rst_indicator_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          0.480     0.480    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.857    -1.157    clk_24Mhz
    SLICE_X41Y33         FDRE                                         r  rst_indicator_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            core_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.698ns  (logic 0.277ns (16.288%)  route 1.422ns (83.712%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          1.422     1.653    btn_IBUF[0]
    SLICE_X41Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.698 r  core_clk_i_1/O
                         net (fo=1, routed)           0.000     1.698    core_clk_i_1_n_0
    SLICE_X41Y4          FDRE                                         r  core_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          0.480     0.480    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.864    -1.150    clk_24Mhz
    SLICE_X41Y4          FDRE                                         r  core_clk_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            lauch_dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.830ns  (logic 0.277ns (15.114%)  route 1.554ns (84.886%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          1.425     1.656    lauch_dff/btn_IBUF[0]
    SLICE_X40Y4          LUT2 (Prop_lut2_I1_O)        0.045     1.701 r  lauch_dff/q_i_1__0/O
                         net (fo=1, routed)           0.129     1.830    lauch_dff/q_i_1__0_n_0
    SLICE_X41Y4          FDRE                                         r  lauch_dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          0.480     0.480    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.864    -1.150    lauch_dff/clk_out
    SLICE_X41Y4          FDRE                                         r  lauch_dff/q_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            capture_dff/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clock_gen_24MHz  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.852ns  (logic 0.232ns (12.503%)  route 1.621ns (87.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.180ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          1.621     1.852    capture_dff/btn_IBUF[0]
    SLICE_X27Y3          FDRE                                         r  capture_dff/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clock_gen_24MHz rise edge)
                                                      0.000     0.000 r  
    M9                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=83, routed)          0.480     0.480    nolabel_line61/inst/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.572 r  nolabel_line61/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.043    nolabel_line61/inst/clk_out_clock_gen_24MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.014 r  nolabel_line61/inst/clkout1_buf/O
                         net (fo=4, routed)           0.834    -1.180    capture_dff/clk_out
    SLICE_X27Y3          FDRE                                         r  capture_dff/q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.146ns  (logic 1.960ns (27.424%)  route 5.186ns (72.576%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          2.600     4.063    uart_reader/btn_IBUF[0]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.124     4.187 r  uart_reader/FSM_sequential_current_state[2]_i_6/O
                         net (fo=1, routed)           0.639     4.826    uart_reader/FSM_sequential_current_state[2]_i_6_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I3_O)        0.124     4.950 r  uart_reader/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           1.069     6.019    uart_writer/FSM_sequential_current_state_reg[0]_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.143 r  uart_writer/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.879     7.022    uart_writer/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X37Y12         LUT4 (Prop_lut4_I2_O)        0.124     7.146 r  uart_writer/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.146    uart_writer_n_2
    SLICE_X37Y12         FDRE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.116     3.511    clk_IBUF
    SLICE_X37Y12         FDRE                                         r  FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.144ns  (logic 1.960ns (27.431%)  route 5.184ns (72.569%))
  Logic Levels:           5  (IBUF=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        3.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          2.600     4.063    uart_reader/btn_IBUF[0]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.124     4.187 r  uart_reader/FSM_sequential_current_state[2]_i_6/O
                         net (fo=1, routed)           0.639     4.826    uart_reader/FSM_sequential_current_state[2]_i_6_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I3_O)        0.124     4.950 r  uart_reader/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           1.069     6.019    uart_writer/FSM_sequential_current_state_reg[0]_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.143 r  uart_writer/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.877     7.020    uart_writer/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X37Y12         LUT3 (Prop_lut3_I1_O)        0.124     7.144 r  uart_writer/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.144    uart_writer_n_3
    SLICE_X37Y12         FDRE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.116     3.511    clk_IBUF
    SLICE_X37Y12         FDRE                                         r  FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.036ns  (logic 1.700ns (24.166%)  route 5.336ns (75.834%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        3.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           3.717     5.169    uart_reader/uart_rx_IBUF
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124     5.293 f  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.680     5.973    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.097 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.939     7.036    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X40Y10         FDRE                                         r  uart_reader/etu_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.388     3.783    uart_reader/clk
    SLICE_X40Y10         FDRE                                         r  uart_reader/etu_cnt_reg[1]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.036ns  (logic 1.700ns (24.166%)  route 5.336ns (75.834%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        3.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           3.717     5.169    uart_reader/uart_rx_IBUF
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124     5.293 f  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.680     5.973    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.097 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.939     7.036    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X40Y10         FDRE                                         r  uart_reader/etu_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.388     3.783    uart_reader/clk
    SLICE_X40Y10         FDRE                                         r  uart_reader/etu_cnt_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.036ns  (logic 1.700ns (24.166%)  route 5.336ns (75.834%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        3.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           3.717     5.169    uart_reader/uart_rx_IBUF
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124     5.293 f  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.680     5.973    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.097 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.939     7.036    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X40Y10         FDRE                                         r  uart_reader/etu_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.388     3.783    uart_reader/clk
    SLICE_X40Y10         FDRE                                         r  uart_reader/etu_cnt_reg[3]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.036ns  (logic 1.700ns (24.166%)  route 5.336ns (75.834%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        3.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           3.717     5.169    uart_reader/uart_rx_IBUF
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124     5.293 f  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.680     5.973    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.097 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.939     7.036    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X40Y10         FDRE                                         r  uart_reader/etu_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.388     3.783    uart_reader/clk
    SLICE_X40Y10         FDRE                                         r  uart_reader/etu_cnt_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.936ns  (logic 1.960ns (28.254%)  route 4.976ns (71.746%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.511ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          2.600     4.063    uart_reader/btn_IBUF[0]
    SLICE_X36Y12         LUT3 (Prop_lut3_I0_O)        0.124     4.187 r  uart_reader/FSM_sequential_current_state[2]_i_6/O
                         net (fo=1, routed)           0.639     4.826    uart_reader/FSM_sequential_current_state[2]_i_6_n_0
    SLICE_X34Y12         LUT5 (Prop_lut5_I3_O)        0.124     4.950 r  uart_reader/FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           1.069     6.019    uart_writer/FSM_sequential_current_state_reg[0]_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I0_O)        0.124     6.143 r  uart_writer/FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.669     6.812    uart_writer/FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X37Y12         LUT4 (Prop_lut4_I2_O)        0.124     6.936 r  uart_writer/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     6.936    uart_writer_n_1
    SLICE_X37Y12         FDRE                                         r  FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.116     3.511    clk_IBUF
    SLICE_X37Y12         FDRE                                         r  FSM_sequential_current_state_reg[2]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.895ns  (logic 1.700ns (24.660%)  route 5.195ns (75.340%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        3.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           3.717     5.169    uart_reader/uart_rx_IBUF
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124     5.293 f  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.680     5.973    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.097 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.798     6.895    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.545     3.940    uart_reader/clk
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[5]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.895ns  (logic 1.700ns (24.660%)  route 5.195ns (75.340%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        3.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           3.717     5.169    uart_reader/uart_rx_IBUF
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124     5.293 f  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.680     5.973    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.097 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.798     6.895    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.545     3.940    uart_reader/clk
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[6]/C

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_reader/etu_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.895ns  (logic 1.700ns (24.660%)  route 5.195ns (75.340%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        3.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K15                                               0.000     0.000 r  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    K15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  uart_rx_IBUF_inst/O
                         net (fo=9, routed)           3.717     5.169    uart_reader/uart_rx_IBUF
    SLICE_X36Y13         LUT2 (Prop_lut2_I1_O)        0.124     5.293 f  uart_reader/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.680     5.973    uart_reader/FSM_onehot_state[2]_i_2_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.124     6.097 r  uart_reader/etu_cnt[14]_i_1/O
                         net (fo=15, routed)          0.798     6.895    uart_reader/etu_cnt[14]_i_1_n_0
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=83, routed)          2.545     3.940    uart_reader/clk
    SLICE_X40Y11         FDRE                                         r  uart_reader/etu_cnt_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_writer/dout_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.232ns (19.652%)  route 0.947ns (80.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          0.947     1.178    uart_writer/btn_IBUF[0]
    SLICE_X37Y14         FDSE                                         r  uart_writer/dout_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.315     1.735    uart_writer/clk
    SLICE_X37Y14         FDSE                                         r  uart_writer/dout_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_reader/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.211ns  (logic 0.232ns (19.120%)  route 0.980ns (80.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          0.980     1.211    uart_reader/btn_IBUF[0]
    SLICE_X36Y13         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.330     1.750    uart_reader/clk
    SLICE_X36Y13         FDRE                                         r  uart_reader/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_writer/rdy_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.211ns  (logic 0.232ns (19.120%)  route 0.980ns (80.880%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          0.980     1.211    uart_writer/btn_IBUF[0]
    SLICE_X37Y13         FDSE                                         r  uart_writer/rdy_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.330     1.750    uart_writer/clk
    SLICE_X37Y13         FDSE                                         r  uart_writer/rdy_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_writer/data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.277ns (22.137%)  route 0.973ns (77.863%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          0.893     1.125    uart_writer/btn_IBUF[0]
    SLICE_X38Y14         LUT5 (Prop_lut5_I0_O)        0.045     1.170 r  uart_writer/bit_cnt[0]_i_2__0/O
                         net (fo=11, routed)          0.080     1.249    uart_writer/bit_cnt[0]_i_2__0_n_0
    SLICE_X39Y14         FDRE                                         r  uart_writer/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.254     1.674    uart_writer/clk
    SLICE_X39Y14         FDRE                                         r  uart_writer/data_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_writer/data_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.277ns (22.137%)  route 0.973ns (77.863%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          0.893     1.125    uart_writer/btn_IBUF[0]
    SLICE_X38Y14         LUT5 (Prop_lut5_I0_O)        0.045     1.170 r  uart_writer/bit_cnt[0]_i_2__0/O
                         net (fo=11, routed)          0.080     1.249    uart_writer/bit_cnt[0]_i_2__0_n_0
    SLICE_X39Y14         FDSE                                         r  uart_writer/data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.254     1.674    uart_writer/clk
    SLICE_X39Y14         FDSE                                         r  uart_writer/data_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_writer/data_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.277ns (22.137%)  route 0.973ns (77.863%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          0.893     1.125    uart_writer/btn_IBUF[0]
    SLICE_X38Y14         LUT5 (Prop_lut5_I0_O)        0.045     1.170 r  uart_writer/bit_cnt[0]_i_2__0/O
                         net (fo=11, routed)          0.080     1.249    uart_writer/bit_cnt[0]_i_2__0_n_0
    SLICE_X39Y14         FDSE                                         r  uart_writer/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.254     1.674    uart_writer/clk
    SLICE_X39Y14         FDSE                                         r  uart_writer/data_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_writer/data_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.277ns (22.137%)  route 0.973ns (77.863%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          0.893     1.125    uart_writer/btn_IBUF[0]
    SLICE_X38Y14         LUT5 (Prop_lut5_I0_O)        0.045     1.170 r  uart_writer/bit_cnt[0]_i_2__0/O
                         net (fo=11, routed)          0.080     1.249    uart_writer/bit_cnt[0]_i_2__0_n_0
    SLICE_X39Y14         FDSE                                         r  uart_writer/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.254     1.674    uart_writer/clk
    SLICE_X39Y14         FDSE                                         r  uart_writer/data_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_writer/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.249ns  (logic 0.277ns (22.137%)  route 0.973ns (77.863%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          0.893     1.125    uart_writer/btn_IBUF[0]
    SLICE_X38Y14         LUT5 (Prop_lut5_I0_O)        0.045     1.170 r  uart_writer/bit_cnt[0]_i_2__0/O
                         net (fo=11, routed)          0.080     1.249    uart_writer/bit_cnt[0]_i_2__0_n_0
    SLICE_X39Y14         FDRE                                         r  uart_writer/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.254     1.674    uart_writer/clk
    SLICE_X39Y14         FDRE                                         r  uart_writer/data_reg[7]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_writer/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.291ns  (logic 0.277ns (21.432%)  route 1.014ns (78.568%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          1.014     1.246    uart_writer/btn_IBUF[0]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.045     1.291 r  uart_writer/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.291    uart_writer/FSM_sequential_state[0]_i_1_n_0
    SLICE_X38Y13         FDRE                                         r  uart_writer/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.284     1.705    uart_writer/clk
    SLICE_X38Y13         FDRE                                         r  uart_writer/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            uart_writer/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.292ns  (logic 0.277ns (21.416%)  route 1.015ns (78.584%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.705ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_IBUF[0]_inst/O
                         net (fo=29, routed)          1.015     1.247    uart_writer/btn_IBUF[0]
    SLICE_X38Y13         LUT5 (Prop_lut5_I4_O)        0.045     1.292 r  uart_writer/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.292    uart_writer/FSM_sequential_state[1]_i_1_n_0
    SLICE_X38Y13         FDRE                                         r  uart_writer/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=83, routed)          1.284     1.705    uart_writer/clk
    SLICE_X38Y13         FDRE                                         r  uart_writer/FSM_sequential_state_reg[1]/C





