Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Aug  2 13:32:42 2022
| Host         : LAPTOP-ISQIQK2U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GULF_Eval_Board_top_timing_summary_routed.rpt -pb GULF_Eval_Board_top_timing_summary_routed.pb -rpx GULF_Eval_Board_top_timing_summary_routed.rpx -warn_on_violation
| Design       : GULF_Eval_Board_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8425 register/latch pins with no clock driven by root clock pin: clk_div_parallel/clock_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25221 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.625    -6098.388                   3860                10794        0.053        0.000                      0                10778       -2.164     -647.559                    2150                  5075  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                       ------------           ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}          10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}         33.000          30.303          
sys_clk_pin                                                                                 {0.000 0.390}          0.780           1282.051        


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                        0.290        0.000                      0                 5754        0.057        0.000                      0                 5754        3.750        0.000                       0                  2442  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       26.660        0.000                      0                  928        0.059        0.000                      0                  928       15.250        0.000                       0                   483  
sys_clk_pin                                                                                      -3.798    -5603.292                   3645                 3789        0.053        0.000                      0                 3789       -2.164     -647.559                    2150                  2150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin                                                                                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       -0.374       -1.271                      8                    8                                                                        
clk_fpga_0                                                                                  sys_clk_pin                                                                                      -4.625     -327.202                     78                   78        0.140        0.000                      0                   78  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  sys_clk_pin                                                                                      31.642        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.501        0.000                      0                  100        0.272        0.000                      0                  100  
**async_default**                                                                           sys_clk_pin                                                                                 sys_clk_pin                                                                                      -2.670     -166.622                    129                  129        0.346        0.000                      0                  129  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.354ns  (logic 1.561ns (16.688%)  route 7.793ns (83.312%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.722     3.016    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y98         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=515, routed)         4.046     7.518    u_mm/read_addr_in[3]
    SLICE_X28Y147        MUXF8 (Prop_muxf8_S_O)       0.273     7.791 r  u_mm/read_data_out[13]_INST_0_i_9/O
                         net (fo=1, routed)           1.429     9.220    u_mm/read_data_out[13]_INST_0_i_9_n_0
    SLICE_X39Y145        LUT6 (Prop_lut6_I3_O)        0.316     9.536 r  u_mm/read_data_out[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.536    u_mm/read_data_out[13]_INST_0_i_2_n_0
    SLICE_X39Y145        MUXF7 (Prop_muxf7_I1_O)      0.217     9.753 r  u_mm/read_data_out[13]_INST_0/O
                         net (fo=1, routed)           2.318    12.071    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/responds_data[13]
    SLICE_X40Y91         LUT6 (Prop_lut6_I0_O)        0.299    12.370 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[13]_i_1/O
                         net (fo=1, routed)           0.000    12.370    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[13]_i_1_n_0
    SLICE_X40Y91         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.478    12.657    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y91         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[13]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X40Y91         FDRE (Setup_fdre_C_D)        0.029    12.661    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[13]
  -------------------------------------------------------------------
                         required time                         12.661    
                         arrival time                         -12.370    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.402ns  (logic 1.556ns (16.549%)  route 7.846ns (83.451%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.722     3.016    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y98         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=515, routed)         4.534     8.006    u_mm/read_addr_in[3]
    SLICE_X31Y143        MUXF8 (Prop_muxf8_S_O)       0.273     8.279 r  u_mm/read_data_out[24]_INST_0_i_5/O
                         net (fo=1, routed)           0.859     9.139    u_mm/read_data_out[24]_INST_0_i_5_n_0
    SLICE_X31Y139        LUT6 (Prop_lut6_I3_O)        0.316     9.455 r  u_mm/read_data_out[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.455    u_mm/read_data_out[24]_INST_0_i_1_n_0
    SLICE_X31Y139        MUXF7 (Prop_muxf7_I0_O)      0.212     9.667 r  u_mm/read_data_out[24]_INST_0/O
                         net (fo=1, routed)           2.453    12.119    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/responds_data[24]
    SLICE_X36Y99         LUT6 (Prop_lut6_I0_O)        0.299    12.418 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[24]_i_1/O
                         net (fo=1, routed)           0.000    12.418    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[24]_i_1_n_0
    SLICE_X36Y99         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.480    12.659    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y99         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[24]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X36Y99         FDRE (Setup_fdre_C_D)        0.077    12.711    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.475ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.375ns  (logic 1.561ns (16.650%)  route 7.814ns (83.350%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.722     3.016    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y98         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=515, routed)         3.793     7.265    u_mm/read_addr_in[3]
    SLICE_X39Y126        MUXF8 (Prop_muxf8_S_O)       0.273     7.538 r  u_mm/read_data_out[9]_INST_0_i_7/O
                         net (fo=1, routed)           1.423     8.961    u_mm/read_data_out[9]_INST_0_i_7_n_0
    SLICE_X41Y123        LUT6 (Prop_lut6_I0_O)        0.316     9.277 r  u_mm/read_data_out[9]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.277    u_mm/read_data_out[9]_INST_0_i_2_n_0
    SLICE_X41Y123        MUXF7 (Prop_muxf7_I1_O)      0.217     9.494 r  u_mm/read_data_out[9]_INST_0/O
                         net (fo=1, routed)           2.599    12.092    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/responds_data[9]
    SLICE_X54Y86         LUT6 (Prop_lut6_I0_O)        0.299    12.391 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[9]_i_1/O
                         net (fo=1, routed)           0.000    12.391    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[9]_i_1_n_0
    SLICE_X54Y86         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.531    12.710    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y86         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[9]/C
                         clock pessimism              0.229    12.939    
                         clock uncertainty           -0.154    12.785    
    SLICE_X54Y86         FDRE (Setup_fdre_C_D)        0.081    12.866    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[9]
  -------------------------------------------------------------------
                         required time                         12.866    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.128ns  (logic 1.561ns (17.101%)  route 7.567ns (82.899%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.722     3.016    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y98         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=515, routed)         3.925     7.397    u_mm/read_addr_in[3]
    SLICE_X51Y146        MUXF8 (Prop_muxf8_S_O)       0.273     7.670 r  u_mm/read_data_out[10]_INST_0_i_9/O
                         net (fo=1, routed)           1.472     9.142    u_mm/read_data_out[10]_INST_0_i_9_n_0
    SLICE_X52Y140        LUT6 (Prop_lut6_I3_O)        0.316     9.458 r  u_mm/read_data_out[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.458    u_mm/read_data_out[10]_INST_0_i_2_n_0
    SLICE_X52Y140        MUXF7 (Prop_muxf7_I1_O)      0.217     9.675 r  u_mm/read_data_out[10]_INST_0/O
                         net (fo=1, routed)           2.170    11.845    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/responds_data[10]
    SLICE_X53Y88         LUT6 (Prop_lut6_I0_O)        0.299    12.144 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[10]_i_1/O
                         net (fo=1, routed)           0.000    12.144    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[10]_i_1_n_0
    SLICE_X53Y88         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.463    12.642    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y88         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[10]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X53Y88         FDRE (Setup_fdre_C_D)        0.031    12.748    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                         -12.144    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.142ns  (logic 1.561ns (17.075%)  route 7.581ns (82.925%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.722     3.016    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y98         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=515, routed)         3.500     6.972    u_mm/read_addr_in[3]
    SLICE_X87Y145        MUXF8 (Prop_muxf8_S_O)       0.273     7.245 r  u_mm/read_data_out[14]_INST_0_i_7/O
                         net (fo=1, routed)           1.155     8.400    u_mm/read_data_out[14]_INST_0_i_7_n_0
    SLICE_X60Y144        LUT6 (Prop_lut6_I0_O)        0.316     8.716 r  u_mm/read_data_out[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.716    u_mm/read_data_out[14]_INST_0_i_2_n_0
    SLICE_X60Y144        MUXF7 (Prop_muxf7_I1_O)      0.217     8.933 r  u_mm/read_data_out[14]_INST_0/O
                         net (fo=1, routed)           2.926    11.859    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/responds_data[14]
    SLICE_X56Y83         LUT6 (Prop_lut6_I0_O)        0.299    12.158 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[14]_i_1/O
                         net (fo=1, routed)           0.000    12.158    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[14]_i_1_n_0
    SLICE_X56Y83         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.530    12.709    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y83         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[14]/C
                         clock pessimism              0.229    12.938    
                         clock uncertainty           -0.154    12.784    
    SLICE_X56Y83         FDRE (Setup_fdre_C_D)        0.029    12.813    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[14]
  -------------------------------------------------------------------
                         required time                         12.813    
                         arrival time                         -12.158    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.946ns  (logic 1.556ns (17.393%)  route 7.390ns (82.607%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.722     3.016    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y98         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=515, routed)         4.395     7.867    u_mm/read_addr_in[3]
    SLICE_X31Y131        MUXF8 (Prop_muxf8_S_O)       0.273     8.140 r  u_mm/read_data_out[20]_INST_0_i_4/O
                         net (fo=1, routed)           0.978     9.118    u_mm/read_data_out[20]_INST_0_i_4_n_0
    SLICE_X41Y130        LUT6 (Prop_lut6_I1_O)        0.316     9.434 r  u_mm/read_data_out[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.434    u_mm/read_data_out[20]_INST_0_i_1_n_0
    SLICE_X41Y130        MUXF7 (Prop_muxf7_I0_O)      0.212     9.646 r  u_mm/read_data_out[20]_INST_0/O
                         net (fo=1, routed)           2.016    11.663    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/responds_data[20]
    SLICE_X40Y97         LUT6 (Prop_lut6_I0_O)        0.299    11.962 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[20]_i_1/O
                         net (fo=1, routed)           0.000    11.962    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[20]_i_1_n_0
    SLICE_X40Y97         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.480    12.659    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y97         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[20]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X40Y97         FDRE (Setup_fdre_C_D)        0.031    12.665    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[20]
  -------------------------------------------------------------------
                         required time                         12.665    
                         arrival time                         -11.962    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.142ns  (logic 1.574ns (17.217%)  route 7.568ns (82.783%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.722     3.016    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y98         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=515, routed)         3.591     7.063    u_mm/read_addr_in[3]
    SLICE_X46Y134        MUXF8 (Prop_muxf8_S_O)       0.283     7.346 r  u_mm/read_data_out[11]_INST_0_i_10/O
                         net (fo=1, routed)           1.296     8.642    u_mm/read_data_out[11]_INST_0_i_10_n_0
    SLICE_X51Y128        LUT6 (Prop_lut6_I5_O)        0.319     8.961 r  u_mm/read_data_out[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     8.961    u_mm/read_data_out[11]_INST_0_i_2_n_0
    SLICE_X51Y128        MUXF7 (Prop_muxf7_I1_O)      0.217     9.178 r  u_mm/read_data_out[11]_INST_0/O
                         net (fo=1, routed)           2.681    11.859    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/responds_data[11]
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.299    12.158 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[11]_i_1/O
                         net (fo=1, routed)           0.000    12.158    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[11]_i_1_n_0
    SLICE_X54Y84         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.530    12.709    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y84         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[11]/C
                         clock pessimism              0.229    12.938    
                         clock uncertainty           -0.154    12.784    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)        0.077    12.861    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[11]
  -------------------------------------------------------------------
                         required time                         12.861    
                         arrival time                         -12.158    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.704ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.942ns  (logic 1.556ns (17.402%)  route 7.386ns (82.598%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.722     3.016    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y98         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=515, routed)         3.910     7.382    u_mm/read_addr_in[3]
    SLICE_X59Y134        MUXF8 (Prop_muxf8_S_O)       0.273     7.655 r  u_mm/read_data_out[18]_INST_0_i_4/O
                         net (fo=1, routed)           0.959     8.614    u_mm/read_data_out[18]_INST_0_i_4_n_0
    SLICE_X56Y132        LUT6 (Prop_lut6_I1_O)        0.316     8.930 r  u_mm/read_data_out[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.930    u_mm/read_data_out[18]_INST_0_i_1_n_0
    SLICE_X56Y132        MUXF7 (Prop_muxf7_I0_O)      0.212     9.142 r  u_mm/read_data_out[18]_INST_0/O
                         net (fo=1, routed)           2.516    11.659    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/responds_data[18]
    SLICE_X41Y96         LUT6 (Prop_lut6_I0_O)        0.299    11.958 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[18]_i_1/O
                         net (fo=1, routed)           0.000    11.958    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[18]_i_1_n_0
    SLICE_X41Y96         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.479    12.658    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y96         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[18]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)        0.029    12.662    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[18]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -11.958    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.017ns  (logic 1.551ns (17.201%)  route 7.466ns (82.799%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.722     3.016    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y98         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=515, routed)         4.018     7.490    u_mm/read_addr_in[3]
    SLICE_X40Y146        MUXF8 (Prop_muxf8_S_O)       0.273     7.763 r  u_mm/read_data_out[0]_INST_0_i_5/O
                         net (fo=1, routed)           1.084     8.846    u_mm/read_data_out[0]_INST_0_i_5_n_0
    SLICE_X46Y145        LUT6 (Prop_lut6_I3_O)        0.316     9.162 r  u_mm/read_data_out[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.162    u_mm/read_data_out[0]_INST_0_i_1_n_0
    SLICE_X46Y145        MUXF7 (Prop_muxf7_I0_O)      0.209     9.371 r  u_mm/read_data_out[0]_INST_0/O
                         net (fo=1, routed)           2.364    11.736    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/responds_data[0]
    SLICE_X53Y88         LUT6 (Prop_lut6_I0_O)        0.297    12.033 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[0]_i_1/O
                         net (fo=1, routed)           0.000    12.033    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[0]_i_1_n_0
    SLICE_X53Y88         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.463    12.642    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y88         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[0]/C
                         clock pessimism              0.229    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X53Y88         FDRE (Setup_fdre_C_D)        0.029    12.746    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -12.033    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 1.574ns (17.401%)  route 7.471ns (82.599%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.722     3.016    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y98         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=515, routed)         4.095     7.567    u_mm/read_addr_in[3]
    SLICE_X50Y139        MUXF8 (Prop_muxf8_S_O)       0.283     7.850 r  u_mm/read_data_out[29]_INST_0_i_8/O
                         net (fo=1, routed)           1.167     9.017    u_mm/read_data_out[29]_INST_0_i_8_n_0
    SLICE_X45Y134        LUT6 (Prop_lut6_I1_O)        0.319     9.336 r  u_mm/read_data_out[29]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     9.336    u_mm/read_data_out[29]_INST_0_i_2_n_0
    SLICE_X45Y134        MUXF7 (Prop_muxf7_I1_O)      0.217     9.553 r  u_mm/read_data_out[29]_INST_0/O
                         net (fo=1, routed)           2.210    11.762    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/responds_data[29]
    SLICE_X39Y101        LUT6 (Prop_lut6_I0_O)        0.299    12.061 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[29]_i_1/O
                         net (fo=1, routed)           0.000    12.061    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1[29]_i_1_n_0
    SLICE_X39Y101        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.654    12.833    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y101        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[29]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X39Y101        FDRE (Setup_fdre_C_D)        0.031    12.839    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -12.061    
  -------------------------------------------------------------------
                         slack                                  0.778    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FULL_EMP_INTR_MD_0_GEN.tx_fifo_count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FULL_EMP_INTR_MD_0_GEN.tx_fifo_count_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.655%)  route 0.187ns (59.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.549     0.885    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X48Y82         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FULL_EMP_INTR_MD_0_GEN.tx_fifo_count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FULL_EMP_INTR_MD_0_GEN.tx_fifo_count_d1_reg[1]/Q
                         net (fo=1, routed)           0.187     1.199    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/tx_fifo_count_d1[1]
    SLICE_X50Y82         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FULL_EMP_INTR_MD_0_GEN.tx_fifo_count_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.812     1.178    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X50Y82         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FULL_EMP_INTR_MD_0_GEN.tx_fifo_count_d2_reg[1]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.000     1.143    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FULL_EMP_INTR_MD_0_GEN.tx_fifo_count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.548     0.884    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X33Y77         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[29]/Q
                         net (fo=1, routed)           0.114     1.139    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIB0
    SLICE_X34Y78         RAMD32                                       r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.813     1.179    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X34Y78         RAMD32                                       r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.264     0.915    
    SLICE_X34Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.061    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.226ns (49.264%)  route 0.233ns (50.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.551     0.887    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y86         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/Q
                         net (fo=3, routed)           0.233     1.247    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[1][2]
    SLICE_X50Y84         LUT2 (Prop_lut2_I0_O)        0.098     1.345 r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[2]_INST_0/O
                         net (fo=1, routed)           0.000     1.345    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[2]
    SLICE_X50Y84         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.814     1.180    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X50Y84         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[2]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y84         FDRE (Hold_fdre_C_D)         0.121     1.266    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg2_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.282ns (71.277%)  route 0.114ns (28.723%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.639     0.975    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y101        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg2_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg2_reg[25]/Q
                         net (fo=1, routed)           0.114     1.253    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg2[25]
    SLICE_X38Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.298 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_rdata[25]_i_2/O
                         net (fo=1, routed)           0.000     1.298    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_rdata[25]_i_2_n_0
    SLICE_X38Y99         MUXF7 (Prop_muxf7_I0_O)      0.073     1.371 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_rdata_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     1.371    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/reg_data_out__0[25]
    SLICE_X38Y99         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.825     1.191    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y99         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.134     1.290    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.476%)  route 0.285ns (60.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.539     0.875    u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X51Y74         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.141     1.016 r  u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_reg[0]/Q
                         net (fo=1, routed)           0.285     1.301    u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/IIC2Bus_IntrEvent[0]
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.045     1.346 r  u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.346    u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0
    SLICE_X46Y77         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.811     1.177    u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/s_axi_aclk
    SLICE_X46Y77         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X46Y77         FDRE (Hold_fdre_C_D)         0.121     1.263    u_dut/GULF_Eval_Board_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.141ns (29.152%)  route 0.343ns (70.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.572     0.908    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X27Y91         FDRE                                         r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.343     1.391    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/Q[28]
    SLICE_X27Y105        FDRE                                         r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.929     1.295    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y105        FDRE                                         r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X27Y105        FDRE (Hold_fdre_C_D)         0.046     1.306    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.107%)  route 0.109ns (45.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.576     0.912    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y94         FDRE                                         r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.109     1.148    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X30Y95         SRLC32E                                      r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.844     1.210    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.058    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg3_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.257ns (47.121%)  route 0.288ns (52.879%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.557     0.893    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y98         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg3_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y98         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg3_reg[30]/Q
                         net (fo=1, routed)           0.288     1.322    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/write_data[30]
    SLICE_X39Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.367 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_rdata[30]_i_2/O
                         net (fo=1, routed)           0.000     1.367    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_rdata[30]_i_2_n_0
    SLICE_X39Y100        MUXF7 (Prop_muxf7_I0_O)      0.071     1.438 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_rdata_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     1.438    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/reg_data_out__0[30]
    SLICE_X39Y100        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.911     1.277    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y100        FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.105     1.347    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.546     0.882    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X35Y76         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RX_DATA_GEN_OTHER_SCK_RATIOS.receive_Data_int_reg[1]/Q
                         net (fo=1, routed)           0.116     1.139    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31/DIA0
    SLICE_X34Y77         RAMD32                                       r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.812     1.178    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31/WCLK
    SLICE_X34Y77         RAMD32                                       r  u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31/RAMA/CLK
                         clock pessimism             -0.281     0.897    
    SLICE_X34Y77         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.044    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.503%)  route 0.334ns (61.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.574     0.910    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y99         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.334     1.407    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[16]
    SLICE_X27Y101        LUT4 (Prop_lut4_I0_O)        0.045     1.452 r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[17]_i_1/O
                         net (fo=1, routed)           0.000     1.452    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[17]
    SLICE_X27Y101        FDRE                                         r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.930     1.296    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X27Y101        FDRE                                         r  u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X27Y101        FDRE (Hold_fdre_C_D)         0.092     1.353    u_dut/GULF_Eval_Board_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.474         10.000      8.526      OLOGIC_X1Y129   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     FDRE/C      n/a            1.474         10.000      8.526      ILOGIC_X1Y126   u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.474         10.000      8.526      ILOGIC_X1Y96    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y83    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y84    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X53Y88    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y86    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[7]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X58Y84    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[8]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X54Y86    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg1_reg[9]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y78    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y78    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y78    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y78    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y78    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y78    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y78    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y78    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y78    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y78    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y76    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y76    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y76    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y76    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y76    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y76    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y76    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y76    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y77    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X36Y77    u_dut/GULF_Eval_Board_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.660ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 1.628ns (25.932%)  route 4.650ns (74.068%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 36.633 - 33.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     4.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_fdre_C_Q)         0.419     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.690     6.239    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X87Y70         LUT4 (Prop_lut4_I2_O)        0.297     6.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.540     8.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X88Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     8.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.421    10.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X85Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.408 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.408    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X85Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.532    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.439    37.072    
                         clock uncertainty           -0.035    37.037    
    SLICE_X85Y74         FDRE (Setup_fdre_C_D)        0.031    37.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.068    
                         arrival time                         -10.408    
  -------------------------------------------------------------------
                         slack                                 26.660    

Slack (MET) :             26.751ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.222ns  (logic 1.628ns (26.164%)  route 4.594ns (73.836%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 36.633 - 33.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     4.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_fdre_C_Q)         0.419     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.690     6.239    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X87Y70         LUT4 (Prop_lut4_I2_O)        0.297     6.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.540     8.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X88Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     8.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.365    10.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X84Y75         LUT6 (Prop_lut6_I4_O)        0.124    10.353 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X84Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.532    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.475    37.108    
                         clock uncertainty           -0.035    37.073    
    SLICE_X84Y75         FDRE (Setup_fdre_C_D)        0.031    37.104    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.104    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                 26.751    

Slack (MET) :             26.902ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        6.034ns  (logic 1.628ns (26.983%)  route 4.406ns (73.017%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 36.633 - 33.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     4.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_fdre_C_Q)         0.419     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.690     6.239    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X87Y70         LUT4 (Prop_lut4_I2_O)        0.297     6.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.540     8.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X88Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     8.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.176    10.040    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X85Y74         LUT5 (Prop_lut5_I2_O)        0.124    10.164 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    10.164    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X85Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.532    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.439    37.072    
                         clock uncertainty           -0.035    37.037    
    SLICE_X85Y74         FDRE (Setup_fdre_C_D)        0.029    37.066    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.066    
                         arrival time                         -10.164    
  -------------------------------------------------------------------
                         slack                                 26.902    

Slack (MET) :             26.997ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 1.628ns (27.148%)  route 4.369ns (72.852%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 36.633 - 33.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     4.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_fdre_C_Q)         0.419     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.690     6.239    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X87Y70         LUT4 (Prop_lut4_I2_O)        0.297     6.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.540     8.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X88Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     8.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.140    10.003    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X85Y75         LUT5 (Prop_lut5_I3_O)        0.124    10.127 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.127    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.532    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.497    37.130    
                         clock uncertainty           -0.035    37.095    
    SLICE_X85Y75         FDRE (Setup_fdre_C_D)        0.029    37.124    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.124    
                         arrival time                         -10.127    
  -------------------------------------------------------------------
                         slack                                 26.997    

Slack (MET) :             27.114ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 1.628ns (27.965%)  route 4.194ns (72.035%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 36.633 - 33.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     4.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_fdre_C_Q)         0.419     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.690     6.239    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X87Y70         LUT4 (Prop_lut4_I2_O)        0.297     6.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.540     8.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X88Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     8.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.964     9.828    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X84Y74         LUT5 (Prop_lut5_I2_O)        0.124     9.952 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X84Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.532    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.439    37.072    
                         clock uncertainty           -0.035    37.037    
    SLICE_X84Y74         FDRE (Setup_fdre_C_D)        0.029    37.066    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.066    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                 27.114    

Slack (MET) :             27.127ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 1.628ns (28.019%)  route 4.182ns (71.981%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 36.633 - 33.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     4.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_fdre_C_Q)         0.419     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.690     6.239    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X87Y70         LUT4 (Prop_lut4_I2_O)        0.297     6.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.540     8.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X88Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     8.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.953     9.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X84Y74         LUT5 (Prop_lut5_I2_O)        0.124     9.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X84Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.532    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.439    37.072    
                         clock uncertainty           -0.035    37.037    
    SLICE_X84Y74         FDRE (Setup_fdre_C_D)        0.031    37.068    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.068    
                         arrival time                          -9.941    
  -------------------------------------------------------------------
                         slack                                 27.127    

Slack (MET) :             27.167ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.829ns  (logic 1.628ns (27.931%)  route 4.201ns (72.069%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 36.633 - 33.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     4.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_fdre_C_Q)         0.419     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.690     6.239    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X87Y70         LUT4 (Prop_lut4_I2_O)        0.297     6.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_19/O
                         net (fo=2, routed)           1.540     8.076    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[13]
    SLICE_X88Y73         LUT6 (Prop_lut6_I4_O)        0.124     8.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     8.200    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.972     9.835    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X85Y75         LUT6 (Prop_lut6_I4_O)        0.124     9.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.959    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.532    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.497    37.130    
                         clock uncertainty           -0.035    37.095    
    SLICE_X85Y75         FDRE (Setup_fdre_C_D)        0.031    37.126    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.126    
                         arrival time                          -9.959    
  -------------------------------------------------------------------
                         slack                                 27.167    

Slack (MET) :             27.353ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.704ns (14.005%)  route 4.323ns (85.995%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 36.642 - 33.000 ) 
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.707     4.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X64Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.456     4.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.637     6.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X58Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           1.250     7.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X59Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.436     9.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WE
    SLICE_X58Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.541    36.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism              0.439    37.081    
                         clock uncertainty           -0.035    37.046    
    SLICE_X58Y52         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    36.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         36.513    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                 27.353    

Slack (MET) :             27.353ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.704ns (14.005%)  route 4.323ns (85.995%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 36.642 - 33.000 ) 
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.707     4.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X64Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.456     4.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.637     6.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X58Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           1.250     7.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X59Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.436     9.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WE
    SLICE_X58Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.541    36.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism              0.439    37.081    
                         clock uncertainty           -0.035    37.046    
    SLICE_X58Y52         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    36.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         36.513    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                 27.353    

Slack (MET) :             27.353ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.704ns (14.005%)  route 4.323ns (85.995%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 36.642 - 33.000 ) 
    Source Clock Delay      (SCD):    4.133ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.707     4.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X64Y68         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.456     4.589 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=25, routed)          1.637     6.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/p_0_in
    SLICE_X58Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.351 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst_i_1/O
                         net (fo=3, routed)           1.250     7.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X59Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.725 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=36, routed)          1.436     9.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WE
    SLICE_X58Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.541    36.642    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X58Y52         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism              0.439    37.081    
                         clock uncertainty           -0.035    37.046    
    SLICE_X58Y52         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    36.513    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         36.513    
                         arrival time                          -9.160    
  -------------------------------------------------------------------
                         slack                                 27.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.124%)  route 0.239ns (62.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y49         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDCE (Prop_fdce_C_Q)         0.141     1.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.239     2.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gic0.gc0.count_d2_reg[3][3]
    SLICE_X62Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X62Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                         clock pessimism             -0.137     1.913    
    SLICE_X62Y51         FDCE (Hold_fdce_C_D)         0.053     1.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.599     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X95Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y71         FDRE (Prop_fdre_C_Q)         0.141     1.802 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[3]/Q
                         net (fo=2, routed)           0.065     1.867    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[3]
    SLICE_X94Y71         LUT4 (Prop_lut4_I3_O)        0.045     1.912 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[2]_i_1/O
                         net (fo=1, routed)           0.000     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[2]
    SLICE_X94Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.867     2.066    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X94Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]/C
                         clock pessimism             -0.392     1.674    
    SLICE_X94Y71         FDRE (Hold_fdre_C_D)         0.121     1.795    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.571     1.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDPE (Prop_fdpe_C_Q)         0.141     1.774 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X57Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.839     2.038    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X57Y69         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.405     1.633    
    SLICE_X57Y69         FDPE (Hold_fdpe_C_D)         0.075     1.708    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.577     1.639    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X61Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/Q
                         net (fo=1, routed)           0.056     1.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1
    SLICE_X61Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.845     2.044    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X61Y64         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg/C
                         clock pessimism             -0.405     1.639    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.075     1.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_2_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.056     1.837    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[11]
    SLICE_X55Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]/C
                         clock pessimism             -0.406     1.640    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.075     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.646ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.584     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.787 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X61Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.852     2.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y49         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.405     1.646    
    SLICE_X61Y49         FDPE (Hold_fdpe_C_D)         0.075     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X60Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDCE (Prop_fdce_C_Q)         0.141     1.785 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.058     1.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X60Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X60Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.406     1.644    
    SLICE_X60Y50         FDCE (Hold_fdce_C_D)         0.071     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.715    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.068     1.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[9]
    SLICE_X55Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]/C
                         clock pessimism             -0.406     1.640    
    SLICE_X55Y56         FDRE (Hold_fdre_C_D)         0.078     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.068     1.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[15]
    SLICE_X55Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]/C
                         clock pessimism             -0.406     1.640    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.076     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.578     1.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.068     1.849    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X55Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.847     2.046    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X55Y56         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                         clock pessimism             -0.406     1.640    
    SLICE_X55Y56         FDRE (Hold_fdre_C_D)         0.076     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X63Y66   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y65   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y64   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y52   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X58Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         3645  Failing Endpoints,  Worst Slack       -3.798ns,  Total Violation    -5603.293ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :         2150  Failing Endpoints,  Worst Slack       -2.164ns,  Total Violation     -647.559ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.798ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 1.304ns (28.911%)  route 3.206ns (71.089%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 6.079 - 0.780 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.712     5.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X63Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     6.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=11, routed)          1.062     7.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X63Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8/O
                         net (fo=1, routed)           0.476     7.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I2_O)        0.124     8.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.622     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.774 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=24, routed)          0.745     9.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[1]
    SLICE_X60Y60         LUT5 (Prop_lut5_I1_O)        0.150     9.669 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7/O
                         net (fo=1, routed)           0.301     9.970    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__7_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I4_O)        0.326    10.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_dwe_r[0]_i_1/O
                         net (fo=1, routed)           0.000    10.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_15
    SLICE_X59Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.535     6.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X59Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]/C
                         clock pessimism              0.423     6.503    
                         clock uncertainty           -0.035     6.467    
    SLICE_X59Y60         FDCE (Setup_fdce_C_D)        0.031     6.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_dwe_r_reg[0]
  -------------------------------------------------------------------
                         required time                          6.498    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                 -3.798    

Slack (VIOLATED) :        -3.713ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.076ns (24.100%)  route 3.389ns (75.900%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.302ns = ( 6.082 - 0.780 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.712     5.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X63Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     6.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=11, routed)          1.062     7.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X63Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8/O
                         net (fo=1, routed)           0.476     7.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I2_O)        0.124     8.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.622     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.774 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=24, routed)          0.745     9.519    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[1]
    SLICE_X60Y60         LUT5 (Prop_lut5_I1_O)        0.124     9.643 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1/O
                         net (fo=1, routed)           0.484    10.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__1_n_0
    SLICE_X61Y60         LUT3 (Prop_lut3_I0_O)        0.124    10.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/auto_sl_drdy_i_1/O
                         net (fo=1, routed)           0.000    10.250    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_10
    SLICE_X61Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.538     6.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X61Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.458     6.541    
                         clock uncertainty           -0.035     6.505    
    SLICE_X61Y60         FDCE (Setup_fdce_C_D)        0.032     6.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          6.537    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                 -3.713    

Slack (VIOLATED) :        -3.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.368ns  (logic 1.076ns (24.631%)  route 3.292ns (75.369%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 6.079 - 0.780 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.712     5.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y60         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDCE (Prop_fdce_C_Q)         0.456     6.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[1]/Q
                         net (fo=19, routed)          1.177     7.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/Q[1]
    SLICE_X63Y58         LUT6 (Prop_lut6_I2_O)        0.124     7.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_6/O
                         net (fo=1, routed)           0.292     7.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/ram_empty_i_reg
    SLICE_X60Y58         LUT5 (Prop_lut5_I1_O)        0.124     7.959 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/current_state[0]_i_4/O
                         net (fo=3, routed)           0.444     8.402    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0]_0
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.526 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[0]_i_1/O
                         net (fo=24, routed)          1.082     9.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[0]
    SLICE_X61Y59         LUT5 (Prop_lut5_I0_O)        0.124     9.732 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6/O
                         net (fo=1, routed)           0.298    10.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__6_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I4_O)        0.124    10.154 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/sl_den_r[0]_i_1/O
                         net (fo=1, routed)           0.000    10.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_14
    SLICE_X59Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.535     6.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X59Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.423     6.503    
                         clock uncertainty           -0.035     6.467    
    SLICE_X59Y59         FDCE (Setup_fdce_C_D)        0.031     6.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          6.498    
                         arrival time                         -10.154    
  -------------------------------------------------------------------
                         slack                                 -3.656    

Slack (VIOLATED) :        -3.590ns  (required time - arrival time)
  Source:                 mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.417ns (35.159%)  route 2.613ns (64.841%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRLC32E=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns = ( 6.018 - 0.780 ) 
    Source Clock Delay      (SCD):    5.721ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.647     5.721    mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X38Y63         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.518     6.239 r  mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/Q
                         net (fo=4, routed)           0.821     7.059    mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/I1
    SLICE_X38Y65         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.124     7.183 r  mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.590     7.774    mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.431 r  mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.867     9.298    mem_debuig/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/DOUT_O
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.118     9.416 r  mem_debuig/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.335     9.751    mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X41Y63         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.474     6.018    mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/clk
    SLICE_X41Y63         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism              0.423     6.442    
                         clock uncertainty           -0.035     6.406    
    SLICE_X41Y63         FDRE (Setup_fdre_C_D)       -0.245     6.161    mem_debuig/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                          6.161    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                 -3.590    

Slack (VIOLATED) :        -3.578ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 1.076ns (24.857%)  route 3.253ns (75.143%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.302ns = ( 6.082 - 0.780 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.458ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.712     5.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X63Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     6.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=11, routed)          1.062     7.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X63Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8/O
                         net (fo=1, routed)           0.476     7.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I2_O)        0.124     8.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.622     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.774 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=24, routed)          0.519     9.293    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[1]
    SLICE_X60Y60         LUT5 (Prop_lut5_I1_O)        0.124     9.417 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__4/O
                         net (fo=1, routed)           0.574     9.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__4_n_0
    SLICE_X60Y59         LUT3 (Prop_lut3_I1_O)        0.124    10.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/dec_wdc_r_i_1/O
                         net (fo=1, routed)           0.000    10.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_12
    SLICE_X60Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.538     6.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X60Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.458     6.541    
                         clock uncertainty           -0.035     6.505    
    SLICE_X60Y59         FDCE (Setup_fdce_C_D)        0.031     6.536    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                          6.536    
                         arrival time                         -10.114    
  -------------------------------------------------------------------
                         slack                                 -3.578    

Slack (VIOLATED) :        -3.558ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 1.076ns (25.195%)  route 3.195ns (74.805%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 6.079 - 0.780 ) 
    Source Clock Delay      (SCD):    5.786ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.712     5.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/clk
    SLICE_X63Y60         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.456     6.242 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/timeout_reg/Q
                         net (fo=11, routed)          1.062     7.304    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/ack_timeout
    SLICE_X63Y59         LUT6 (Prop_lut6_I2_O)        0.124     7.428 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8/O
                         net (fo=1, routed)           0.476     7.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_8_n_0
    SLICE_X62Y59         LUT5 (Prop_lut5_I2_O)        0.124     8.027 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7/O
                         net (fo=1, routed)           0.622     8.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_7_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.124     8.774 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state[1]_i_1/O
                         net (fo=24, routed)          0.734     9.508    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/next_state[1]
    SLICE_X61Y59         LUT5 (Prop_lut5_I1_O)        0.124     9.632 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__2/O
                         net (fo=1, routed)           0.300     9.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/g0_b0__2_n_0
    SLICE_X59Y59         LUT3 (Prop_lut3_I1_O)        0.124    10.056 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/inc_addr_r_i_1/O
                         net (fo=1, routed)           0.000    10.056    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER_n_11
    SLICE_X59Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.535     6.079    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X59Y59         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.423     6.503    
                         clock uncertainty           -0.035     6.467    
    SLICE_X59Y59         FDCE (Setup_fdce_C_D)        0.031     6.498    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          6.498    
                         arrival time                         -10.056    
  -------------------------------------------------------------------
                         slack                                 -3.558    

Slack (VIOLATED) :        -3.480ns  (required time - arrival time)
  Source:                 u_eval_fw/commalink/cnt_train_v_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            u_eval_fw/commalink/cnt_train_v_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.952ns (25.232%)  route 2.821ns (74.768%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 6.249 - 0.780 ) 
    Source Clock Delay      (SCD):    5.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.894     5.968    u_eval_fw/commalink/clk_i
    SLICE_X64Y120        FDRE                                         r  u_eval_fw/commalink/cnt_train_v_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.456     6.424 r  u_eval_fw/commalink/cnt_train_v_reg[13]/Q
                         net (fo=2, routed)           1.099     7.523    u_eval_fw/commalink/cnt_train_v_reg_n_0_[13]
    SLICE_X65Y120        LUT4 (Prop_lut4_I0_O)        0.124     7.647 r  u_eval_fw/commalink/FSM_sequential_state_s[1]_i_17/O
                         net (fo=2, routed)           0.477     8.123    u_eval_fw/commalink/FSM_sequential_state_s[1]_i_17_n_0
    SLICE_X65Y121        LUT5 (Prop_lut5_I4_O)        0.124     8.247 r  u_eval_fw/commalink/cnt_train_v[31]_i_5/O
                         net (fo=1, routed)           0.402     8.650    u_eval_fw/commalink/cnt_train_v[31]_i_5_n_0
    SLICE_X65Y121        LUT4 (Prop_lut4_I0_O)        0.124     8.774 r  u_eval_fw/commalink/cnt_train_v[31]_i_4/O
                         net (fo=3, routed)           0.275     9.049    u_eval_fw/commalink/count_10/cnt_train_v_reg[10]
    SLICE_X65Y121        LUT5 (Prop_lut5_I0_O)        0.124     9.173 r  u_eval_fw/commalink/count_10/cnt_train_v[31]_i_1/O
                         net (fo=32, routed)          0.568     9.741    u_eval_fw/commalink/count_10_n_3
    SLICE_X64Y119        FDRE                                         r  u_eval_fw/commalink/cnt_train_v_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.704     6.249    u_eval_fw/commalink/clk_i
    SLICE_X64Y119        FDRE                                         r  u_eval_fw/commalink/cnt_train_v_reg[10]/C
                         clock pessimism              0.476     6.725    
                         clock uncertainty           -0.035     6.689    
    SLICE_X64Y119        FDRE (Setup_fdre_C_R)       -0.429     6.260    u_eval_fw/commalink/cnt_train_v_reg[10]
  -------------------------------------------------------------------
                         required time                          6.260    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                 -3.480    

Slack (VIOLATED) :        -3.480ns  (required time - arrival time)
  Source:                 u_eval_fw/commalink/cnt_train_v_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            u_eval_fw/commalink/cnt_train_v_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.952ns (25.232%)  route 2.821ns (74.768%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 6.249 - 0.780 ) 
    Source Clock Delay      (SCD):    5.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.894     5.968    u_eval_fw/commalink/clk_i
    SLICE_X64Y120        FDRE                                         r  u_eval_fw/commalink/cnt_train_v_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.456     6.424 r  u_eval_fw/commalink/cnt_train_v_reg[13]/Q
                         net (fo=2, routed)           1.099     7.523    u_eval_fw/commalink/cnt_train_v_reg_n_0_[13]
    SLICE_X65Y120        LUT4 (Prop_lut4_I0_O)        0.124     7.647 r  u_eval_fw/commalink/FSM_sequential_state_s[1]_i_17/O
                         net (fo=2, routed)           0.477     8.123    u_eval_fw/commalink/FSM_sequential_state_s[1]_i_17_n_0
    SLICE_X65Y121        LUT5 (Prop_lut5_I4_O)        0.124     8.247 r  u_eval_fw/commalink/cnt_train_v[31]_i_5/O
                         net (fo=1, routed)           0.402     8.650    u_eval_fw/commalink/cnt_train_v[31]_i_5_n_0
    SLICE_X65Y121        LUT4 (Prop_lut4_I0_O)        0.124     8.774 r  u_eval_fw/commalink/cnt_train_v[31]_i_4/O
                         net (fo=3, routed)           0.275     9.049    u_eval_fw/commalink/count_10/cnt_train_v_reg[10]
    SLICE_X65Y121        LUT5 (Prop_lut5_I0_O)        0.124     9.173 r  u_eval_fw/commalink/count_10/cnt_train_v[31]_i_1/O
                         net (fo=32, routed)          0.568     9.741    u_eval_fw/commalink/count_10_n_3
    SLICE_X64Y119        FDRE                                         r  u_eval_fw/commalink/cnt_train_v_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.704     6.249    u_eval_fw/commalink/clk_i
    SLICE_X64Y119        FDRE                                         r  u_eval_fw/commalink/cnt_train_v_reg[12]/C
                         clock pessimism              0.476     6.725    
                         clock uncertainty           -0.035     6.689    
    SLICE_X64Y119        FDRE (Setup_fdre_C_R)       -0.429     6.260    u_eval_fw/commalink/cnt_train_v_reg[12]
  -------------------------------------------------------------------
                         required time                          6.260    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                 -3.480    

Slack (VIOLATED) :        -3.480ns  (required time - arrival time)
  Source:                 u_eval_fw/commalink/cnt_train_v_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            u_eval_fw/commalink/cnt_train_v_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.952ns (25.232%)  route 2.821ns (74.768%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.469ns = ( 6.249 - 0.780 ) 
    Source Clock Delay      (SCD):    5.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.894     5.968    u_eval_fw/commalink/clk_i
    SLICE_X64Y120        FDRE                                         r  u_eval_fw/commalink/cnt_train_v_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.456     6.424 r  u_eval_fw/commalink/cnt_train_v_reg[13]/Q
                         net (fo=2, routed)           1.099     7.523    u_eval_fw/commalink/cnt_train_v_reg_n_0_[13]
    SLICE_X65Y120        LUT4 (Prop_lut4_I0_O)        0.124     7.647 r  u_eval_fw/commalink/FSM_sequential_state_s[1]_i_17/O
                         net (fo=2, routed)           0.477     8.123    u_eval_fw/commalink/FSM_sequential_state_s[1]_i_17_n_0
    SLICE_X65Y121        LUT5 (Prop_lut5_I4_O)        0.124     8.247 r  u_eval_fw/commalink/cnt_train_v[31]_i_5/O
                         net (fo=1, routed)           0.402     8.650    u_eval_fw/commalink/cnt_train_v[31]_i_5_n_0
    SLICE_X65Y121        LUT4 (Prop_lut4_I0_O)        0.124     8.774 r  u_eval_fw/commalink/cnt_train_v[31]_i_4/O
                         net (fo=3, routed)           0.275     9.049    u_eval_fw/commalink/count_10/cnt_train_v_reg[10]
    SLICE_X65Y121        LUT5 (Prop_lut5_I0_O)        0.124     9.173 r  u_eval_fw/commalink/count_10/cnt_train_v[31]_i_1/O
                         net (fo=32, routed)          0.568     9.741    u_eval_fw/commalink/count_10_n_3
    SLICE_X64Y119        FDRE                                         r  u_eval_fw/commalink/cnt_train_v_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.704     6.249    u_eval_fw/commalink/clk_i
    SLICE_X64Y119        FDRE                                         r  u_eval_fw/commalink/cnt_train_v_reg[6]/C
                         clock pessimism              0.476     6.725    
                         clock uncertainty           -0.035     6.689    
    SLICE_X64Y119        FDRE (Setup_fdre_C_R)       -0.429     6.260    u_eval_fw/commalink/cnt_train_v_reg[6]
  -------------------------------------------------------------------
                         required time                          6.260    
                         arrival time                          -9.741    
  -------------------------------------------------------------------
                         slack                                 -3.480    

Slack (VIOLATED) :        -3.448ns  (required time - arrival time)
  Source:                 u_eval_fw/commalink/cnt_train_v_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            u_eval_fw/commalink/cnt_train_v_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.737ns  (logic 0.952ns (25.475%)  route 2.785ns (74.525%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.465ns = ( 6.245 - 0.780 ) 
    Source Clock Delay      (SCD):    5.968ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.894     5.968    u_eval_fw/commalink/clk_i
    SLICE_X64Y120        FDRE                                         r  u_eval_fw/commalink/cnt_train_v_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y120        FDRE (Prop_fdre_C_Q)         0.456     6.424 r  u_eval_fw/commalink/cnt_train_v_reg[13]/Q
                         net (fo=2, routed)           1.099     7.523    u_eval_fw/commalink/cnt_train_v_reg_n_0_[13]
    SLICE_X65Y120        LUT4 (Prop_lut4_I0_O)        0.124     7.647 r  u_eval_fw/commalink/FSM_sequential_state_s[1]_i_17/O
                         net (fo=2, routed)           0.477     8.123    u_eval_fw/commalink/FSM_sequential_state_s[1]_i_17_n_0
    SLICE_X65Y121        LUT5 (Prop_lut5_I4_O)        0.124     8.247 r  u_eval_fw/commalink/cnt_train_v[31]_i_5/O
                         net (fo=1, routed)           0.402     8.650    u_eval_fw/commalink/cnt_train_v[31]_i_5_n_0
    SLICE_X65Y121        LUT4 (Prop_lut4_I0_O)        0.124     8.774 r  u_eval_fw/commalink/cnt_train_v[31]_i_4/O
                         net (fo=3, routed)           0.275     9.049    u_eval_fw/commalink/count_10/cnt_train_v_reg[10]
    SLICE_X65Y121        LUT5 (Prop_lut5_I0_O)        0.124     9.173 r  u_eval_fw/commalink/count_10/cnt_train_v[31]_i_1/O
                         net (fo=32, routed)          0.532     9.705    u_eval_fw/commalink/count_10_n_3
    SLICE_X64Y123        FDRE                                         r  u_eval_fw/commalink/cnt_train_v_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.700     6.245    u_eval_fw/commalink/clk_i
    SLICE_X64Y123        FDRE                                         r  u_eval_fw/commalink/cnt_train_v_reg[25]/C
                         clock pessimism              0.476     6.721    
                         clock uncertainty           -0.035     6.685    
    SLICE_X64Y123        FDRE (Setup_fdre_C_R)       -0.429     6.256    u_eval_fw/commalink/cnt_train_v_reg[25]
  -------------------------------------------------------------------
                         required time                          6.256    
                         arrival time                          -9.705    
  -------------------------------------------------------------------
                         slack                                 -3.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.836%)  route 0.228ns (58.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.548     1.634    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X50Y65         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.164     1.798 r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/Q
                         net (fo=3, routed)           0.228     2.026    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[0]
    SLICE_X47Y66         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.817     2.159    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y66         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]/C
                         clock pessimism             -0.261     1.898    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.075     1.973    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            mem_debuig/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.208%)  route 0.259ns (64.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.553     1.639    mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X52Y51         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y51         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[8]/Q
                         net (fo=21, routed)          0.259     2.040    mem_debuig/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/s_di_o[8]
    SLICE_X47Y51         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.825     2.167    mem_debuig/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X47Y51         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]/C
                         clock pessimism             -0.261     1.906    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.076     1.982    mem_debuig/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.432%)  route 0.257ns (64.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.552     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X53Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[9]/Q
                         net (fo=5, routed)           0.257     2.036    mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[13]
    SLICE_X43Y55         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.824     2.166    mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X43Y55         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]/C
                         clock pessimism             -0.261     1.905    
    SLICE_X43Y55         FDRE (Hold_fdre_C_D)         0.072     1.977    mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mem_debuig/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.187ns (43.738%)  route 0.241ns (56.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.554     1.640    mem_debuig/U0/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X49Y57         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y57         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  mem_debuig/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]/Q
                         net (fo=1, routed)           0.241     2.022    mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_do_i[3]
    SLICE_X53Y58         LUT3 (Prop_lut3_I1_O)        0.046     2.068 r  mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[3]_i_1/O
                         net (fo=1, routed)           0.000     2.068    mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/p_0_in[3]
    SLICE_X53Y58         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.819     2.161    mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X53Y58         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[3]/C
                         clock pessimism             -0.261     1.900    
    SLICE_X53Y58         FDRE (Hold_fdre_C_D)         0.107     2.007    mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.427%)  route 0.257ns (64.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.552     1.638    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X53Y55         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[8]/Q
                         net (fo=5, routed)           0.257     2.036    mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[12]
    SLICE_X43Y55         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.824     2.166    mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X43Y55         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]/C
                         clock pessimism             -0.261     1.905    
    SLICE_X43Y55         FDRE (Hold_fdre_C_D)         0.070     1.975    mem_debuig/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.193%)  route 0.260ns (64.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.542     1.628    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X52Y71         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[27]/Q
                         net (fo=3, routed)           0.260     2.029    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[54]
    SLICE_X47Y71         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.812     2.154    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y71         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[27]/C
                         clock pessimism             -0.261     1.893    
    SLICE_X47Y71         FDRE (Hold_fdre_C_D)         0.072     1.965    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.965    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 mem_debuig/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            mem_debuig/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.839%)  route 0.238ns (59.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.548     1.634    mem_debuig/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X50Y63         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y63         FDRE (Prop_fdre_C_Q)         0.164     1.798 r  mem_debuig/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg[0]/Q
                         net (fo=1, routed)           0.238     2.036    mem_debuig/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shadow_reg_n_0_[0]
    SLICE_X49Y63         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.819     2.161    mem_debuig/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/s_dclk_o
    SLICE_X49Y63         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/serial_dout_reg/C
                         clock pessimism             -0.261     1.900    
    SLICE_X49Y63         FDRE (Hold_fdre_C_D)         0.071     1.971    mem_debuig/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/serial_dout_reg
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.300%)  route 0.243ns (59.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.548     1.634    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X50Y65         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.164     1.798 r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/Q
                         net (fo=3, routed)           0.243     2.041    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[12]
    SLICE_X47Y66         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.817     2.159    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y66         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]/C
                         clock pessimism             -0.261     1.898    
    SLICE_X47Y66         FDRE (Hold_fdre_C_D)         0.078     1.976    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.155%)  route 0.238ns (62.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.542     1.628    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X52Y71         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y71         FDRE (Prop_fdre_C_Q)         0.141     1.769 r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[24]/Q
                         net (fo=3, routed)           0.238     2.008    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[48]
    SLICE_X47Y71         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.812     2.154    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X47Y71         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[24]/C
                         clock pessimism             -0.261     1.893    
    SLICE_X47Y71         FDRE (Hold_fdre_C_D)         0.046     1.939    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 mem_debuig/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            mem_debuig/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.613%)  route 0.221ns (57.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.551     1.637    mem_debuig/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X50Y57         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  mem_debuig/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[3]/Q
                         net (fo=2, routed)           0.221     2.022    mem_debuig/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/Q[3]
    SLICE_X48Y58         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.823     2.165    mem_debuig/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/s_dclk_o
    SLICE_X48Y58         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[2]/C
                         clock pessimism             -0.261     1.904    
    SLICE_X48Y58         FDRE (Hold_fdre_C_D)         0.047     1.951    mem_debuig/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/parallel_dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 0.390 }
Period(ns):         0.780
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         0.780       -2.164     RAMB36_X3Y10  mem_debuig/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         0.780       -2.164     RAMB36_X3Y10  mem_debuig/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         0.780       -2.164     RAMB36_X3Y14  mem_debuig/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         0.780       -2.164     RAMB36_X3Y14  mem_debuig/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         0.780       -2.164     RAMB36_X3Y12  mem_debuig/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         0.780       -2.164     RAMB36_X3Y12  mem_debuig/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         0.780       -2.164     RAMB36_X2Y8   mem_debuig/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         0.780       -2.164     RAMB36_X2Y8   mem_debuig/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         0.780       -2.164     RAMB36_X2Y10  mem_debuig/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         0.780       -2.164     RAMB36_X2Y10  mem_debuig/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         0.390       -0.860     SLICE_X58Y64  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         0.390       -0.860     SLICE_X58Y64  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         0.390       -0.860     SLICE_X58Y64  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         0.390       -0.860     SLICE_X58Y64  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         0.390       -0.860     SLICE_X58Y64  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         0.390       -0.860     SLICE_X58Y64  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         0.390       -0.860     SLICE_X58Y64  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         0.390       -0.860     SLICE_X58Y64  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         0.390       -0.860     SLICE_X58Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         0.390       -0.860     SLICE_X58Y65  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         0.390       -0.860     SLICE_X58Y64  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         0.390       -0.860     SLICE_X58Y64  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         0.390       -0.860     SLICE_X58Y64  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         0.390       -0.860     SLICE_X58Y64  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         0.390       -0.860     SLICE_X58Y64  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         0.390       -0.860     SLICE_X58Y64  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         0.390       -0.860     SLICE_X58Y64  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         0.390       -0.860     SLICE_X58Y64  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         0.390       -0.860     SLICE_X58Y64  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         0.390       -0.860     SLICE_X58Y64  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            8  Failing Endpoints,  Worst Slack       -0.374ns,  Total Violation       -1.271ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.374ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (MaxDelay Path 0.780ns)
  Data Path Delay:        0.886ns  (logic 0.419ns (47.272%)  route 0.467ns (52.728%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 0.780ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.467     0.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X60Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    0.780     0.780    
    SLICE_X60Y50         FDCE (Setup_fdce_C_D)       -0.268     0.512    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.886    
  -------------------------------------------------------------------
                         slack                                 -0.374    

Slack (VIOLATED) :        -0.314ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (MaxDelay Path 0.780ns)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.568%)  route 0.591ns (56.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 0.780ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.591     1.047    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X62Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    0.780     0.780    
    SLICE_X62Y51         FDCE (Setup_fdce_C_D)       -0.047     0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                 -0.314    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (MaxDelay Path 0.780ns)
  Data Path Delay:        0.754ns  (logic 0.419ns (55.588%)  route 0.335ns (44.412%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 0.780ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X57Y62         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.335     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X57Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    0.780     0.780    
    SLICE_X57Y63         FDCE (Setup_fdce_C_D)       -0.212     0.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.754    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (VIOLATED) :        -0.165ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (MaxDelay Path 0.780ns)
  Data Path Delay:        0.929ns  (logic 0.456ns (49.091%)  route 0.473ns (50.909%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 0.780ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y51                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X63Y51         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.473     0.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X62Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    0.780     0.780    
    SLICE_X62Y50         FDCE (Setup_fdce_C_D)       -0.016     0.764    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.764    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                 -0.165    

Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (MaxDelay Path 0.780ns)
  Data Path Delay:        0.805ns  (logic 0.456ns (56.634%)  route 0.349ns (43.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 0.780ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y50                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X59Y50         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.349     0.805    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X61Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    0.780     0.780    
    SLICE_X61Y50         FDCE (Setup_fdce_C_D)       -0.040     0.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.805    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.060ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (MaxDelay Path 0.780ns)
  Data Path Delay:        0.797ns  (logic 0.456ns (57.249%)  route 0.341ns (42.751%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 0.780ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X57Y62         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.341     0.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X55Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    0.780     0.780    
    SLICE_X55Y62         FDCE (Setup_fdce_C_D)       -0.043     0.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 -0.060    

Slack (VIOLATED) :        -0.057ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (MaxDelay Path 0.780ns)
  Data Path Delay:        0.790ns  (logic 0.456ns (57.704%)  route 0.334ns (42.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 0.780ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X57Y62         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.334     0.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X59Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    0.780     0.780    
    SLICE_X59Y63         FDCE (Setup_fdce_C_D)       -0.047     0.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.733    
                         arrival time                          -0.790    
  -------------------------------------------------------------------
                         slack                                 -0.057    

Slack (VIOLATED) :        -0.050ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.780ns  (MaxDelay Path 0.780ns)
  Data Path Delay:        0.612ns  (logic 0.419ns (68.448%)  route 0.193ns (31.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 0.780ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X57Y62         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.193     0.612    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X56Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    0.780     0.780    
    SLICE_X56Y62         FDCE (Setup_fdce_C_D)       -0.218     0.562    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                 -0.050    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sys_clk_pin

Setup :           78  Failing Endpoints,  Worst Slack       -4.625ns,  Total Violation     -327.202ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.625ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (sys_clk_pin rise@280.020ns - clk_fpga_0 rise@280.000ns)
  Data Path Delay:        6.553ns  (logic 1.275ns (19.457%)  route 5.278ns (80.543%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 285.325 - 280.020 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 283.016 - 280.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    280.000   280.000 r  
    PS7_X0Y0             PS7                          0.000   280.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   281.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   281.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.722   283.016    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y98         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.456   283.472 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=515, routed)         1.809   285.281    u_mm/read_addr_in[3]
    SLICE_X82Y85         MUXF8 (Prop_muxf8_S_O)       0.283   285.564 r  u_mm/read_roll[17]_INST_0_i_8/O
                         net (fo=1, routed)           1.418   286.982    u_mm/read_roll[17]_INST_0_i_8_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I1_O)        0.319   287.301 r  u_mm/read_roll[17]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   287.301    u_mm/read_roll[17]_INST_0_i_2_n_0
    SLICE_X64Y90         MUXF7 (Prop_muxf7_I1_O)      0.217   287.518 r  u_mm/read_roll[17]_INST_0/O
                         net (fo=3, routed)           2.051   289.569    mem_debuig/U0/ila_core_inst/probe3[17]
    SLICE_X62Y97         SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][58]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    280.020   280.020 r  
    H16                                               0.000   280.020 r  clk_i (IN)
                         net (fo=0)                   0.000   280.020    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380   281.400 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293   283.693    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   283.784 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.541   285.325    mem_debuig/U0/ila_core_inst/clk
    SLICE_X62Y97         SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][58]_srl8/CLK
                         clock pessimism              0.000   285.325    
                         clock uncertainty           -0.154   285.171    
    SLICE_X62Y97         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.227   284.944    mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][58]_srl8
  -------------------------------------------------------------------
                         required time                        284.944    
                         arrival time                        -289.569    
  -------------------------------------------------------------------
                         slack                                 -4.625    

Slack (VIOLATED) :        -4.582ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (sys_clk_pin rise@280.020ns - clk_fpga_0 rise@280.000ns)
  Data Path Delay:        6.462ns  (logic 1.462ns (22.626%)  route 5.000ns (77.374%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        2.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 285.320 - 280.020 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 283.016 - 280.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    280.000   280.000 r  
    PS7_X0Y0             PS7                          0.000   280.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   281.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   281.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.722   283.016    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y99         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.456   283.472 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=258, routed)         1.765   285.237    u_mm/read_addr_in[1]
    SLICE_X51Y98         LUT6 (Prop_lut6_I2_O)        0.124   285.361 r  u_mm/read_roll[14]_INST_0_i_52/O
                         net (fo=1, routed)           0.000   285.361    u_mm/read_roll[14]_INST_0_i_52_n_0
    SLICE_X51Y98         MUXF7 (Prop_muxf7_I1_O)      0.245   285.606 r  u_mm/read_roll[14]_INST_0_i_23/O
                         net (fo=1, routed)           0.000   285.606    u_mm/read_roll[14]_INST_0_i_23_n_0
    SLICE_X51Y98         MUXF8 (Prop_muxf8_I0_O)      0.104   285.710 r  u_mm/read_roll[14]_INST_0_i_9/O
                         net (fo=1, routed)           1.504   287.214    u_mm/read_roll[14]_INST_0_i_9_n_0
    SLICE_X57Y96         LUT6 (Prop_lut6_I3_O)        0.316   287.530 r  u_mm/read_roll[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   287.530    u_mm/read_roll[14]_INST_0_i_2_n_0
    SLICE_X57Y96         MUXF7 (Prop_muxf7_I1_O)      0.217   287.747 r  u_mm/read_roll[14]_INST_0/O
                         net (fo=3, routed)           1.731   289.478    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[14]
    SLICE_X56Y92         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    280.020   280.020 r  
    H16                                               0.000   280.020 r  clk_i (IN)
                         net (fo=0)                   0.000   280.020    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380   281.400 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293   283.693    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   283.784 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.536   285.320    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X56Y92         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]/C
                         clock pessimism              0.000   285.320    
                         clock uncertainty           -0.154   285.166    
    SLICE_X56Y92         FDRE (Setup_fdre_C_D)       -0.270   284.896    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[14]
  -------------------------------------------------------------------
                         required time                        284.896    
                         arrival time                        -289.478    
  -------------------------------------------------------------------
                         slack                                 -4.582    

Slack (VIOLATED) :        -4.565ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][44]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (sys_clk_pin rise@280.020ns - clk_fpga_0 rise@280.000ns)
  Data Path Delay:        6.504ns  (logic 1.286ns (19.772%)  route 5.218ns (80.228%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.302ns = ( 285.322 - 280.020 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 283.016 - 280.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    280.000   280.000 r  
    PS7_X0Y0             PS7                          0.000   280.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   281.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   281.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.722   283.016    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y98         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.456   283.472 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=515, routed)         1.540   285.012    u_mm/read_addr_in[3]
    SLICE_X85Y84         MUXF8 (Prop_muxf8_S_O)       0.273   285.285 r  u_mm/read_roll[3]_INST_0_i_6/O
                         net (fo=1, routed)           1.754   287.039    u_mm/read_roll[3]_INST_0_i_6_n_0
    SLICE_X66Y91         LUT6 (Prop_lut6_I5_O)        0.316   287.355 r  u_mm/read_roll[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   287.355    u_mm/read_roll[3]_INST_0_i_1_n_0
    SLICE_X66Y91         MUXF7 (Prop_muxf7_I0_O)      0.241   287.596 r  u_mm/read_roll[3]_INST_0/O
                         net (fo=3, routed)           1.924   289.520    mem_debuig/U0/ila_core_inst/probe3[3]
    SLICE_X62Y89         SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][44]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    280.020   280.020 r  
    H16                                               0.000   280.020 r  clk_i (IN)
                         net (fo=0)                   0.000   280.020    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380   281.400 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293   283.693    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   283.784 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.538   285.322    mem_debuig/U0/ila_core_inst/clk
    SLICE_X62Y89         SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][44]_srl8/CLK
                         clock pessimism              0.000   285.322    
                         clock uncertainty           -0.154   285.168    
    SLICE_X62Y89         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.213   284.955    mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][44]_srl8
  -------------------------------------------------------------------
                         required time                        284.955    
                         arrival time                        -289.520    
  -------------------------------------------------------------------
                         slack                                 -4.565    

Slack (VIOLATED) :        -4.555ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (sys_clk_pin rise@280.020ns - clk_fpga_0 rise@280.000ns)
  Data Path Delay:        6.513ns  (logic 1.462ns (22.446%)  route 5.051ns (77.554%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        2.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.302ns = ( 285.322 - 280.020 ) 
    Source Clock Delay      (SCD):    3.016ns = ( 283.016 - 280.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    280.000   280.000 r  
    PS7_X0Y0             PS7                          0.000   280.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   281.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   281.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.722   283.016    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y99         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y99         FDRE (Prop_fdre_C_Q)         0.456   283.472 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=258, routed)         1.765   285.237    u_mm/read_addr_in[1]
    SLICE_X51Y98         LUT6 (Prop_lut6_I2_O)        0.124   285.361 r  u_mm/read_roll[14]_INST_0_i_52/O
                         net (fo=1, routed)           0.000   285.361    u_mm/read_roll[14]_INST_0_i_52_n_0
    SLICE_X51Y98         MUXF7 (Prop_muxf7_I1_O)      0.245   285.606 r  u_mm/read_roll[14]_INST_0_i_23/O
                         net (fo=1, routed)           0.000   285.606    u_mm/read_roll[14]_INST_0_i_23_n_0
    SLICE_X51Y98         MUXF8 (Prop_muxf8_I0_O)      0.104   285.710 r  u_mm/read_roll[14]_INST_0_i_9/O
                         net (fo=1, routed)           1.504   287.214    u_mm/read_roll[14]_INST_0_i_9_n_0
    SLICE_X57Y96         LUT6 (Prop_lut6_I3_O)        0.316   287.530 r  u_mm/read_roll[14]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   287.530    u_mm/read_roll[14]_INST_0_i_2_n_0
    SLICE_X57Y96         MUXF7 (Prop_muxf7_I1_O)      0.217   287.747 r  u_mm/read_roll[14]_INST_0/O
                         net (fo=3, routed)           1.783   289.529    mem_debuig/U0/ila_core_inst/probe3[14]
    SLICE_X62Y90         SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][55]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    280.020   280.020 r  
    H16                                               0.000   280.020 r  clk_i (IN)
                         net (fo=0)                   0.000   280.020    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380   281.400 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293   283.693    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   283.784 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.538   285.322    mem_debuig/U0/ila_core_inst/clk
    SLICE_X62Y90         SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][55]_srl8/CLK
                         clock pessimism              0.000   285.322    
                         clock uncertainty           -0.154   285.168    
    SLICE_X62Y90         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.194   284.974    mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][55]_srl8
  -------------------------------------------------------------------
                         required time                        284.974    
                         arrival time                        -289.529    
  -------------------------------------------------------------------
                         slack                                 -4.555    

Slack (VIOLATED) :        -4.515ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][68]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (sys_clk_pin rise@280.020ns - clk_fpga_0 rise@280.000ns)
  Data Path Delay:        6.638ns  (logic 1.456ns (21.935%)  route 5.182ns (78.065%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        2.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.481ns = ( 285.501 - 280.020 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 283.010 - 280.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    280.000   280.000 r  
    PS7_X0Y0             PS7                          0.000   280.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   281.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   281.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.716   283.010    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y98         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDRE (Prop_fdre_C_Q)         0.456   283.466 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=259, routed)         1.791   285.257    u_mm/read_addr_in[0]
    SLICE_X94Y103        LUT6 (Prop_lut6_I4_O)        0.124   285.381 r  u_mm/read_roll[27]_INST_0_i_40/O
                         net (fo=1, routed)           0.000   285.381    u_mm/read_roll[27]_INST_0_i_40_n_0
    SLICE_X94Y103        MUXF7 (Prop_muxf7_I1_O)      0.247   285.628 r  u_mm/read_roll[27]_INST_0_i_17/O
                         net (fo=1, routed)           0.000   285.628    u_mm/read_roll[27]_INST_0_i_17_n_0
    SLICE_X94Y103        MUXF8 (Prop_muxf8_I0_O)      0.098   285.726 r  u_mm/read_roll[27]_INST_0_i_6/O
                         net (fo=1, routed)           1.542   287.268    u_mm/read_roll[27]_INST_0_i_6_n_0
    SLICE_X85Y103        LUT6 (Prop_lut6_I5_O)        0.319   287.587 r  u_mm/read_roll[27]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   287.587    u_mm/read_roll[27]_INST_0_i_1_n_0
    SLICE_X85Y103        MUXF7 (Prop_muxf7_I0_O)      0.212   287.799 r  u_mm/read_roll[27]_INST_0/O
                         net (fo=3, routed)           1.849   289.648    mem_debuig/U0/ila_core_inst/probe3[27]
    SLICE_X66Y102        SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][68]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    280.020   280.020 r  
    H16                                               0.000   280.020 r  clk_i (IN)
                         net (fo=0)                   0.000   280.020    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380   281.400 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293   283.693    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   283.784 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.716   285.501    mem_debuig/U0/ila_core_inst/clk
    SLICE_X66Y102        SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][68]_srl8/CLK
                         clock pessimism              0.000   285.501    
                         clock uncertainty           -0.154   285.346    
    SLICE_X66Y102        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.214   285.132    mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][68]_srl8
  -------------------------------------------------------------------
                         required time                        285.132    
                         arrival time                        -289.648    
  -------------------------------------------------------------------
                         slack                                 -4.515    

Slack (VIOLATED) :        -4.502ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][78]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (sys_clk_pin rise@280.020ns - clk_fpga_0 rise@280.000ns)
  Data Path Delay:        6.562ns  (logic 0.456ns (6.949%)  route 6.106ns (93.051%))
  Logic Levels:           0  
  Clock Path Skew:        2.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 285.252 - 280.020 ) 
    Source Clock Delay      (SCD):    3.008ns = ( 283.008 - 280.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    280.000   280.000 r  
    PS7_X0Y0             PS7                          0.000   280.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   281.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   281.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.714   283.008    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y92         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.456   283.464 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=131, routed)         6.106   289.570    mem_debuig/U0/ila_core_inst/probe4[5]
    SLICE_X32Y70         SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][78]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    280.020   280.020 r  
    H16                                               0.000   280.020 r  clk_i (IN)
                         net (fo=0)                   0.000   280.020    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380   281.400 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293   283.693    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   283.784 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.468   285.252    mem_debuig/U0/ila_core_inst/clk
    SLICE_X32Y70         SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][78]_srl8/CLK
                         clock pessimism              0.000   285.252    
                         clock uncertainty           -0.154   285.098    
    SLICE_X32Y70         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030   285.068    mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][78]_srl8
  -------------------------------------------------------------------
                         required time                        285.068    
                         arrival time                        -289.570    
  -------------------------------------------------------------------
                         slack                                 -4.502    

Slack (VIOLATED) :        -4.501ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (sys_clk_pin rise@280.020ns - clk_fpga_0 rise@280.000ns)
  Data Path Delay:        6.511ns  (logic 0.456ns (7.003%)  route 6.055ns (92.997%))
  Logic Levels:           0  
  Clock Path Skew:        2.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.219ns = ( 285.239 - 280.020 ) 
    Source Clock Delay      (SCD):    3.008ns = ( 283.008 - 280.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    280.000   280.000 r  
    PS7_X0Y0             PS7                          0.000   280.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   281.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   281.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.714   283.008    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y92         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.456   283.464 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=67, routed)          6.055   289.519    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[6]
    SLICE_X52Y70         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    280.020   280.020 r  
    H16                                               0.000   280.020 r  clk_i (IN)
                         net (fo=0)                   0.000   280.020    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380   281.400 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293   283.693    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   283.784 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.455   285.239    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X52Y70         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.000   285.239    
                         clock uncertainty           -0.154   285.085    
    SLICE_X52Y70         FDRE (Setup_fdre_C_D)       -0.067   285.018    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                        285.018    
                         arrival time                        -289.519    
  -------------------------------------------------------------------
                         slack                                 -4.501    

Slack (VIOLATED) :        -4.499ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][49]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (sys_clk_pin rise@280.020ns - clk_fpga_0 rise@280.000ns)
  Data Path Delay:        6.435ns  (logic 1.505ns (23.388%)  route 4.930ns (76.612%))
  Logic Levels:           4  (LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        2.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.302ns = ( 285.322 - 280.020 ) 
    Source Clock Delay      (SCD):    3.010ns = ( 283.010 - 280.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    280.000   280.000 r  
    PS7_X0Y0             PS7                          0.000   280.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   281.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   281.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.716   283.010    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y98         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y98         FDRE (Prop_fdre_C_Q)         0.419   283.429 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[2]_replica/Q
                         net (fo=146, routed)         1.489   284.918    u_mm/requst_addr[2]_repN_alias
    SLICE_X58Y97         MUXF7 (Prop_muxf7_S_O)       0.467   285.385 r  u_mm/read_roll[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000   285.385    u_mm/read_roll[8]_INST_0_i_16_n_0
    SLICE_X58Y97         MUXF8 (Prop_muxf8_I1_O)      0.088   285.473 r  u_mm/read_roll[8]_INST_0_i_5/O
                         net (fo=1, routed)           1.628   287.101    u_mm/read_roll[8]_INST_0_i_5_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I3_O)        0.319   287.420 r  u_mm/read_roll[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000   287.420    u_mm/read_roll[8]_INST_0_i_1_n_0
    SLICE_X55Y93         MUXF7 (Prop_muxf7_I0_O)      0.212   287.632 r  u_mm/read_roll[8]_INST_0/O
                         net (fo=3, routed)           1.813   289.445    mem_debuig/U0/ila_core_inst/probe3[8]
    SLICE_X62Y90         SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][49]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    280.020   280.020 r  
    H16                                               0.000   280.020 r  clk_i (IN)
                         net (fo=0)                   0.000   280.020    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380   281.400 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293   283.693    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   283.784 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.538   285.322    mem_debuig/U0/ila_core_inst/clk
    SLICE_X62Y90         SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][49]_srl8/CLK
                         clock pessimism              0.000   285.322    
                         clock uncertainty           -0.154   285.168    
    SLICE_X62Y90         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.222   284.946    mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][49]_srl8
  -------------------------------------------------------------------
                         required time                        284.946    
                         arrival time                        -289.445    
  -------------------------------------------------------------------
                         slack                                 -4.499    

Slack (VIOLATED) :        -4.491ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (sys_clk_pin rise@280.020ns - clk_fpga_0 rise@280.000ns)
  Data Path Delay:        6.637ns  (logic 1.597ns (24.063%)  route 5.040ns (75.937%))
  Logic Levels:           5  (LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.302ns = ( 285.322 - 280.020 ) 
    Source Clock Delay      (SCD):    3.008ns = ( 283.008 - 280.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    280.000   280.000 r  
    PS7_X0Y0             PS7                          0.000   280.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   281.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   281.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.714   283.008    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y92         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.419   283.427 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[0]_replica/Q
                         net (fo=112, routed)         1.637   285.064    u_mm/requst_addr[0]_repN_alias
    SLICE_X53Y96         LUT6 (Prop_lut6_I4_O)        0.299   285.363 r  u_mm/read_roll[7]_INST_0_i_44/O
                         net (fo=1, routed)           0.000   285.363    u_mm/read_roll[7]_INST_0_i_44_n_0
    SLICE_X53Y96         MUXF7 (Prop_muxf7_I1_O)      0.245   285.608 r  u_mm/read_roll[7]_INST_0_i_19/O
                         net (fo=1, routed)           0.000   285.608    u_mm/read_roll[7]_INST_0_i_19_n_0
    SLICE_X53Y96         MUXF8 (Prop_muxf8_I0_O)      0.104   285.712 r  u_mm/read_roll[7]_INST_0_i_7/O
                         net (fo=1, routed)           1.466   287.178    u_mm/read_roll[7]_INST_0_i_7_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.316   287.494 r  u_mm/read_roll[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000   287.494    u_mm/read_roll[7]_INST_0_i_2_n_0
    SLICE_X54Y91         MUXF7 (Prop_muxf7_I1_O)      0.214   287.708 r  u_mm/read_roll[7]_INST_0/O
                         net (fo=3, routed)           1.937   289.645    mem_debuig/U0/ila_core_inst/probe3[7]
    SLICE_X62Y89         SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][48]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    280.020   280.020 r  
    H16                                               0.000   280.020 r  clk_i (IN)
                         net (fo=0)                   0.000   280.020    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380   281.400 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293   283.693    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   283.784 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.538   285.322    mem_debuig/U0/ila_core_inst/clk
    SLICE_X62Y89         SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][48]_srl8/CLK
                         clock pessimism              0.000   285.322    
                         clock uncertainty           -0.154   285.168    
    SLICE_X62Y89         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.014   285.154    mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][48]_srl8
  -------------------------------------------------------------------
                         required time                        285.154    
                         arrival time                        -289.645    
  -------------------------------------------------------------------
                         slack                                 -4.491    

Slack (VIOLATED) :        -4.462ns  (required time - arrival time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.020ns  (sys_clk_pin rise@280.020ns - clk_fpga_0 rise@280.000ns)
  Data Path Delay:        6.533ns  (logic 0.456ns (6.980%)  route 6.077ns (93.020%))
  Logic Levels:           0  
  Clock Path Skew:        2.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.232ns = ( 285.252 - 280.020 ) 
    Source Clock Delay      (SCD):    3.008ns = ( 283.008 - 280.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    280.000   280.000 r  
    PS7_X0Y0             PS7                          0.000   280.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   281.193    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   281.294 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.714   283.008    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y92         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.456   283.464 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=67, routed)          6.077   289.541    mem_debuig/U0/ila_core_inst/probe4[6]
    SLICE_X32Y70         SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    280.020   280.020 r  
    H16                                               0.000   280.020 r  clk_i (IN)
                         net (fo=0)                   0.000   280.020    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380   281.400 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293   283.693    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   283.784 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.468   285.252    mem_debuig/U0/ila_core_inst/clk
    SLICE_X32Y70         SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8/CLK
                         clock pessimism              0.000   285.252    
                         clock uncertainty           -0.154   285.098    
    SLICE_X32Y70         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019   285.079    mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][79]_srl8
  -------------------------------------------------------------------
                         required time                        285.079    
                         arrival time                        -289.541    
  -------------------------------------------------------------------
                         slack                                 -4.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][66]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.639ns (17.352%)  route 3.044ns (82.648%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.982ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.540     2.719    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y92         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.367     3.086 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=131, routed)         1.544     4.630    u_mm/read_addr_in[4]
    SLICE_X66Y103        LUT6 (Prop_lut6_I4_O)        0.100     4.730 r  u_mm/read_roll[25]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.730    u_mm/read_roll[25]_INST_0_i_2_n_0
    SLICE_X66Y103        MUXF7 (Prop_muxf7_I1_O)      0.172     4.902 r  u_mm/read_roll[25]_INST_0/O
                         net (fo=3, routed)           1.499     6.401    mem_debuig/U0/ila_core_inst/probe3[25]
    SLICE_X66Y102        SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][66]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.908     5.982    mem_debuig/U0/ila_core_inst/clk
    SLICE_X66Y102        SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][66]_srl8/CLK
                         clock pessimism              0.000     5.982    
                         clock uncertainty            0.154     6.136    
    SLICE_X66Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.126     6.262    mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][66]_srl8
  -------------------------------------------------------------------
                         required time                         -6.262    
                         arrival time                           6.401    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.442ns  (logic 0.602ns (17.490%)  route 2.840ns (82.510%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        3.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.793ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.540     2.719    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y92         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.367     3.086 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=67, routed)          1.618     4.704    u_mm/read_addr_in[6]
    SLICE_X86Y89         MUXF7 (Prop_muxf7_S_O)       0.235     4.939 r  u_mm/read_roll[12]_INST_0/O
                         net (fo=3, routed)           1.222     6.161    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[12]
    SLICE_X81Y89         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.719     5.793    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X81Y89         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
                         clock pessimism              0.000     5.793    
                         clock uncertainty            0.154     5.947    
    SLICE_X81Y89         FDRE (Hold_fdre_C_D)         0.059     6.006    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]
  -------------------------------------------------------------------
                         required time                         -6.006    
                         arrival time                           6.161    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.589ns (16.354%)  route 3.012ns (83.646%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        3.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.981ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.540     2.719    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y92         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.367     3.086 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[6]/Q
                         net (fo=67, routed)          1.570     4.656    u_mm/read_addr_in[6]
    SLICE_X61Y97         MUXF7 (Prop_muxf7_S_O)       0.222     4.878 r  u_mm/read_roll[16]_INST_0/O
                         net (fo=3, routed)           1.442     6.320    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[16]
    SLICE_X61Y100        FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.907     5.981    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X61Y100        FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/C
                         clock pessimism              0.000     5.981    
                         clock uncertainty            0.154     6.135    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.028     6.163    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]
  -------------------------------------------------------------------
                         required time                         -6.163    
                         arrival time                           6.320    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 0.662ns (18.238%)  route 2.968ns (81.762%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.981ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.540     2.719    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y92         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.367     3.086 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=131, routed)         1.562     4.648    u_mm/read_addr_in[4]
    SLICE_X62Y104        LUT6 (Prop_lut6_I4_O)        0.100     4.748 r  u_mm/read_roll[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.748    u_mm/read_roll[20]_INST_0_i_1_n_0
    SLICE_X62Y104        MUXF7 (Prop_muxf7_I0_O)      0.195     4.943 r  u_mm/read_roll[20]_INST_0/O
                         net (fo=3, routed)           1.406     6.349    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[20]
    SLICE_X60Y102        FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.907     5.981    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X60Y102        FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/C
                         clock pessimism              0.000     5.981    
                         clock uncertainty            0.154     6.135    
    SLICE_X60Y102        FDRE (Hold_fdre_C_D)         0.051     6.186    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]
  -------------------------------------------------------------------
                         required time                         -6.186    
                         arrival time                           6.349    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][41]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 0.638ns (18.258%)  route 2.856ns (81.742%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.786ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.540     2.719    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y92         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.367     3.086 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=131, routed)         1.501     4.586    u_mm/read_addr_in[4]
    SLICE_X80Y92         LUT6 (Prop_lut6_I4_O)        0.100     4.686 r  u_mm/read_roll[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.686    u_mm/read_roll[0]_INST_0_i_1_n_0
    SLICE_X80Y92         MUXF7 (Prop_muxf7_I0_O)      0.171     4.857 r  u_mm/read_roll[0]_INST_0/O
                         net (fo=3, routed)           1.356     6.213    mem_debuig/U0/ila_core_inst/probe3[0]
    SLICE_X62Y89         SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][41]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.712     5.786    mem_debuig/U0/ila_core_inst/clk
    SLICE_X62Y89         SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][41]_srl8/CLK
                         clock pessimism              0.000     5.786    
                         clock uncertainty            0.154     5.940    
    SLICE_X62Y89         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     6.049    mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][41]_srl8
  -------------------------------------------------------------------
                         required time                         -6.049    
                         arrival time                           6.213    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][52]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.248ns (15.058%)  route 1.399ns (84.942%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        0.578     0.914    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y92         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=131, routed)         0.712     1.767    u_mm/read_addr_in[5]
    SLICE_X65Y88         LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  u_mm/read_roll[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.812    u_mm/read_roll[11]_INST_0_i_1_n_0
    SLICE_X65Y88         MUXF7 (Prop_muxf7_I0_O)      0.062     1.874 r  u_mm/read_roll[11]_INST_0/O
                         net (fo=3, routed)           0.687     2.561    mem_debuig/U0/ila_core_inst/probe3[11]
    SLICE_X62Y90         SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][52]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.847     2.189    mem_debuig/U0/ila_core_inst/clk
    SLICE_X62Y90         SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][52]_srl8/CLK
                         clock pessimism              0.000     2.189    
                         clock uncertainty            0.154     2.343    
    SLICE_X62Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.045     2.388    mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][52]_srl8
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][54]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.495ns  (logic 0.642ns (18.368%)  route 2.853ns (81.632%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.786ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.540     2.719    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y92         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.367     3.086 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=131, routed)         1.346     4.432    u_mm/read_addr_in[5]
    SLICE_X67Y90         LUT6 (Prop_lut6_I2_O)        0.100     4.532 r  u_mm/read_roll[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.532    u_mm/read_roll[13]_INST_0_i_2_n_0
    SLICE_X67Y90         MUXF7 (Prop_muxf7_I1_O)      0.175     4.707 r  u_mm/read_roll[13]_INST_0/O
                         net (fo=3, routed)           1.507     6.214    mem_debuig/U0/ila_core_inst/probe3[13]
    SLICE_X62Y90         SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][54]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.712     5.786    mem_debuig/U0/ila_core_inst/clk
    SLICE_X62Y90         SRL16E                                       r  mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][54]_srl8/CLK
                         clock pessimism              0.000     5.786    
                         clock uncertainty            0.154     5.940    
    SLICE_X62Y90         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     6.042    mem_debuig/U0/ila_core_inst/shifted_data_in_reg[7][54]_srl8
  -------------------------------------------------------------------
                         required time                         -6.042    
                         arrival time                           6.214    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 0.638ns (18.430%)  route 2.824ns (81.570%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.795ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.540     2.719    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y92         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.367     3.086 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=131, routed)         1.501     4.586    u_mm/read_addr_in[4]
    SLICE_X80Y92         LUT6 (Prop_lut6_I4_O)        0.100     4.686 r  u_mm/read_roll[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.686    u_mm/read_roll[0]_INST_0_i_1_n_0
    SLICE_X80Y92         MUXF7 (Prop_muxf7_I0_O)      0.171     4.857 r  u_mm/read_roll[0]_INST_0/O
                         net (fo=3, routed)           1.323     6.181    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[0]
    SLICE_X80Y93         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.721     5.795    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X80Y93         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     5.795    
                         clock uncertainty            0.154     5.949    
    SLICE_X80Y93         FDRE (Hold_fdre_C_D)         0.058     6.007    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.007    
                         arrival time                           6.181    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.638ns (18.573%)  route 2.797ns (81.427%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.788ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.540     2.719    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y92         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.367     3.086 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=131, routed)         1.288     4.374    u_mm/read_addr_in[4]
    SLICE_X64Y90         LUT6 (Prop_lut6_I4_O)        0.100     4.474 r  u_mm/read_roll[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.474    u_mm/read_roll[17]_INST_0_i_1_n_0
    SLICE_X64Y90         MUXF7 (Prop_muxf7_I0_O)      0.171     4.645 r  u_mm/read_roll[17]_INST_0/O
                         net (fo=3, routed)           1.509     6.154    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[17]
    SLICE_X64Y91         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.714     5.788    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X64Y91         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]/C
                         clock pessimism              0.000     5.788    
                         clock uncertainty            0.154     5.942    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.030     5.972    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[17]
  -------------------------------------------------------------------
                         required time                         -5.972    
                         arrival time                           6.154    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.451ns  (logic 0.665ns (19.268%)  route 2.786ns (80.732%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        3.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.788ns
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    u_dut/GULF_Eval_Board_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  u_dut/GULF_Eval_Board_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2442, routed)        1.540     2.719    u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X65Y92         FDRE                                         r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.367     3.086 r  u_dut/GULF_Eval_Board_i/axi_data_transfer_1/U0/axi_data_transfer_v3_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=131, routed)         1.501     4.587    u_mm/read_addr_in[4]
    SLICE_X80Y91         LUT6 (Prop_lut6_I4_O)        0.100     4.687 r  u_mm/read_roll[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.687    u_mm/read_roll[2]_INST_0_i_2_n_0
    SLICE_X80Y91         MUXF7 (Prop_muxf7_I1_O)      0.198     4.885 r  u_mm/read_roll[2]_INST_0/O
                         net (fo=3, routed)           1.285     6.170    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe3[2]
    SLICE_X64Y91         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.714     5.788    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X64Y91         FDRE                                         r  mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.000     5.788    
                         clock uncertainty            0.154     5.942    
    SLICE_X64Y91         FDRE (Hold_fdre_C_D)         0.038     5.980    mem_debuig/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.980    
                         arrival time                           6.170    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       31.642ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.642ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.088ns  (logic 0.478ns (43.946%)  route 0.610ns (56.054%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X62Y51         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.610     1.088    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X63Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X63Y51         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                 31.642    

Slack (MET) :             31.719ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.452%)  route 0.592ns (58.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.592     1.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X61Y52         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y52         FDCE (Setup_fdce_C_D)       -0.270    32.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.730    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                 31.719    

Slack (MET) :             31.771ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.618%)  route 0.588ns (58.382%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X57Y63         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.588     1.007    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X58Y62         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X58Y62         FDCE (Setup_fdce_C_D)       -0.222    32.778    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.778    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 31.771    

Slack (MET) :             31.818ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.087ns  (logic 0.518ns (47.646%)  route 0.569ns (52.354%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y51                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X62Y51         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.569     1.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X63Y51         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X63Y51         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                 31.818    

Slack (MET) :             31.882ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        1.023ns  (logic 0.456ns (44.597%)  route 0.567ns (55.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X60Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.567     1.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X61Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X61Y53         FDCE (Setup_fdce_C_D)       -0.095    32.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.905    
                         arrival time                          -1.023    
  -------------------------------------------------------------------
                         slack                                 31.882    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.905ns  (logic 0.456ns (50.376%)  route 0.449ns (49.624%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.449     0.905    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X60Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y63         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.905    
  -------------------------------------------------------------------
                         slack                                 32.002    

Slack (MET) :             32.007ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.656%)  route 0.444ns (49.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.444     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X60Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y63         FDCE (Setup_fdce_C_D)       -0.093    32.907    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.907    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 32.007    

Slack (MET) :             32.008ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.900ns  (logic 0.456ns (50.684%)  route 0.444ns (49.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X59Y63         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.444     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X60Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X60Y63         FDCE (Setup_fdce_C_D)       -0.092    32.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.908    
                         arrival time                          -0.900    
  -------------------------------------------------------------------
                         slack                                 32.008    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.501ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.501ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.963ns (24.066%)  route 3.038ns (75.934%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 36.634 - 33.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     4.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_fdre_C_Q)         0.419     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           1.042     5.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X84Y75         LUT6 (Prop_lut6_I0_O)        0.296     5.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.325     6.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y76         LUT4 (Prop_lut4_I3_O)        0.124     6.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.890     7.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X67Y74         LUT1 (Prop_lut1_I0_O)        0.124     7.350 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.782     8.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.533    36.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.439    37.073    
                         clock uncertainty           -0.035    37.038    
    SLICE_X67Y69         FDCE (Recov_fdce_C_CLR)     -0.405    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.633    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                 28.501    

Slack (MET) :             28.501ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.963ns (24.066%)  route 3.038ns (75.934%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 36.634 - 33.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     4.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_fdre_C_Q)         0.419     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           1.042     5.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X84Y75         LUT6 (Prop_lut6_I0_O)        0.296     5.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.325     6.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y76         LUT4 (Prop_lut4_I3_O)        0.124     6.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.890     7.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X67Y74         LUT1 (Prop_lut1_I0_O)        0.124     7.350 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.782     8.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.533    36.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.439    37.073    
                         clock uncertainty           -0.035    37.038    
    SLICE_X67Y69         FDCE (Recov_fdce_C_CLR)     -0.405    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.633    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                 28.501    

Slack (MET) :             28.501ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.963ns (24.066%)  route 3.038ns (75.934%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 36.634 - 33.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     4.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_fdre_C_Q)         0.419     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           1.042     5.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X84Y75         LUT6 (Prop_lut6_I0_O)        0.296     5.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.325     6.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y76         LUT4 (Prop_lut4_I3_O)        0.124     6.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.890     7.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X67Y74         LUT1 (Prop_lut1_I0_O)        0.124     7.350 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.782     8.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.533    36.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.439    37.073    
                         clock uncertainty           -0.035    37.038    
    SLICE_X67Y69         FDCE (Recov_fdce_C_CLR)     -0.405    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.633    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                 28.501    

Slack (MET) :             28.501ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.963ns (24.066%)  route 3.038ns (75.934%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 36.634 - 33.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     4.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_fdre_C_Q)         0.419     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           1.042     5.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X84Y75         LUT6 (Prop_lut6_I0_O)        0.296     5.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.325     6.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y76         LUT4 (Prop_lut4_I3_O)        0.124     6.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.890     7.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X67Y74         LUT1 (Prop_lut1_I0_O)        0.124     7.350 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.782     8.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.533    36.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.439    37.073    
                         clock uncertainty           -0.035    37.038    
    SLICE_X67Y69         FDCE (Recov_fdce_C_CLR)     -0.405    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.633    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                 28.501    

Slack (MET) :             28.501ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.963ns (24.066%)  route 3.038ns (75.934%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 36.634 - 33.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     4.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_fdre_C_Q)         0.419     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           1.042     5.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X84Y75         LUT6 (Prop_lut6_I0_O)        0.296     5.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.325     6.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y76         LUT4 (Prop_lut4_I3_O)        0.124     6.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.890     7.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X67Y74         LUT1 (Prop_lut1_I0_O)        0.124     7.350 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.782     8.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.533    36.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.439    37.073    
                         clock uncertainty           -0.035    37.038    
    SLICE_X67Y69         FDCE (Recov_fdce_C_CLR)     -0.405    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.633    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                 28.501    

Slack (MET) :             28.501ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.963ns (24.066%)  route 3.038ns (75.934%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 36.634 - 33.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     4.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_fdre_C_Q)         0.419     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           1.042     5.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X84Y75         LUT6 (Prop_lut6_I0_O)        0.296     5.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.325     6.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y76         LUT4 (Prop_lut4_I3_O)        0.124     6.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.890     7.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X67Y74         LUT1 (Prop_lut1_I0_O)        0.124     7.350 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.782     8.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.533    36.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.439    37.073    
                         clock uncertainty           -0.035    37.038    
    SLICE_X67Y69         FDCE (Recov_fdce_C_CLR)     -0.405    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.633    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                 28.501    

Slack (MET) :             28.501ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.963ns (24.066%)  route 3.038ns (75.934%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 36.634 - 33.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     4.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_fdre_C_Q)         0.419     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           1.042     5.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X84Y75         LUT6 (Prop_lut6_I0_O)        0.296     5.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.325     6.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y76         LUT4 (Prop_lut4_I3_O)        0.124     6.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.890     7.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X67Y74         LUT1 (Prop_lut1_I0_O)        0.124     7.350 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.782     8.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.533    36.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.439    37.073    
                         clock uncertainty           -0.035    37.038    
    SLICE_X67Y69         FDCE (Recov_fdce_C_CLR)     -0.405    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.633    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                 28.501    

Slack (MET) :             28.501ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.963ns (24.066%)  route 3.038ns (75.934%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 36.634 - 33.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     4.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_fdre_C_Q)         0.419     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           1.042     5.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X84Y75         LUT6 (Prop_lut6_I0_O)        0.296     5.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.325     6.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y76         LUT4 (Prop_lut4_I3_O)        0.124     6.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.890     7.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X67Y74         LUT1 (Prop_lut1_I0_O)        0.124     7.350 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.782     8.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X67Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.533    36.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X67Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.439    37.073    
                         clock uncertainty           -0.035    37.038    
    SLICE_X67Y69         FDCE (Recov_fdce_C_CLR)     -0.405    36.633    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.633    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                 28.501    

Slack (MET) :             28.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.963ns (24.066%)  route 3.038ns (75.934%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 36.634 - 33.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     4.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_fdre_C_Q)         0.419     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           1.042     5.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X84Y75         LUT6 (Prop_lut6_I0_O)        0.296     5.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.325     6.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y76         LUT4 (Prop_lut4_I3_O)        0.124     6.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.890     7.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X67Y74         LUT1 (Prop_lut1_I0_O)        0.124     7.350 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.782     8.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.533    36.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.439    37.073    
                         clock uncertainty           -0.035    37.038    
    SLICE_X66Y69         FDCE (Recov_fdce_C_CLR)     -0.319    36.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.719    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                 28.587    

Slack (MET) :             28.587ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.001ns  (logic 0.963ns (24.066%)  route 3.038ns (75.934%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.634ns = ( 36.634 - 33.000 ) 
    Source Clock Delay      (SCD):    4.130ns
    Clock Pessimism Removal (CPR):    0.439ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.325     2.325    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.426 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.704     4.130    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X85Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y75         FDRE (Prop_fdre_C_Q)         0.419     4.549 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/Q
                         net (fo=1, routed)           1.042     5.591    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[3]
    SLICE_X84Y75         LUT6 (Prop_lut6_I0_O)        0.296     5.887 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.325     6.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X84Y76         LUT4 (Prop_lut4_I3_O)        0.124     6.336 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.890     7.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X67Y74         LUT1 (Prop_lut1_I0_O)        0.124     7.350 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.782     8.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X66Y69         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.010    35.010    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.101 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.533    36.634    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X66Y69         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.439    37.073    
                         clock uncertainty           -0.035    37.038    
    SLICE_X66Y69         FDCE (Recov_fdce_C_CLR)     -0.319    36.719    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.719    
                         arrival time                          -8.132    
  -------------------------------------------------------------------
                         slack                                 28.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.536%)  route 0.311ns (65.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.311     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X62Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X62Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.137     1.913    
    SLICE_X62Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.536%)  route 0.311ns (65.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.311     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X62Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X62Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.137     1.913    
    SLICE_X62Y50         FDCE (Remov_fdce_C_CLR)     -0.067     1.846    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.172%)  route 0.302ns (64.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.302     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X61Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X61Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.137     1.913    
    SLICE_X61Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.172%)  route 0.302ns (64.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.302     2.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X61Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X61Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.137     1.913    
    SLICE_X61Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.847%)  route 0.307ns (65.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.307     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X60Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X60Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.137     1.913    
    SLICE_X60Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.847%)  route 0.307ns (65.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.307     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X60Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X60Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.137     1.913    
    SLICE_X60Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.847%)  route 0.307ns (65.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.307     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X60Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X60Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.137     1.913    
    SLICE_X60Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.847%)  route 0.307ns (65.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.307     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X60Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X60Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.137     1.913    
    SLICE_X60Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.847%)  route 0.307ns (65.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.307     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X60Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X60Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.137     1.913    
    SLICE_X60Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.847%)  route 0.307ns (65.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.644ns
    Clock Pessimism Removal (CPR):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.036     1.036    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.582     1.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y48         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDPE (Prop_fdpe_C_Q)         0.164     1.808 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.307     2.115    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X60Y50         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.170     1.170    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.199 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.851     2.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X60Y50         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.137     1.913    
    SLICE_X60Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.821    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          129  Failing Endpoints,  Worst Slack       -2.670ns,  Total Violation     -166.622ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.670ns  (required time - arrival time)
  Source:                 u_eval_fw/commalink/aligned_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            clk_div_parallel/count_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.580ns (21.877%)  route 2.071ns (78.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 6.070 - 0.780 ) 
    Source Clock Delay      (SCD):    5.972ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.898     5.972    u_eval_fw/commalink/clk_i
    SLICE_X61Y116        FDRE                                         r  u_eval_fw/commalink/aligned_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_fdre_C_Q)         0.456     6.428 r  u_eval_fw/commalink/aligned_o_reg/Q
                         net (fo=7, routed)           0.382     6.810    clk_div_parallel/aligned_o
    SLICE_X61Y116        LUT1 (Prop_lut1_I0_O)        0.124     6.934 f  clk_div_parallel/count[31]_i_2/O
                         net (fo=34, routed)          1.689     8.623    clk_div_parallel/reset
    SLICE_X61Y77         FDCE                                         f  clk_div_parallel/count_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.526     6.070    clk_div_parallel/clk_i
    SLICE_X61Y77         FDCE                                         r  clk_div_parallel/count_reg[13]/C
                         clock pessimism              0.323     6.393    
                         clock uncertainty           -0.035     6.358    
    SLICE_X61Y77         FDCE (Recov_fdce_C_CLR)     -0.405     5.953    clk_div_parallel/count_reg[13]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                 -2.670    

Slack (VIOLATED) :        -2.670ns  (required time - arrival time)
  Source:                 u_eval_fw/commalink/aligned_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            clk_div_parallel/count_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.580ns (21.877%)  route 2.071ns (78.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 6.070 - 0.780 ) 
    Source Clock Delay      (SCD):    5.972ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.898     5.972    u_eval_fw/commalink/clk_i
    SLICE_X61Y116        FDRE                                         r  u_eval_fw/commalink/aligned_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_fdre_C_Q)         0.456     6.428 r  u_eval_fw/commalink/aligned_o_reg/Q
                         net (fo=7, routed)           0.382     6.810    clk_div_parallel/aligned_o
    SLICE_X61Y116        LUT1 (Prop_lut1_I0_O)        0.124     6.934 f  clk_div_parallel/count[31]_i_2/O
                         net (fo=34, routed)          1.689     8.623    clk_div_parallel/reset
    SLICE_X61Y77         FDCE                                         f  clk_div_parallel/count_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.526     6.070    clk_div_parallel/clk_i
    SLICE_X61Y77         FDCE                                         r  clk_div_parallel/count_reg[14]/C
                         clock pessimism              0.323     6.393    
                         clock uncertainty           -0.035     6.358    
    SLICE_X61Y77         FDCE (Recov_fdce_C_CLR)     -0.405     5.953    clk_div_parallel/count_reg[14]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                 -2.670    

Slack (VIOLATED) :        -2.670ns  (required time - arrival time)
  Source:                 u_eval_fw/commalink/aligned_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            clk_div_parallel/count_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.580ns (21.877%)  route 2.071ns (78.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 6.070 - 0.780 ) 
    Source Clock Delay      (SCD):    5.972ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.898     5.972    u_eval_fw/commalink/clk_i
    SLICE_X61Y116        FDRE                                         r  u_eval_fw/commalink/aligned_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_fdre_C_Q)         0.456     6.428 r  u_eval_fw/commalink/aligned_o_reg/Q
                         net (fo=7, routed)           0.382     6.810    clk_div_parallel/aligned_o
    SLICE_X61Y116        LUT1 (Prop_lut1_I0_O)        0.124     6.934 f  clk_div_parallel/count[31]_i_2/O
                         net (fo=34, routed)          1.689     8.623    clk_div_parallel/reset
    SLICE_X61Y77         FDCE                                         f  clk_div_parallel/count_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.526     6.070    clk_div_parallel/clk_i
    SLICE_X61Y77         FDCE                                         r  clk_div_parallel/count_reg[15]/C
                         clock pessimism              0.323     6.393    
                         clock uncertainty           -0.035     6.358    
    SLICE_X61Y77         FDCE (Recov_fdce_C_CLR)     -0.405     5.953    clk_div_parallel/count_reg[15]
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                 -2.670    

Slack (VIOLATED) :        -2.624ns  (required time - arrival time)
  Source:                 u_eval_fw/commalink/aligned_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            clk_div_parallel/count_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.651ns  (logic 0.580ns (21.877%)  route 2.071ns (78.123%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 6.070 - 0.780 ) 
    Source Clock Delay      (SCD):    5.972ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.898     5.972    u_eval_fw/commalink/clk_i
    SLICE_X61Y116        FDRE                                         r  u_eval_fw/commalink/aligned_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_fdre_C_Q)         0.456     6.428 r  u_eval_fw/commalink/aligned_o_reg/Q
                         net (fo=7, routed)           0.382     6.810    clk_div_parallel/aligned_o
    SLICE_X61Y116        LUT1 (Prop_lut1_I0_O)        0.124     6.934 f  clk_div_parallel/count[31]_i_2/O
                         net (fo=34, routed)          1.689     8.623    clk_div_parallel/reset
    SLICE_X61Y77         FDPE                                         f  clk_div_parallel/count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.526     6.070    clk_div_parallel/clk_i
    SLICE_X61Y77         FDPE                                         r  clk_div_parallel/count_reg[0]/C
                         clock pessimism              0.323     6.393    
                         clock uncertainty           -0.035     6.358    
    SLICE_X61Y77         FDPE (Recov_fdpe_C_PRE)     -0.359     5.999    clk_div_parallel/count_reg[0]
  -------------------------------------------------------------------
                         required time                          5.999    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                 -2.624    

Slack (VIOLATED) :        -2.567ns  (required time - arrival time)
  Source:                 u_eval_fw/commalink/aligned_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            clk_div_parallel/count_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 0.580ns (22.773%)  route 1.967ns (77.227%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 6.069 - 0.780 ) 
    Source Clock Delay      (SCD):    5.972ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.898     5.972    u_eval_fw/commalink/clk_i
    SLICE_X61Y116        FDRE                                         r  u_eval_fw/commalink/aligned_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_fdre_C_Q)         0.456     6.428 r  u_eval_fw/commalink/aligned_o_reg/Q
                         net (fo=7, routed)           0.382     6.810    clk_div_parallel/aligned_o
    SLICE_X61Y116        LUT1 (Prop_lut1_I0_O)        0.124     6.934 f  clk_div_parallel/count[31]_i_2/O
                         net (fo=34, routed)          1.585     8.518    clk_div_parallel/reset
    SLICE_X60Y76         FDCE                                         f  clk_div_parallel/count_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.525     6.069    clk_div_parallel/clk_i
    SLICE_X60Y76         FDCE                                         r  clk_div_parallel/count_reg[12]/C
                         clock pessimism              0.323     6.392    
                         clock uncertainty           -0.035     6.357    
    SLICE_X60Y76         FDCE (Recov_fdce_C_CLR)     -0.405     5.952    clk_div_parallel/count_reg[12]
  -------------------------------------------------------------------
                         required time                          5.952    
                         arrival time                          -8.518    
  -------------------------------------------------------------------
                         slack                                 -2.567    

Slack (VIOLATED) :        -2.562ns  (required time - arrival time)
  Source:                 u_eval_fw/commalink/aligned_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            clk_div_parallel/count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.580ns (22.812%)  route 1.962ns (77.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 6.069 - 0.780 ) 
    Source Clock Delay      (SCD):    5.972ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.898     5.972    u_eval_fw/commalink/clk_i
    SLICE_X61Y116        FDRE                                         r  u_eval_fw/commalink/aligned_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_fdre_C_Q)         0.456     6.428 r  u_eval_fw/commalink/aligned_o_reg/Q
                         net (fo=7, routed)           0.382     6.810    clk_div_parallel/aligned_o
    SLICE_X61Y116        LUT1 (Prop_lut1_I0_O)        0.124     6.934 f  clk_div_parallel/count[31]_i_2/O
                         net (fo=34, routed)          1.580     8.514    clk_div_parallel/reset
    SLICE_X61Y76         FDCE                                         f  clk_div_parallel/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.525     6.069    clk_div_parallel/clk_i
    SLICE_X61Y76         FDCE                                         r  clk_div_parallel/count_reg[10]/C
                         clock pessimism              0.323     6.392    
                         clock uncertainty           -0.035     6.357    
    SLICE_X61Y76         FDCE (Recov_fdce_C_CLR)     -0.405     5.952    clk_div_parallel/count_reg[10]
  -------------------------------------------------------------------
                         required time                          5.952    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                 -2.562    

Slack (VIOLATED) :        -2.562ns  (required time - arrival time)
  Source:                 u_eval_fw/commalink/aligned_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            clk_div_parallel/count_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.580ns (22.812%)  route 1.962ns (77.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 6.069 - 0.780 ) 
    Source Clock Delay      (SCD):    5.972ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.898     5.972    u_eval_fw/commalink/clk_i
    SLICE_X61Y116        FDRE                                         r  u_eval_fw/commalink/aligned_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_fdre_C_Q)         0.456     6.428 r  u_eval_fw/commalink/aligned_o_reg/Q
                         net (fo=7, routed)           0.382     6.810    clk_div_parallel/aligned_o
    SLICE_X61Y116        LUT1 (Prop_lut1_I0_O)        0.124     6.934 f  clk_div_parallel/count[31]_i_2/O
                         net (fo=34, routed)          1.580     8.514    clk_div_parallel/reset
    SLICE_X61Y76         FDCE                                         f  clk_div_parallel/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.525     6.069    clk_div_parallel/clk_i
    SLICE_X61Y76         FDCE                                         r  clk_div_parallel/count_reg[11]/C
                         clock pessimism              0.323     6.392    
                         clock uncertainty           -0.035     6.357    
    SLICE_X61Y76         FDCE (Recov_fdce_C_CLR)     -0.405     5.952    clk_div_parallel/count_reg[11]
  -------------------------------------------------------------------
                         required time                          5.952    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                 -2.562    

Slack (VIOLATED) :        -2.562ns  (required time - arrival time)
  Source:                 u_eval_fw/commalink/aligned_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            clk_div_parallel/count_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.580ns (22.812%)  route 1.962ns (77.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 6.069 - 0.780 ) 
    Source Clock Delay      (SCD):    5.972ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.898     5.972    u_eval_fw/commalink/clk_i
    SLICE_X61Y116        FDRE                                         r  u_eval_fw/commalink/aligned_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_fdre_C_Q)         0.456     6.428 r  u_eval_fw/commalink/aligned_o_reg/Q
                         net (fo=7, routed)           0.382     6.810    clk_div_parallel/aligned_o
    SLICE_X61Y116        LUT1 (Prop_lut1_I0_O)        0.124     6.934 f  clk_div_parallel/count[31]_i_2/O
                         net (fo=34, routed)          1.580     8.514    clk_div_parallel/reset
    SLICE_X61Y76         FDCE                                         f  clk_div_parallel/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.525     6.069    clk_div_parallel/clk_i
    SLICE_X61Y76         FDCE                                         r  clk_div_parallel/count_reg[9]/C
                         clock pessimism              0.323     6.392    
                         clock uncertainty           -0.035     6.357    
    SLICE_X61Y76         FDCE (Recov_fdce_C_CLR)     -0.405     5.952    clk_div_parallel/count_reg[9]
  -------------------------------------------------------------------
                         required time                          5.952    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                 -2.562    

Slack (VIOLATED) :        -2.486ns  (required time - arrival time)
  Source:                 u_eval_fw/commalink/aligned_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            clk_div_parallel/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.580ns (23.538%)  route 1.884ns (76.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 6.067 - 0.780 ) 
    Source Clock Delay      (SCD):    5.972ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.898     5.972    u_eval_fw/commalink/clk_i
    SLICE_X61Y116        FDRE                                         r  u_eval_fw/commalink/aligned_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_fdre_C_Q)         0.456     6.428 r  u_eval_fw/commalink/aligned_o_reg/Q
                         net (fo=7, routed)           0.382     6.810    clk_div_parallel/aligned_o
    SLICE_X61Y116        LUT1 (Prop_lut1_I0_O)        0.124     6.934 f  clk_div_parallel/count[31]_i_2/O
                         net (fo=34, routed)          1.502     8.436    clk_div_parallel/reset
    SLICE_X61Y75         FDCE                                         f  clk_div_parallel/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.523     6.067    clk_div_parallel/clk_i
    SLICE_X61Y75         FDCE                                         r  clk_div_parallel/count_reg[5]/C
                         clock pessimism              0.323     6.390    
                         clock uncertainty           -0.035     6.355    
    SLICE_X61Y75         FDCE (Recov_fdce_C_CLR)     -0.405     5.950    clk_div_parallel/count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.950    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 -2.486    

Slack (VIOLATED) :        -2.486ns  (required time - arrival time)
  Source:                 u_eval_fw/commalink/aligned_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            clk_div_parallel/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            0.780ns  (sys_clk_pin rise@0.780ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.580ns (23.538%)  route 1.884ns (76.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 6.067 - 0.780 ) 
    Source Clock Delay      (SCD):    5.972ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.898     5.972    u_eval_fw/commalink/clk_i
    SLICE_X61Y116        FDRE                                         r  u_eval_fw/commalink/aligned_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y116        FDRE (Prop_fdre_C_Q)         0.456     6.428 r  u_eval_fw/commalink/aligned_o_reg/Q
                         net (fo=7, routed)           0.382     6.810    clk_div_parallel/aligned_o
    SLICE_X61Y116        LUT1 (Prop_lut1_I0_O)        0.124     6.934 f  clk_div_parallel/count[31]_i_2/O
                         net (fo=34, routed)          1.502     8.436    clk_div_parallel/reset
    SLICE_X61Y75         FDCE                                         f  clk_div_parallel/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.780     0.780 r  
    H16                                               0.000     0.780 r  clk_i (IN)
                         net (fo=0)                   0.000     0.780    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         1.380     2.160 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.293     4.453    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.544 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        1.523     6.067    clk_div_parallel/clk_i
    SLICE_X61Y75         FDCE                                         r  clk_div_parallel/count_reg[6]/C
                         clock pessimism              0.323     6.390    
                         clock uncertainty           -0.035     6.355    
    SLICE_X61Y75         FDCE (Recov_fdce_C_CLR)     -0.405     5.950    clk_div_parallel/count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.950    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                 -2.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.575     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X61Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.843     2.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.509     1.676    
    SLICE_X61Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.575     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X61Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.843     2.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.509     1.676    
    SLICE_X61Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.575     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X61Y63         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.843     2.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y63         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.509     1.676    
    SLICE_X61Y63         FDCE (Remov_fdce_C_CLR)     -0.092     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.575     1.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X60Y64         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDPE (Prop_fdpe_C_Q)         0.141     1.802 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.128     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1][0]
    SLICE_X61Y63         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.843     2.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y63         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.509     1.676    
    SLICE_X61Y63         FDPE (Remov_fdpe_C_PRE)     -0.095     1.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.562%)  route 0.155ns (52.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.577     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.804 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155     1.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X61Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.848     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X61Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.490     1.700    
    SLICE_X61Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.562%)  route 0.155ns (52.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.577     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.804 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155     1.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X61Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.848     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X61Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.490     1.700    
    SLICE_X61Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.562%)  route 0.155ns (52.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.577     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.804 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155     1.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X61Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.848     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.490     1.700    
    SLICE_X61Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.562%)  route 0.155ns (52.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.190ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.577     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.804 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.155     1.960    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X61Y53         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.848     2.190    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X61Y53         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.490     1.700    
    SLICE_X61Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.608    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.376%)  route 0.200ns (58.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.189ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.577     1.663    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X59Y53         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDPE (Prop_fdpe_C_Q)         0.141     1.804 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.200     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X60Y58         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.847     2.189    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X60Y58         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.490     1.699    
    SLICE_X60Y58         FDPE (Remov_fdpe_C_PRE)     -0.095     1.604    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@0.390ns period=0.780ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.128ns (43.939%)  route 0.163ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.180ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.570     1.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X57Y68         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDPE (Prop_fdpe_C_Q)         0.128     1.784 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.163     1.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X58Y68         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_i_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=2150, routed)        0.838     2.180    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X58Y68         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.510     1.670    
    SLICE_X58Y68         FDPE (Remov_fdpe_C_PRE)     -0.125     1.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.402    





