#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Sep 25 01:21:03 2020
# Process ID: 17040
# Current directory: E:/study/bitmips_experiments/lab5/teach_soc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19088 E:\study\bitmips_experiments\lab5\teach_soc\teach_soc.xpr
# Log file: E:/study/bitmips_experiments/lab5/teach_soc/vivado.log
# Journal file: E:/study/bitmips_experiments/lab5/teach_soc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/vivado/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 769.234 ; gain = 104.609
update_compile_order -fileset sources_1
set_property  ip_repo_paths  E:/study/bitmips_experiments/lab5/teach_soc/xilinx.com_user_led_num_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/study/bitmips_experiments/lab5/teach_soc/xilinx.com_user_led_num_1.0'.
create_bd_design "led_show_num"
Wrote  : <E:\study\bitmips_experiments\lab5\teach_soc\teach_soc.srcs\sources_1\bd\led_show_num\led_show_num.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led_num:1.0 led_num_0
endgroup
startgroup
make_bd_pins_external  [get_bd_pins led_num_0/clk]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins led_num_0/rst]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins led_num_0/btn]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins led_num_0/memout]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins led_num_0/pianxuan]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins led_num_0/anode_n]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins led_num_0/tube_n]
endgroup
regenerate_bd_layout
save_bd_design
Wrote  : <E:\study\bitmips_experiments\lab5\teach_soc\teach_soc.srcs\sources_1\bd\led_show_num\led_show_num.bd> 
Wrote  : <E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/bd/led_show_num/ui/bd_c3cd3db8.ui> 
open_bd_design {E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/bd/led_show_num/led_show_num.bd}
set_property name clk [get_bd_ports clk_0]
set_property name rst [get_bd_ports rst_0]
set_property name btn [get_bd_ports btn_0]
set_property name memout [get_bd_ports memout_0]
set_property name pianxuan [get_bd_ports pianxuan_0]
set_property name anode_n [get_bd_ports anode_n_0]
set_property name tube_n [get_bd_ports tube_n_0]
save_bd_design
Wrote  : <E:\study\bitmips_experiments\lab5\teach_soc\teach_soc.srcs\sources_1\bd\led_show_num\led_show_num.bd> 
Wrote  : <E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/bd/led_show_num/ui/bd_c3cd3db8.ui> 
update_compile_order -fileset sources_1
generate_target Simulation [get_files E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/bd/led_show_num/led_show_num.bd]
Wrote  : <E:\study\bitmips_experiments\lab5\teach_soc\teach_soc.srcs\sources_1\bd\led_show_num\led_show_num.bd> 
VHDL Output written to : E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/bd/led_show_num/synth/led_show_num.v
VHDL Output written to : E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/bd/led_show_num/sim/led_show_num.v
VHDL Output written to : E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/bd/led_show_num/hdl/led_show_num_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_num_0 .
Exporting to file E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/bd/led_show_num/hw_handoff/led_show_num.hwh
Generated Block Design Tcl file E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/bd/led_show_num/hw_handoff/led_show_num_bd.tcl
Generated Hardware Definition File E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/bd/led_show_num/synth/led_show_num.hwdef
export_ip_user_files -of_objects [get_files E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/bd/led_show_num/led_show_num.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/bd/led_show_num/led_show_num.bd] -directory E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.ip_user_files/sim_scripts -ip_user_files_dir E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.ip_user_files -ipstatic_source_dir E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.cache/compile_simlib/modelsim} {questa=E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.cache/compile_simlib/questa} {riviera=E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.cache/compile_simlib/riviera} {activehdl=E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.ip_user_files/bd/led_show_num/ipshared/0cc9/led_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_num
WARNING: [VRFC 10-3380] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.ip_user_files/bd/led_show_num/ipshared/0cc9/led_num.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.ip_user_files/bd/led_show_num/ip/led_show_num_led_num_0_0/sim/led_show_num_led_num_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_show_num_led_num_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.ip_user_files/bd/led_show_num/sim/led_show_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_show_num
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:73]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 73 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:122]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 163 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 162 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 161 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 164 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 165 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 166 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 167 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 168 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 169 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 170 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 171 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:229]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:232]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 229 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 232 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:245]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 237 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:248]
WARNING: [VRFC 10-2938] 'PCPlus4M' is already implicitly declared on line 239 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 238 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:251]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:293]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:294]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:295]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:297]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 293 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 294 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 295 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:303]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 297 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:304]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 122 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:309]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 121 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:310]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1097.086 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:270]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:298]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.led_num(zero='b0111111,one='b011...
Compiling module xil_defaultlib.led_show_num_led_num_0_0
Compiling module xil_defaultlib.led_show_num
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -protoinst "protoinst_files/led_show_num.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_show_num.protoinst
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
running
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1117.242 ; gain = 20.156
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/cpu/dataMem}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/vivado/Vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.ip_user_files/bd/led_show_num/ipshared/0cc9/led_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_num
WARNING: [VRFC 10-3380] identifier 'flag' is used before its declaration [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.ip_user_files/bd/led_show_num/ipshared/0cc9/led_num.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.ip_user_files/bd/led_show_num/ip/led_show_num_led_num_0_0/sim/led_show_num_led_num_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_show_num_led_num_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.ip_user_files/bd/led_show_num/sim/led_show_num.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_show_num
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2458] undeclared symbol op_sra, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:39]
INFO: [VRFC 10-2458] undeclared symbol adder_cin, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/alu.v:72]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/blockD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blockD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/brUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/dataMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/getInst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getInst
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/jmpPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jmpPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/rawPause.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rawPause
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/register_heap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_heap
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/signExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2458] undeclared symbol instD, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:73]
WARNING: [VRFC 10-2938] 'instD' is already implicitly declared on line 73 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:77]
INFO: [VRFC 10-2458] undeclared symbol mux7, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:121]
INFO: [VRFC 10-2458] undeclared symbol mux5, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:122]
INFO: [VRFC 10-2458] undeclared symbol RegWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:158]
INFO: [VRFC 10-2458] undeclared symbol MemWriteE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:159]
INFO: [VRFC 10-2458] undeclared symbol CAE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:160]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:161]
INFO: [VRFC 10-2458] undeclared symbol C3E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:162]
INFO: [VRFC 10-2458] undeclared symbol C1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:163]
INFO: [VRFC 10-2458] undeclared symbol CBE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:164]
INFO: [VRFC 10-2458] undeclared symbol RD1E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:165]
INFO: [VRFC 10-2458] undeclared symbol RD2E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:166]
INFO: [VRFC 10-2458] undeclared symbol WriteRegE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:167]
INFO: [VRFC 10-2458] undeclared symbol immeextendE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:168]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4E, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:169]
INFO: [VRFC 10-2458] undeclared symbol jmpaddrE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:170]
INFO: [VRFC 10-2458] undeclared symbol jalE, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:171]
WARNING: [VRFC 10-2938] 'C1E' is already implicitly declared on line 163 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:174]
WARNING: [VRFC 10-2938] 'C3E' is already implicitly declared on line 162 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:175]
WARNING: [VRFC 10-2938] 'MemtoRegE' is already implicitly declared on line 161 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:176]
WARNING: [VRFC 10-2938] 'MemWriteE' is already implicitly declared on line 159 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:177]
WARNING: [VRFC 10-2938] 'RegWriteE' is already implicitly declared on line 158 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:178]
WARNING: [VRFC 10-2938] 'CAE' is already implicitly declared on line 160 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:179]
WARNING: [VRFC 10-2938] 'CBE' is already implicitly declared on line 164 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:180]
WARNING: [VRFC 10-2938] 'RD1E' is already implicitly declared on line 165 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:181]
WARNING: [VRFC 10-2938] 'RD2E' is already implicitly declared on line 166 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:182]
WARNING: [VRFC 10-2938] 'WriteRegE' is already implicitly declared on line 167 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:183]
WARNING: [VRFC 10-2938] 'immeextendE' is already implicitly declared on line 168 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:184]
WARNING: [VRFC 10-2938] 'PCPlus4E' is already implicitly declared on line 169 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:185]
WARNING: [VRFC 10-2938] 'jmpaddrE' is already implicitly declared on line 170 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:186]
WARNING: [VRFC 10-2938] 'jalE' is already implicitly declared on line 171 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:187]
INFO: [VRFC 10-2458] undeclared symbol RegWriteM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:229]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:232]
INFO: [VRFC 10-2458] undeclared symbol WriteRegM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:237]
INFO: [VRFC 10-2458] undeclared symbol jalM, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:238]
INFO: [VRFC 10-2458] undeclared symbol PCPlus4M, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:239]
WARNING: [VRFC 10-2938] 'RegWriteM' is already implicitly declared on line 229 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:243]
WARNING: [VRFC 10-2938] 'MemtoRegM' is already implicitly declared on line 232 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:245]
WARNING: [VRFC 10-2938] 'WriteRegM' is already implicitly declared on line 237 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:248]
WARNING: [VRFC 10-2938] 'PCPlus4M' is already implicitly declared on line 239 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:249]
WARNING: [VRFC 10-2938] 'jalM' is already implicitly declared on line 238 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:251]
INFO: [VRFC 10-2458] undeclared symbol MemtoRegW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:293]
INFO: [VRFC 10-2458] undeclared symbol aluoutW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:294]
INFO: [VRFC 10-2458] undeclared symbol MemReadDataW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:295]
INFO: [VRFC 10-2458] undeclared symbol jalW, assumed default net type wire [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:297]
WARNING: [VRFC 10-2938] 'MemtoRegW' is already implicitly declared on line 293 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:301]
WARNING: [VRFC 10-2938] 'aluoutW' is already implicitly declared on line 294 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:302]
WARNING: [VRFC 10-2938] 'MemReadDataW' is already implicitly declared on line 295 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:303]
WARNING: [VRFC 10-2938] 'jalW' is already implicitly declared on line 297 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:304]
WARNING: [VRFC 10-2938] 'mux5' is already implicitly declared on line 122 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:309]
WARNING: [VRFC 10-2938] 'mux7' is already implicitly declared on line 121 [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:310]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1120.305 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1120.305 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.sim/sim_1/behav/xsim'
"xelab -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/vivado/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c3bb3c87ca004c328e9f2d96285e62b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'WE' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:270]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'PCPlus4W' [E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.srcs/sources_1/new/myCPU/top_module.v:298]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.jmpPause
Compiling module xil_defaultlib.instMem
Compiling module xil_defaultlib.rawPause
Compiling module xil_defaultlib.getInst
Compiling module xil_defaultlib.blockA
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.register_heap
Compiling module xil_defaultlib.signExtend
Compiling module xil_defaultlib.blockB
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.brUnit
Compiling module xil_defaultlib.blockC
Compiling module xil_defaultlib.led_num(zero='b0111111,one='b011...
Compiling module xil_defaultlib.led_show_num_led_num_0_0
Compiling module xil_defaultlib.led_show_num
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.blockD
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/led_show_num.protoinst
Time resolution is 1 ps
running
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1120.305 ; gain = 0.000
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_num_0 .
[Fri Sep 25 01:42:43 2020] Launched led_show_num_led_num_0_0_synth_1, synth_1...
Run output will be captured here:
led_show_num_led_num_0_0_synth_1: E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/led_show_num_led_num_0_0_synth_1/runme.log
synth_1: E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/synth_1/runme.log
[Fri Sep 25 01:42:43 2020] Launched impl_1...
Run output will be captured here: E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1149.402 ; gain = 0.164
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2395.344 ; gain = 1245.941
set_property PROGRAM.FILE {E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/study/bitmips_experiments/lab5/teach_soc/teach_soc.runs/impl_1/top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 25 01:49:27 2020...
