
SkyFire.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000282a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000006a  00802000  0000282a  000028be  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000003b  0080206a  0080206a  00002928  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00002928  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002984  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003a8  00000000  00000000  000029c8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000116be  00000000  00000000  00002d70  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005677  00000000  00000000  0001442e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000065ed  00000000  00000000  00019aa5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000e08  00000000  00000000  00020094  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00032b67  00000000  00000000  00020e9c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003ffd  00000000  00000000  00053a03  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000310  00000000  00000000  00057a00  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  000026e9  00000000  00000000  00057d10  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	3e c1       	rjmp	.+636    	; 0x27e <__ctors_end>
       2:	00 00       	nop
       4:	62 c1       	rjmp	.+708    	; 0x2ca <__bad_interrupt>
       6:	00 00       	nop
       8:	60 c1       	rjmp	.+704    	; 0x2ca <__bad_interrupt>
       a:	00 00       	nop
       c:	5e c1       	rjmp	.+700    	; 0x2ca <__bad_interrupt>
       e:	00 00       	nop
      10:	5c c1       	rjmp	.+696    	; 0x2ca <__bad_interrupt>
      12:	00 00       	nop
      14:	5a c1       	rjmp	.+692    	; 0x2ca <__bad_interrupt>
      16:	00 00       	nop
      18:	58 c1       	rjmp	.+688    	; 0x2ca <__bad_interrupt>
      1a:	00 00       	nop
      1c:	56 c1       	rjmp	.+684    	; 0x2ca <__bad_interrupt>
      1e:	00 00       	nop
      20:	54 c1       	rjmp	.+680    	; 0x2ca <__bad_interrupt>
      22:	00 00       	nop
      24:	52 c1       	rjmp	.+676    	; 0x2ca <__bad_interrupt>
      26:	00 00       	nop
      28:	50 c1       	rjmp	.+672    	; 0x2ca <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4e c1       	rjmp	.+668    	; 0x2ca <__bad_interrupt>
      2e:	00 00       	nop
      30:	4c c1       	rjmp	.+664    	; 0x2ca <__bad_interrupt>
      32:	00 00       	nop
      34:	4a c1       	rjmp	.+660    	; 0x2ca <__bad_interrupt>
      36:	00 00       	nop
      38:	48 c1       	rjmp	.+656    	; 0x2ca <__bad_interrupt>
      3a:	00 00       	nop
      3c:	46 c1       	rjmp	.+652    	; 0x2ca <__bad_interrupt>
      3e:	00 00       	nop
      40:	44 c1       	rjmp	.+648    	; 0x2ca <__bad_interrupt>
      42:	00 00       	nop
      44:	42 c1       	rjmp	.+644    	; 0x2ca <__bad_interrupt>
      46:	00 00       	nop
      48:	40 c1       	rjmp	.+640    	; 0x2ca <__bad_interrupt>
      4a:	00 00       	nop
      4c:	3e c1       	rjmp	.+636    	; 0x2ca <__bad_interrupt>
      4e:	00 00       	nop
      50:	3c c1       	rjmp	.+632    	; 0x2ca <__bad_interrupt>
      52:	00 00       	nop
      54:	3a c1       	rjmp	.+628    	; 0x2ca <__bad_interrupt>
      56:	00 00       	nop
      58:	38 c1       	rjmp	.+624    	; 0x2ca <__bad_interrupt>
      5a:	00 00       	nop
      5c:	36 c1       	rjmp	.+620    	; 0x2ca <__bad_interrupt>
      5e:	00 00       	nop
      60:	34 c1       	rjmp	.+616    	; 0x2ca <__bad_interrupt>
      62:	00 00       	nop
      64:	32 c1       	rjmp	.+612    	; 0x2ca <__bad_interrupt>
      66:	00 00       	nop
      68:	30 c1       	rjmp	.+608    	; 0x2ca <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2e c1       	rjmp	.+604    	; 0x2ca <__bad_interrupt>
      6e:	00 00       	nop
      70:	2c c1       	rjmp	.+600    	; 0x2ca <__bad_interrupt>
      72:	00 00       	nop
      74:	2a c1       	rjmp	.+596    	; 0x2ca <__bad_interrupt>
      76:	00 00       	nop
      78:	28 c1       	rjmp	.+592    	; 0x2ca <__bad_interrupt>
      7a:	00 00       	nop
      7c:	26 c1       	rjmp	.+588    	; 0x2ca <__bad_interrupt>
      7e:	00 00       	nop
      80:	24 c1       	rjmp	.+584    	; 0x2ca <__bad_interrupt>
      82:	00 00       	nop
      84:	22 c1       	rjmp	.+580    	; 0x2ca <__bad_interrupt>
      86:	00 00       	nop
      88:	20 c1       	rjmp	.+576    	; 0x2ca <__bad_interrupt>
      8a:	00 00       	nop
      8c:	1e c1       	rjmp	.+572    	; 0x2ca <__bad_interrupt>
      8e:	00 00       	nop
      90:	1c c1       	rjmp	.+568    	; 0x2ca <__bad_interrupt>
      92:	00 00       	nop
      94:	1a c1       	rjmp	.+564    	; 0x2ca <__bad_interrupt>
      96:	00 00       	nop
      98:	18 c1       	rjmp	.+560    	; 0x2ca <__bad_interrupt>
      9a:	00 00       	nop
      9c:	36 c2       	rjmp	.+1132   	; 0x50a <__vector_39>
      9e:	00 00       	nop
      a0:	71 c2       	rjmp	.+1250   	; 0x584 <__vector_40>
      a2:	00 00       	nop
      a4:	ac c2       	rjmp	.+1368   	; 0x5fe <__vector_41>
      a6:	00 00       	nop
      a8:	e7 c2       	rjmp	.+1486   	; 0x678 <__vector_42>
      aa:	00 00       	nop
      ac:	0e c1       	rjmp	.+540    	; 0x2ca <__bad_interrupt>
      ae:	00 00       	nop
      b0:	0c c1       	rjmp	.+536    	; 0x2ca <__bad_interrupt>
      b2:	00 00       	nop
      b4:	0a c1       	rjmp	.+532    	; 0x2ca <__bad_interrupt>
      b6:	00 00       	nop
      b8:	08 c1       	rjmp	.+528    	; 0x2ca <__bad_interrupt>
      ba:	00 00       	nop
      bc:	0c 94 bb 0b 	jmp	0x1776	; 0x1776 <__vector_47>
      c0:	04 c1       	rjmp	.+520    	; 0x2ca <__bad_interrupt>
      c2:	00 00       	nop
      c4:	02 c1       	rjmp	.+516    	; 0x2ca <__bad_interrupt>
      c6:	00 00       	nop
      c8:	00 c1       	rjmp	.+512    	; 0x2ca <__bad_interrupt>
      ca:	00 00       	nop
      cc:	fe c0       	rjmp	.+508    	; 0x2ca <__bad_interrupt>
      ce:	00 00       	nop
      d0:	fc c0       	rjmp	.+504    	; 0x2ca <__bad_interrupt>
      d2:	00 00       	nop
      d4:	fa c0       	rjmp	.+500    	; 0x2ca <__bad_interrupt>
      d6:	00 00       	nop
      d8:	f8 c0       	rjmp	.+496    	; 0x2ca <__bad_interrupt>
      da:	00 00       	nop
      dc:	f6 c0       	rjmp	.+492    	; 0x2ca <__bad_interrupt>
      de:	00 00       	nop
      e0:	f4 c0       	rjmp	.+488    	; 0x2ca <__bad_interrupt>
      e2:	00 00       	nop
      e4:	f2 c0       	rjmp	.+484    	; 0x2ca <__bad_interrupt>
      e6:	00 00       	nop
      e8:	f0 c0       	rjmp	.+480    	; 0x2ca <__bad_interrupt>
      ea:	00 00       	nop
      ec:	ee c0       	rjmp	.+476    	; 0x2ca <__bad_interrupt>
      ee:	00 00       	nop
      f0:	ec c0       	rjmp	.+472    	; 0x2ca <__bad_interrupt>
      f2:	00 00       	nop
      f4:	ea c0       	rjmp	.+468    	; 0x2ca <__bad_interrupt>
      f6:	00 00       	nop
      f8:	e8 c0       	rjmp	.+464    	; 0x2ca <__bad_interrupt>
      fa:	00 00       	nop
      fc:	e6 c0       	rjmp	.+460    	; 0x2ca <__bad_interrupt>
      fe:	00 00       	nop
     100:	e4 c0       	rjmp	.+456    	; 0x2ca <__bad_interrupt>
     102:	00 00       	nop
     104:	e2 c0       	rjmp	.+452    	; 0x2ca <__bad_interrupt>
     106:	00 00       	nop
     108:	e0 c0       	rjmp	.+448    	; 0x2ca <__bad_interrupt>
     10a:	00 00       	nop
     10c:	de c0       	rjmp	.+444    	; 0x2ca <__bad_interrupt>
     10e:	00 00       	nop
     110:	dc c0       	rjmp	.+440    	; 0x2ca <__bad_interrupt>
     112:	00 00       	nop
     114:	da c0       	rjmp	.+436    	; 0x2ca <__bad_interrupt>
     116:	00 00       	nop
     118:	d8 c0       	rjmp	.+432    	; 0x2ca <__bad_interrupt>
     11a:	00 00       	nop
     11c:	02 c1       	rjmp	.+516    	; 0x322 <__vector_71>
     11e:	00 00       	nop
     120:	3d c1       	rjmp	.+634    	; 0x39c <__vector_72>
     122:	00 00       	nop
     124:	78 c1       	rjmp	.+752    	; 0x416 <__vector_73>
     126:	00 00       	nop
     128:	b3 c1       	rjmp	.+870    	; 0x490 <__vector_74>
     12a:	00 00       	nop
     12c:	ce c0       	rjmp	.+412    	; 0x2ca <__bad_interrupt>
     12e:	00 00       	nop
     130:	cc c0       	rjmp	.+408    	; 0x2ca <__bad_interrupt>
     132:	00 00       	nop
     134:	ca c0       	rjmp	.+404    	; 0x2ca <__bad_interrupt>
     136:	00 00       	nop
     138:	c8 c0       	rjmp	.+400    	; 0x2ca <__bad_interrupt>
     13a:	00 00       	nop
     13c:	c6 c0       	rjmp	.+396    	; 0x2ca <__bad_interrupt>
     13e:	00 00       	nop
     140:	c4 c0       	rjmp	.+392    	; 0x2ca <__bad_interrupt>
     142:	00 00       	nop
     144:	c2 c0       	rjmp	.+388    	; 0x2ca <__bad_interrupt>
     146:	00 00       	nop
     148:	c0 c0       	rjmp	.+384    	; 0x2ca <__bad_interrupt>
     14a:	00 00       	nop
     14c:	be c0       	rjmp	.+380    	; 0x2ca <__bad_interrupt>
     14e:	00 00       	nop
     150:	bc c0       	rjmp	.+376    	; 0x2ca <__bad_interrupt>
     152:	00 00       	nop
     154:	ba c0       	rjmp	.+372    	; 0x2ca <__bad_interrupt>
     156:	00 00       	nop
     158:	b8 c0       	rjmp	.+368    	; 0x2ca <__bad_interrupt>
     15a:	00 00       	nop
     15c:	b6 c0       	rjmp	.+364    	; 0x2ca <__bad_interrupt>
     15e:	00 00       	nop
     160:	b4 c0       	rjmp	.+360    	; 0x2ca <__bad_interrupt>
     162:	00 00       	nop
     164:	b2 c0       	rjmp	.+356    	; 0x2ca <__bad_interrupt>
     166:	00 00       	nop
     168:	b0 c0       	rjmp	.+352    	; 0x2ca <__bad_interrupt>
     16a:	00 00       	nop
     16c:	ae c0       	rjmp	.+348    	; 0x2ca <__bad_interrupt>
     16e:	00 00       	nop
     170:	ac c0       	rjmp	.+344    	; 0x2ca <__bad_interrupt>
     172:	00 00       	nop
     174:	aa c0       	rjmp	.+340    	; 0x2ca <__bad_interrupt>
     176:	00 00       	nop
     178:	a8 c0       	rjmp	.+336    	; 0x2ca <__bad_interrupt>
     17a:	00 00       	nop
     17c:	a6 c0       	rjmp	.+332    	; 0x2ca <__bad_interrupt>
     17e:	00 00       	nop
     180:	a4 c0       	rjmp	.+328    	; 0x2ca <__bad_interrupt>
     182:	00 00       	nop
     184:	a2 c0       	rjmp	.+324    	; 0x2ca <__bad_interrupt>
     186:	00 00       	nop
     188:	a0 c0       	rjmp	.+320    	; 0x2ca <__bad_interrupt>
     18a:	00 00       	nop
     18c:	9e c0       	rjmp	.+316    	; 0x2ca <__bad_interrupt>
     18e:	00 00       	nop
     190:	9c c0       	rjmp	.+312    	; 0x2ca <__bad_interrupt>
     192:	00 00       	nop
     194:	9a c0       	rjmp	.+308    	; 0x2ca <__bad_interrupt>
     196:	00 00       	nop
     198:	98 c0       	rjmp	.+304    	; 0x2ca <__bad_interrupt>
     19a:	00 00       	nop
     19c:	96 c0       	rjmp	.+300    	; 0x2ca <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	94 c0       	rjmp	.+296    	; 0x2ca <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	92 c0       	rjmp	.+292    	; 0x2ca <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	90 c0       	rjmp	.+288    	; 0x2ca <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	8e c0       	rjmp	.+284    	; 0x2ca <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	8c c0       	rjmp	.+280    	; 0x2ca <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	8a c0       	rjmp	.+276    	; 0x2ca <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	88 c0       	rjmp	.+272    	; 0x2ca <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	86 c0       	rjmp	.+268    	; 0x2ca <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	84 c0       	rjmp	.+264    	; 0x2ca <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	82 c0       	rjmp	.+260    	; 0x2ca <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	80 c0       	rjmp	.+256    	; 0x2ca <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	7e c0       	rjmp	.+252    	; 0x2ca <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	7c c0       	rjmp	.+248    	; 0x2ca <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	7a c0       	rjmp	.+244    	; 0x2ca <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	78 c0       	rjmp	.+240    	; 0x2ca <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	76 c0       	rjmp	.+236    	; 0x2ca <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	74 c0       	rjmp	.+232    	; 0x2ca <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	72 c0       	rjmp	.+228    	; 0x2ca <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	70 c0       	rjmp	.+224    	; 0x2ca <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	6e c0       	rjmp	.+220    	; 0x2ca <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	6c c0       	rjmp	.+216    	; 0x2ca <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	6a c0       	rjmp	.+212    	; 0x2ca <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	68 c0       	rjmp	.+208    	; 0x2ca <__bad_interrupt>
     1fa:	00 00       	nop
     1fc:	08 00       	.word	0x0008	; ????
     1fe:	00 00       	nop
     200:	be 92       	st	-X, r11
     202:	24 49       	sbci	r18, 0x94	; 148
     204:	12 3e       	cpi	r17, 0xE2	; 226
     206:	ab aa       	std	Y+51, r10	; 0x33
     208:	aa 2a       	or	r10, r26
     20a:	be cd       	rjmp	.-1156   	; 0xfffffd88 <__eeprom_end+0xff7efd88>
     20c:	cc cc       	rjmp	.-1640   	; 0xfffffba6 <__eeprom_end+0xff7efba6>
     20e:	4c 3e       	cpi	r20, 0xEC	; 236
     210:	00 00       	nop
     212:	00 80       	ld	r0, Z
     214:	be ab       	std	Y+54, r27	; 0x36
     216:	aa aa       	std	Y+50, r10	; 0x32
     218:	aa 3e       	cpi	r26, 0xEA	; 234
     21a:	00 00       	nop
     21c:	00 00       	nop
     21e:	bf 00       	.word	0x00bf	; ????
     220:	00 00       	nop
     222:	80 3f       	cpi	r24, 0xF0	; 240
     224:	00 00       	nop
     226:	00 00       	nop
     228:	00 08       	sbc	r0, r0
     22a:	41 78       	andi	r20, 0x81	; 129
     22c:	d3 bb       	out	0x13, r29	; 19
     22e:	43 87       	std	Z+11, r20	; 0x0b
     230:	d1 13       	cpse	r29, r17
     232:	3d 19       	sub	r19, r13
     234:	0e 3c       	cpi	r16, 0xCE	; 206
     236:	c3 bd       	out	0x23, r28	; 35
     238:	42 82       	std	Z+2, r4	; 0x02
     23a:	ad 2b       	or	r26, r29
     23c:	3e 68       	ori	r19, 0x8E	; 142
     23e:	ec 82       	std	Y+4, r14	; 0x04
     240:	76 be       	out	0x36, r7	; 54
     242:	d9 8f       	std	Y+25, r29	; 0x19
     244:	e1 a9       	ldd	r30, Z+49	; 0x31
     246:	3e 4c       	sbci	r19, 0xCE	; 206
     248:	80 ef       	ldi	r24, 0xF0	; 240
     24a:	ff be       	out	0x3f, r15	; 63
     24c:	01 c4       	rjmp	.+2050   	; 0xa50 <usart_init_rs232+0x11c>
     24e:	ff 7f       	andi	r31, 0xFF	; 255
     250:	3f 00       	.word	0x003f	; ????
     252:	00 00       	nop
     254:	00 00       	nop
     256:	07 63       	ori	r16, 0x37	; 55
     258:	42 36       	cpi	r20, 0x62	; 98
     25a:	b7 9b       	sbis	0x16, 7	; 22
     25c:	d8 a7       	std	Y+40, r29	; 0x28
     25e:	1a 39       	cpi	r17, 0x9A	; 154
     260:	68 56       	subi	r22, 0x68	; 104
     262:	18 ae       	std	Y+56, r1	; 0x38
     264:	ba ab       	std	Y+50, r27	; 0x32
     266:	55 8c       	ldd	r5, Z+29	; 0x1d
     268:	1d 3c       	cpi	r17, 0xCD	; 205
     26a:	b7 cc       	rjmp	.-1682   	; 0xfffffbda <__eeprom_end+0xff7efbda>
     26c:	57 63       	ori	r21, 0x37	; 55
     26e:	bd 6d       	ori	r27, 0xDD	; 221
     270:	ed fd       	.word	0xfded	; ????
     272:	75 3e       	cpi	r23, 0xE5	; 229
     274:	f6 17       	cp	r31, r22
     276:	72 31       	cpi	r23, 0x12	; 18
     278:	bf 00       	.word	0x00bf	; ????
     27a:	00 00       	nop
     27c:	80 3f       	cpi	r24, 0xF0	; 240

0000027e <__ctors_end>:
     27e:	11 24       	eor	r1, r1
     280:	1f be       	out	0x3f, r1	; 63
     282:	cf ef       	ldi	r28, 0xFF	; 255
     284:	cd bf       	out	0x3d, r28	; 61
     286:	df e3       	ldi	r29, 0x3F	; 63
     288:	de bf       	out	0x3e, r29	; 62
     28a:	00 e0       	ldi	r16, 0x00	; 0
     28c:	0c bf       	out	0x3c, r16	; 60
     28e:	18 be       	out	0x38, r1	; 56
     290:	19 be       	out	0x39, r1	; 57
     292:	1a be       	out	0x3a, r1	; 58
     294:	1b be       	out	0x3b, r1	; 59

00000296 <__do_copy_data>:
     296:	10 e2       	ldi	r17, 0x20	; 32
     298:	a0 e0       	ldi	r26, 0x00	; 0
     29a:	b0 e2       	ldi	r27, 0x20	; 32
     29c:	ea e2       	ldi	r30, 0x2A	; 42
     29e:	f8 e2       	ldi	r31, 0x28	; 40
     2a0:	00 e0       	ldi	r16, 0x00	; 0
     2a2:	0b bf       	out	0x3b, r16	; 59
     2a4:	02 c0       	rjmp	.+4      	; 0x2aa <__do_copy_data+0x14>
     2a6:	07 90       	elpm	r0, Z+
     2a8:	0d 92       	st	X+, r0
     2aa:	aa 36       	cpi	r26, 0x6A	; 106
     2ac:	b1 07       	cpc	r27, r17
     2ae:	d9 f7       	brne	.-10     	; 0x2a6 <__do_copy_data+0x10>
     2b0:	1b be       	out	0x3b, r1	; 59

000002b2 <__do_clear_bss>:
     2b2:	20 e2       	ldi	r18, 0x20	; 32
     2b4:	aa e6       	ldi	r26, 0x6A	; 106
     2b6:	b0 e2       	ldi	r27, 0x20	; 32
     2b8:	01 c0       	rjmp	.+2      	; 0x2bc <.do_clear_bss_start>

000002ba <.do_clear_bss_loop>:
     2ba:	1d 92       	st	X+, r1

000002bc <.do_clear_bss_start>:
     2bc:	a5 3a       	cpi	r26, 0xA5	; 165
     2be:	b2 07       	cpc	r27, r18
     2c0:	e1 f7       	brne	.-8      	; 0x2ba <.do_clear_bss_loop>
     2c2:	0e 94 11 0b 	call	0x1622	; 0x1622 <main>
     2c6:	0c 94 13 14 	jmp	0x2826	; 0x2826 <_exit>

000002ca <__bad_interrupt>:
     2ca:	9a ce       	rjmp	.-716    	; 0x0 <__vectors>

000002cc <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
     2cc:	cf 93       	push	r28
     2ce:	df 93       	push	r29
     2d0:	1f 92       	push	r1
     2d2:	cd b7       	in	r28, 0x3d	; 61
     2d4:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
     2d6:	80 91 95 20 	lds	r24, 0x2095	; 0x802095 <stdio_base>
     2da:	90 91 96 20 	lds	r25, 0x2096	; 0x802096 <stdio_base+0x1>
     2de:	e0 91 91 20 	lds	r30, 0x2091	; 0x802091 <ptr_get>
     2e2:	f0 91 92 20 	lds	r31, 0x2092	; 0x802092 <ptr_get+0x1>
     2e6:	be 01       	movw	r22, r28
     2e8:	6f 5f       	subi	r22, 0xFF	; 255
     2ea:	7f 4f       	sbci	r23, 0xFF	; 255
     2ec:	19 95       	eicall
	return c;
     2ee:	89 81       	ldd	r24, Y+1	; 0x01
}
     2f0:	08 2e       	mov	r0, r24
     2f2:	00 0c       	add	r0, r0
     2f4:	99 0b       	sbc	r25, r25
     2f6:	0f 90       	pop	r0
     2f8:	df 91       	pop	r29
     2fa:	cf 91       	pop	r28
     2fc:	08 95       	ret

000002fe <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
     2fe:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
     300:	80 91 95 20 	lds	r24, 0x2095	; 0x802095 <stdio_base>
     304:	90 91 96 20 	lds	r25, 0x2096	; 0x802096 <stdio_base+0x1>
     308:	e0 91 93 20 	lds	r30, 0x2093	; 0x802093 <ptr_put>
     30c:	f0 91 94 20 	lds	r31, 0x2094	; 0x802094 <ptr_put+0x1>
     310:	19 95       	eicall
     312:	99 23       	and	r25, r25
     314:	1c f0       	brlt	.+6      	; 0x31c <_write+0x1e>
		return -1;
	}
	return 1;
     316:	81 e0       	ldi	r24, 0x01	; 1
     318:	90 e0       	ldi	r25, 0x00	; 0
     31a:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
     31c:	8f ef       	ldi	r24, 0xFF	; 255
     31e:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
     320:	08 95       	ret

00000322 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
     322:	1f 92       	push	r1
     324:	0f 92       	push	r0
     326:	0f b6       	in	r0, 0x3f	; 63
     328:	0f 92       	push	r0
     32a:	11 24       	eor	r1, r1
     32c:	08 b6       	in	r0, 0x38	; 56
     32e:	0f 92       	push	r0
     330:	18 be       	out	0x38, r1	; 56
     332:	09 b6       	in	r0, 0x39	; 57
     334:	0f 92       	push	r0
     336:	19 be       	out	0x39, r1	; 57
     338:	0b b6       	in	r0, 0x3b	; 59
     33a:	0f 92       	push	r0
     33c:	1b be       	out	0x3b, r1	; 59
     33e:	2f 93       	push	r18
     340:	3f 93       	push	r19
     342:	4f 93       	push	r20
     344:	5f 93       	push	r21
     346:	6f 93       	push	r22
     348:	7f 93       	push	r23
     34a:	8f 93       	push	r24
     34c:	9f 93       	push	r25
     34e:	af 93       	push	r26
     350:	bf 93       	push	r27
     352:	ef 93       	push	r30
     354:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
     356:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
     35a:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
     35e:	e0 91 99 20 	lds	r30, 0x2099	; 0x802099 <adca_callback>
     362:	f0 91 9a 20 	lds	r31, 0x209A	; 0x80209a <adca_callback+0x1>
     366:	61 e0       	ldi	r22, 0x01	; 1
     368:	80 e0       	ldi	r24, 0x00	; 0
     36a:	92 e0       	ldi	r25, 0x02	; 2
     36c:	19 95       	eicall
}
     36e:	ff 91       	pop	r31
     370:	ef 91       	pop	r30
     372:	bf 91       	pop	r27
     374:	af 91       	pop	r26
     376:	9f 91       	pop	r25
     378:	8f 91       	pop	r24
     37a:	7f 91       	pop	r23
     37c:	6f 91       	pop	r22
     37e:	5f 91       	pop	r21
     380:	4f 91       	pop	r20
     382:	3f 91       	pop	r19
     384:	2f 91       	pop	r18
     386:	0f 90       	pop	r0
     388:	0b be       	out	0x3b, r0	; 59
     38a:	0f 90       	pop	r0
     38c:	09 be       	out	0x39, r0	; 57
     38e:	0f 90       	pop	r0
     390:	08 be       	out	0x38, r0	; 56
     392:	0f 90       	pop	r0
     394:	0f be       	out	0x3f, r0	; 63
     396:	0f 90       	pop	r0
     398:	1f 90       	pop	r1
     39a:	18 95       	reti

0000039c <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
     39c:	1f 92       	push	r1
     39e:	0f 92       	push	r0
     3a0:	0f b6       	in	r0, 0x3f	; 63
     3a2:	0f 92       	push	r0
     3a4:	11 24       	eor	r1, r1
     3a6:	08 b6       	in	r0, 0x38	; 56
     3a8:	0f 92       	push	r0
     3aa:	18 be       	out	0x38, r1	; 56
     3ac:	09 b6       	in	r0, 0x39	; 57
     3ae:	0f 92       	push	r0
     3b0:	19 be       	out	0x39, r1	; 57
     3b2:	0b b6       	in	r0, 0x3b	; 59
     3b4:	0f 92       	push	r0
     3b6:	1b be       	out	0x3b, r1	; 59
     3b8:	2f 93       	push	r18
     3ba:	3f 93       	push	r19
     3bc:	4f 93       	push	r20
     3be:	5f 93       	push	r21
     3c0:	6f 93       	push	r22
     3c2:	7f 93       	push	r23
     3c4:	8f 93       	push	r24
     3c6:	9f 93       	push	r25
     3c8:	af 93       	push	r26
     3ca:	bf 93       	push	r27
     3cc:	ef 93       	push	r30
     3ce:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
     3d0:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
     3d4:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
     3d8:	e0 91 99 20 	lds	r30, 0x2099	; 0x802099 <adca_callback>
     3dc:	f0 91 9a 20 	lds	r31, 0x209A	; 0x80209a <adca_callback+0x1>
     3e0:	62 e0       	ldi	r22, 0x02	; 2
     3e2:	80 e0       	ldi	r24, 0x00	; 0
     3e4:	92 e0       	ldi	r25, 0x02	; 2
     3e6:	19 95       	eicall
}
     3e8:	ff 91       	pop	r31
     3ea:	ef 91       	pop	r30
     3ec:	bf 91       	pop	r27
     3ee:	af 91       	pop	r26
     3f0:	9f 91       	pop	r25
     3f2:	8f 91       	pop	r24
     3f4:	7f 91       	pop	r23
     3f6:	6f 91       	pop	r22
     3f8:	5f 91       	pop	r21
     3fa:	4f 91       	pop	r20
     3fc:	3f 91       	pop	r19
     3fe:	2f 91       	pop	r18
     400:	0f 90       	pop	r0
     402:	0b be       	out	0x3b, r0	; 59
     404:	0f 90       	pop	r0
     406:	09 be       	out	0x39, r0	; 57
     408:	0f 90       	pop	r0
     40a:	08 be       	out	0x38, r0	; 56
     40c:	0f 90       	pop	r0
     40e:	0f be       	out	0x3f, r0	; 63
     410:	0f 90       	pop	r0
     412:	1f 90       	pop	r1
     414:	18 95       	reti

00000416 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
     416:	1f 92       	push	r1
     418:	0f 92       	push	r0
     41a:	0f b6       	in	r0, 0x3f	; 63
     41c:	0f 92       	push	r0
     41e:	11 24       	eor	r1, r1
     420:	08 b6       	in	r0, 0x38	; 56
     422:	0f 92       	push	r0
     424:	18 be       	out	0x38, r1	; 56
     426:	09 b6       	in	r0, 0x39	; 57
     428:	0f 92       	push	r0
     42a:	19 be       	out	0x39, r1	; 57
     42c:	0b b6       	in	r0, 0x3b	; 59
     42e:	0f 92       	push	r0
     430:	1b be       	out	0x3b, r1	; 59
     432:	2f 93       	push	r18
     434:	3f 93       	push	r19
     436:	4f 93       	push	r20
     438:	5f 93       	push	r21
     43a:	6f 93       	push	r22
     43c:	7f 93       	push	r23
     43e:	8f 93       	push	r24
     440:	9f 93       	push	r25
     442:	af 93       	push	r26
     444:	bf 93       	push	r27
     446:	ef 93       	push	r30
     448:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
     44a:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
     44e:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
     452:	e0 91 99 20 	lds	r30, 0x2099	; 0x802099 <adca_callback>
     456:	f0 91 9a 20 	lds	r31, 0x209A	; 0x80209a <adca_callback+0x1>
     45a:	64 e0       	ldi	r22, 0x04	; 4
     45c:	80 e0       	ldi	r24, 0x00	; 0
     45e:	92 e0       	ldi	r25, 0x02	; 2
     460:	19 95       	eicall
}
     462:	ff 91       	pop	r31
     464:	ef 91       	pop	r30
     466:	bf 91       	pop	r27
     468:	af 91       	pop	r26
     46a:	9f 91       	pop	r25
     46c:	8f 91       	pop	r24
     46e:	7f 91       	pop	r23
     470:	6f 91       	pop	r22
     472:	5f 91       	pop	r21
     474:	4f 91       	pop	r20
     476:	3f 91       	pop	r19
     478:	2f 91       	pop	r18
     47a:	0f 90       	pop	r0
     47c:	0b be       	out	0x3b, r0	; 59
     47e:	0f 90       	pop	r0
     480:	09 be       	out	0x39, r0	; 57
     482:	0f 90       	pop	r0
     484:	08 be       	out	0x38, r0	; 56
     486:	0f 90       	pop	r0
     488:	0f be       	out	0x3f, r0	; 63
     48a:	0f 90       	pop	r0
     48c:	1f 90       	pop	r1
     48e:	18 95       	reti

00000490 <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
     490:	1f 92       	push	r1
     492:	0f 92       	push	r0
     494:	0f b6       	in	r0, 0x3f	; 63
     496:	0f 92       	push	r0
     498:	11 24       	eor	r1, r1
     49a:	08 b6       	in	r0, 0x38	; 56
     49c:	0f 92       	push	r0
     49e:	18 be       	out	0x38, r1	; 56
     4a0:	09 b6       	in	r0, 0x39	; 57
     4a2:	0f 92       	push	r0
     4a4:	19 be       	out	0x39, r1	; 57
     4a6:	0b b6       	in	r0, 0x3b	; 59
     4a8:	0f 92       	push	r0
     4aa:	1b be       	out	0x3b, r1	; 59
     4ac:	2f 93       	push	r18
     4ae:	3f 93       	push	r19
     4b0:	4f 93       	push	r20
     4b2:	5f 93       	push	r21
     4b4:	6f 93       	push	r22
     4b6:	7f 93       	push	r23
     4b8:	8f 93       	push	r24
     4ba:	9f 93       	push	r25
     4bc:	af 93       	push	r26
     4be:	bf 93       	push	r27
     4c0:	ef 93       	push	r30
     4c2:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
     4c4:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
     4c8:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
     4cc:	e0 91 99 20 	lds	r30, 0x2099	; 0x802099 <adca_callback>
     4d0:	f0 91 9a 20 	lds	r31, 0x209A	; 0x80209a <adca_callback+0x1>
     4d4:	68 e0       	ldi	r22, 0x08	; 8
     4d6:	80 e0       	ldi	r24, 0x00	; 0
     4d8:	92 e0       	ldi	r25, 0x02	; 2
     4da:	19 95       	eicall
}
     4dc:	ff 91       	pop	r31
     4de:	ef 91       	pop	r30
     4e0:	bf 91       	pop	r27
     4e2:	af 91       	pop	r26
     4e4:	9f 91       	pop	r25
     4e6:	8f 91       	pop	r24
     4e8:	7f 91       	pop	r23
     4ea:	6f 91       	pop	r22
     4ec:	5f 91       	pop	r21
     4ee:	4f 91       	pop	r20
     4f0:	3f 91       	pop	r19
     4f2:	2f 91       	pop	r18
     4f4:	0f 90       	pop	r0
     4f6:	0b be       	out	0x3b, r0	; 59
     4f8:	0f 90       	pop	r0
     4fa:	09 be       	out	0x39, r0	; 57
     4fc:	0f 90       	pop	r0
     4fe:	08 be       	out	0x38, r0	; 56
     500:	0f 90       	pop	r0
     502:	0f be       	out	0x3f, r0	; 63
     504:	0f 90       	pop	r0
     506:	1f 90       	pop	r1
     508:	18 95       	reti

0000050a <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
     50a:	1f 92       	push	r1
     50c:	0f 92       	push	r0
     50e:	0f b6       	in	r0, 0x3f	; 63
     510:	0f 92       	push	r0
     512:	11 24       	eor	r1, r1
     514:	08 b6       	in	r0, 0x38	; 56
     516:	0f 92       	push	r0
     518:	18 be       	out	0x38, r1	; 56
     51a:	09 b6       	in	r0, 0x39	; 57
     51c:	0f 92       	push	r0
     51e:	19 be       	out	0x39, r1	; 57
     520:	0b b6       	in	r0, 0x3b	; 59
     522:	0f 92       	push	r0
     524:	1b be       	out	0x3b, r1	; 59
     526:	2f 93       	push	r18
     528:	3f 93       	push	r19
     52a:	4f 93       	push	r20
     52c:	5f 93       	push	r21
     52e:	6f 93       	push	r22
     530:	7f 93       	push	r23
     532:	8f 93       	push	r24
     534:	9f 93       	push	r25
     536:	af 93       	push	r26
     538:	bf 93       	push	r27
     53a:	ef 93       	push	r30
     53c:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
     53e:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x700264>
     542:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x700265>
     546:	e0 91 97 20 	lds	r30, 0x2097	; 0x802097 <adcb_callback>
     54a:	f0 91 98 20 	lds	r31, 0x2098	; 0x802098 <adcb_callback+0x1>
     54e:	61 e0       	ldi	r22, 0x01	; 1
     550:	80 e4       	ldi	r24, 0x40	; 64
     552:	92 e0       	ldi	r25, 0x02	; 2
     554:	19 95       	eicall
}
     556:	ff 91       	pop	r31
     558:	ef 91       	pop	r30
     55a:	bf 91       	pop	r27
     55c:	af 91       	pop	r26
     55e:	9f 91       	pop	r25
     560:	8f 91       	pop	r24
     562:	7f 91       	pop	r23
     564:	6f 91       	pop	r22
     566:	5f 91       	pop	r21
     568:	4f 91       	pop	r20
     56a:	3f 91       	pop	r19
     56c:	2f 91       	pop	r18
     56e:	0f 90       	pop	r0
     570:	0b be       	out	0x3b, r0	; 59
     572:	0f 90       	pop	r0
     574:	09 be       	out	0x39, r0	; 57
     576:	0f 90       	pop	r0
     578:	08 be       	out	0x38, r0	; 56
     57a:	0f 90       	pop	r0
     57c:	0f be       	out	0x3f, r0	; 63
     57e:	0f 90       	pop	r0
     580:	1f 90       	pop	r1
     582:	18 95       	reti

00000584 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
     584:	1f 92       	push	r1
     586:	0f 92       	push	r0
     588:	0f b6       	in	r0, 0x3f	; 63
     58a:	0f 92       	push	r0
     58c:	11 24       	eor	r1, r1
     58e:	08 b6       	in	r0, 0x38	; 56
     590:	0f 92       	push	r0
     592:	18 be       	out	0x38, r1	; 56
     594:	09 b6       	in	r0, 0x39	; 57
     596:	0f 92       	push	r0
     598:	19 be       	out	0x39, r1	; 57
     59a:	0b b6       	in	r0, 0x3b	; 59
     59c:	0f 92       	push	r0
     59e:	1b be       	out	0x3b, r1	; 59
     5a0:	2f 93       	push	r18
     5a2:	3f 93       	push	r19
     5a4:	4f 93       	push	r20
     5a6:	5f 93       	push	r21
     5a8:	6f 93       	push	r22
     5aa:	7f 93       	push	r23
     5ac:	8f 93       	push	r24
     5ae:	9f 93       	push	r25
     5b0:	af 93       	push	r26
     5b2:	bf 93       	push	r27
     5b4:	ef 93       	push	r30
     5b6:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
     5b8:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x70026c>
     5bc:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x70026d>
     5c0:	e0 91 97 20 	lds	r30, 0x2097	; 0x802097 <adcb_callback>
     5c4:	f0 91 98 20 	lds	r31, 0x2098	; 0x802098 <adcb_callback+0x1>
     5c8:	62 e0       	ldi	r22, 0x02	; 2
     5ca:	80 e4       	ldi	r24, 0x40	; 64
     5cc:	92 e0       	ldi	r25, 0x02	; 2
     5ce:	19 95       	eicall
}
     5d0:	ff 91       	pop	r31
     5d2:	ef 91       	pop	r30
     5d4:	bf 91       	pop	r27
     5d6:	af 91       	pop	r26
     5d8:	9f 91       	pop	r25
     5da:	8f 91       	pop	r24
     5dc:	7f 91       	pop	r23
     5de:	6f 91       	pop	r22
     5e0:	5f 91       	pop	r21
     5e2:	4f 91       	pop	r20
     5e4:	3f 91       	pop	r19
     5e6:	2f 91       	pop	r18
     5e8:	0f 90       	pop	r0
     5ea:	0b be       	out	0x3b, r0	; 59
     5ec:	0f 90       	pop	r0
     5ee:	09 be       	out	0x39, r0	; 57
     5f0:	0f 90       	pop	r0
     5f2:	08 be       	out	0x38, r0	; 56
     5f4:	0f 90       	pop	r0
     5f6:	0f be       	out	0x3f, r0	; 63
     5f8:	0f 90       	pop	r0
     5fa:	1f 90       	pop	r1
     5fc:	18 95       	reti

000005fe <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
     5fe:	1f 92       	push	r1
     600:	0f 92       	push	r0
     602:	0f b6       	in	r0, 0x3f	; 63
     604:	0f 92       	push	r0
     606:	11 24       	eor	r1, r1
     608:	08 b6       	in	r0, 0x38	; 56
     60a:	0f 92       	push	r0
     60c:	18 be       	out	0x38, r1	; 56
     60e:	09 b6       	in	r0, 0x39	; 57
     610:	0f 92       	push	r0
     612:	19 be       	out	0x39, r1	; 57
     614:	0b b6       	in	r0, 0x3b	; 59
     616:	0f 92       	push	r0
     618:	1b be       	out	0x3b, r1	; 59
     61a:	2f 93       	push	r18
     61c:	3f 93       	push	r19
     61e:	4f 93       	push	r20
     620:	5f 93       	push	r21
     622:	6f 93       	push	r22
     624:	7f 93       	push	r23
     626:	8f 93       	push	r24
     628:	9f 93       	push	r25
     62a:	af 93       	push	r26
     62c:	bf 93       	push	r27
     62e:	ef 93       	push	r30
     630:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
     632:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x700274>
     636:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x700275>
     63a:	e0 91 97 20 	lds	r30, 0x2097	; 0x802097 <adcb_callback>
     63e:	f0 91 98 20 	lds	r31, 0x2098	; 0x802098 <adcb_callback+0x1>
     642:	64 e0       	ldi	r22, 0x04	; 4
     644:	80 e4       	ldi	r24, 0x40	; 64
     646:	92 e0       	ldi	r25, 0x02	; 2
     648:	19 95       	eicall
}
     64a:	ff 91       	pop	r31
     64c:	ef 91       	pop	r30
     64e:	bf 91       	pop	r27
     650:	af 91       	pop	r26
     652:	9f 91       	pop	r25
     654:	8f 91       	pop	r24
     656:	7f 91       	pop	r23
     658:	6f 91       	pop	r22
     65a:	5f 91       	pop	r21
     65c:	4f 91       	pop	r20
     65e:	3f 91       	pop	r19
     660:	2f 91       	pop	r18
     662:	0f 90       	pop	r0
     664:	0b be       	out	0x3b, r0	; 59
     666:	0f 90       	pop	r0
     668:	09 be       	out	0x39, r0	; 57
     66a:	0f 90       	pop	r0
     66c:	08 be       	out	0x38, r0	; 56
     66e:	0f 90       	pop	r0
     670:	0f be       	out	0x3f, r0	; 63
     672:	0f 90       	pop	r0
     674:	1f 90       	pop	r1
     676:	18 95       	reti

00000678 <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
     678:	1f 92       	push	r1
     67a:	0f 92       	push	r0
     67c:	0f b6       	in	r0, 0x3f	; 63
     67e:	0f 92       	push	r0
     680:	11 24       	eor	r1, r1
     682:	08 b6       	in	r0, 0x38	; 56
     684:	0f 92       	push	r0
     686:	18 be       	out	0x38, r1	; 56
     688:	09 b6       	in	r0, 0x39	; 57
     68a:	0f 92       	push	r0
     68c:	19 be       	out	0x39, r1	; 57
     68e:	0b b6       	in	r0, 0x3b	; 59
     690:	0f 92       	push	r0
     692:	1b be       	out	0x3b, r1	; 59
     694:	2f 93       	push	r18
     696:	3f 93       	push	r19
     698:	4f 93       	push	r20
     69a:	5f 93       	push	r21
     69c:	6f 93       	push	r22
     69e:	7f 93       	push	r23
     6a0:	8f 93       	push	r24
     6a2:	9f 93       	push	r25
     6a4:	af 93       	push	r26
     6a6:	bf 93       	push	r27
     6a8:	ef 93       	push	r30
     6aa:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
     6ac:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x70027c>
     6b0:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x70027d>
     6b4:	e0 91 97 20 	lds	r30, 0x2097	; 0x802097 <adcb_callback>
     6b8:	f0 91 98 20 	lds	r31, 0x2098	; 0x802098 <adcb_callback+0x1>
     6bc:	68 e0       	ldi	r22, 0x08	; 8
     6be:	80 e4       	ldi	r24, 0x40	; 64
     6c0:	92 e0       	ldi	r25, 0x02	; 2
     6c2:	19 95       	eicall
}
     6c4:	ff 91       	pop	r31
     6c6:	ef 91       	pop	r30
     6c8:	bf 91       	pop	r27
     6ca:	af 91       	pop	r26
     6cc:	9f 91       	pop	r25
     6ce:	8f 91       	pop	r24
     6d0:	7f 91       	pop	r23
     6d2:	6f 91       	pop	r22
     6d4:	5f 91       	pop	r21
     6d6:	4f 91       	pop	r20
     6d8:	3f 91       	pop	r19
     6da:	2f 91       	pop	r18
     6dc:	0f 90       	pop	r0
     6de:	0b be       	out	0x3b, r0	; 59
     6e0:	0f 90       	pop	r0
     6e2:	09 be       	out	0x39, r0	; 57
     6e4:	0f 90       	pop	r0
     6e6:	08 be       	out	0x38, r0	; 56
     6e8:	0f 90       	pop	r0
     6ea:	0f be       	out	0x3f, r0	; 63
     6ec:	0f 90       	pop	r0
     6ee:	1f 90       	pop	r1
     6f0:	18 95       	reti

000006f2 <usart_putchar>:

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
     6f2:	fc 01       	movw	r30, r24
     6f4:	91 81       	ldd	r25, Z+1	; 0x01
     6f6:	95 ff       	sbrs	r25, 5
     6f8:	fd cf       	rjmp	.-6      	; 0x6f4 <usart_putchar+0x2>
     6fa:	60 83       	st	Z, r22
     6fc:	80 e0       	ldi	r24, 0x00	; 0
     6fe:	90 e0       	ldi	r25, 0x00	; 0
     700:	08 95       	ret

00000702 <usart_getchar>:
     702:	fc 01       	movw	r30, r24
     704:	91 81       	ldd	r25, Z+1	; 0x01
     706:	99 23       	and	r25, r25
     708:	ec f7       	brge	.-6      	; 0x704 <usart_getchar+0x2>
     70a:	80 81       	ld	r24, Z
     70c:	08 95       	ret

0000070e <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     70e:	4f 92       	push	r4
     710:	5f 92       	push	r5
     712:	6f 92       	push	r6
     714:	7f 92       	push	r7
     716:	8f 92       	push	r8
     718:	9f 92       	push	r9
     71a:	af 92       	push	r10
     71c:	bf 92       	push	r11
     71e:	ef 92       	push	r14
     720:	ff 92       	push	r15
     722:	0f 93       	push	r16
     724:	1f 93       	push	r17
     726:	cf 93       	push	r28
     728:	7c 01       	movw	r14, r24
     72a:	4a 01       	movw	r8, r20
     72c:	5b 01       	movw	r10, r22
     72e:	28 01       	movw	r4, r16
     730:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     732:	fc 01       	movw	r30, r24
     734:	84 81       	ldd	r24, Z+4	; 0x04
     736:	82 ff       	sbrs	r24, 2
     738:	16 c0       	rjmp	.+44     	; 0x766 <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
     73a:	d9 01       	movw	r26, r18
     73c:	c8 01       	movw	r24, r16
     73e:	68 94       	set
     740:	12 f8       	bld	r1, 2
     742:	b6 95       	lsr	r27
     744:	a7 95       	ror	r26
     746:	97 95       	ror	r25
     748:	87 95       	ror	r24
     74a:	16 94       	lsr	r1
     74c:	d1 f7       	brne	.-12     	; 0x742 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
     74e:	b9 01       	movw	r22, r18
     750:	a8 01       	movw	r20, r16
     752:	03 2e       	mov	r0, r19
     754:	36 e1       	ldi	r19, 0x16	; 22
     756:	76 95       	lsr	r23
     758:	67 95       	ror	r22
     75a:	57 95       	ror	r21
     75c:	47 95       	ror	r20
     75e:	3a 95       	dec	r19
     760:	d1 f7       	brne	.-12     	; 0x756 <usart_set_baudrate+0x48>
     762:	30 2d       	mov	r19, r0
     764:	15 c0       	rjmp	.+42     	; 0x790 <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
     766:	d9 01       	movw	r26, r18
     768:	c8 01       	movw	r24, r16
     76a:	68 94       	set
     76c:	13 f8       	bld	r1, 3
     76e:	b6 95       	lsr	r27
     770:	a7 95       	ror	r26
     772:	97 95       	ror	r25
     774:	87 95       	ror	r24
     776:	16 94       	lsr	r1
     778:	d1 f7       	brne	.-12     	; 0x76e <usart_set_baudrate+0x60>
		min_rate /= 2;
     77a:	b9 01       	movw	r22, r18
     77c:	a8 01       	movw	r20, r16
     77e:	03 2e       	mov	r0, r19
     780:	37 e1       	ldi	r19, 0x17	; 23
     782:	76 95       	lsr	r23
     784:	67 95       	ror	r22
     786:	57 95       	ror	r21
     788:	47 95       	ror	r20
     78a:	3a 95       	dec	r19
     78c:	d1 f7       	brne	.-12     	; 0x782 <usart_set_baudrate+0x74>
     78e:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
     790:	88 15       	cp	r24, r8
     792:	99 05       	cpc	r25, r9
     794:	aa 05       	cpc	r26, r10
     796:	bb 05       	cpc	r27, r11
     798:	08 f4       	brcc	.+2      	; 0x79c <usart_set_baudrate+0x8e>
     79a:	a6 c0       	rjmp	.+332    	; 0x8e8 <usart_set_baudrate+0x1da>
     79c:	84 16       	cp	r8, r20
     79e:	95 06       	cpc	r9, r21
     7a0:	a6 06       	cpc	r10, r22
     7a2:	b7 06       	cpc	r11, r23
     7a4:	08 f4       	brcc	.+2      	; 0x7a8 <usart_set_baudrate+0x9a>
     7a6:	a2 c0       	rjmp	.+324    	; 0x8ec <usart_set_baudrate+0x1de>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
     7a8:	f7 01       	movw	r30, r14
     7aa:	84 81       	ldd	r24, Z+4	; 0x04
     7ac:	82 fd       	sbrc	r24, 2
     7ae:	04 c0       	rjmp	.+8      	; 0x7b8 <usart_set_baudrate+0xaa>
		baud *= 2;
     7b0:	88 0c       	add	r8, r8
     7b2:	99 1c       	adc	r9, r9
     7b4:	aa 1c       	adc	r10, r10
     7b6:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
     7b8:	c3 01       	movw	r24, r6
     7ba:	b2 01       	movw	r22, r4
     7bc:	a5 01       	movw	r20, r10
     7be:	94 01       	movw	r18, r8
     7c0:	0e 94 62 0f 	call	0x1ec4	; 0x1ec4 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
     7c4:	2f 3f       	cpi	r18, 0xFF	; 255
     7c6:	31 05       	cpc	r19, r1
     7c8:	41 05       	cpc	r20, r1
     7ca:	51 05       	cpc	r21, r1
     7cc:	08 f4       	brcc	.+2      	; 0x7d0 <usart_set_baudrate+0xc2>
     7ce:	90 c0       	rjmp	.+288    	; 0x8f0 <usart_set_baudrate+0x1e2>
     7d0:	8f ef       	ldi	r24, 0xFF	; 255
     7d2:	90 e0       	ldi	r25, 0x00	; 0
     7d4:	a0 e0       	ldi	r26, 0x00	; 0
     7d6:	b0 e0       	ldi	r27, 0x00	; 0
     7d8:	c9 ef       	ldi	r28, 0xF9	; 249
     7da:	05 c0       	rjmp	.+10     	; 0x7e6 <usart_set_baudrate+0xd8>
     7dc:	28 17       	cp	r18, r24
     7de:	39 07       	cpc	r19, r25
     7e0:	4a 07       	cpc	r20, r26
     7e2:	5b 07       	cpc	r21, r27
     7e4:	58 f0       	brcs	.+22     	; 0x7fc <usart_set_baudrate+0xee>
			break;
		}

		limit <<= 1;
     7e6:	88 0f       	add	r24, r24
     7e8:	99 1f       	adc	r25, r25
     7ea:	aa 1f       	adc	r26, r26
     7ec:	bb 1f       	adc	r27, r27

		if (exp < -3) {
     7ee:	cd 3f       	cpi	r28, 0xFD	; 253
     7f0:	0c f4       	brge	.+2      	; 0x7f4 <usart_set_baudrate+0xe6>
			limit |= 1;
     7f2:	81 60       	ori	r24, 0x01	; 1
     7f4:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     7f6:	c7 30       	cpi	r28, 0x07	; 7
     7f8:	89 f7       	brne	.-30     	; 0x7dc <usart_set_baudrate+0xce>
     7fa:	4f c0       	rjmp	.+158    	; 0x89a <usart_set_baudrate+0x18c>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
     7fc:	cc 23       	and	r28, r28
     7fe:	0c f0       	brlt	.+2      	; 0x802 <usart_set_baudrate+0xf4>
     800:	4c c0       	rjmp	.+152    	; 0x89a <usart_set_baudrate+0x18c>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     802:	d5 01       	movw	r26, r10
     804:	c4 01       	movw	r24, r8
     806:	88 0f       	add	r24, r24
     808:	99 1f       	adc	r25, r25
     80a:	aa 1f       	adc	r26, r26
     80c:	bb 1f       	adc	r27, r27
     80e:	88 0f       	add	r24, r24
     810:	99 1f       	adc	r25, r25
     812:	aa 1f       	adc	r26, r26
     814:	bb 1f       	adc	r27, r27
     816:	88 0f       	add	r24, r24
     818:	99 1f       	adc	r25, r25
     81a:	aa 1f       	adc	r26, r26
     81c:	bb 1f       	adc	r27, r27
     81e:	48 1a       	sub	r4, r24
     820:	59 0a       	sbc	r5, r25
     822:	6a 0a       	sbc	r6, r26
     824:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
     826:	ce 3f       	cpi	r28, 0xFE	; 254
     828:	f4 f4       	brge	.+60     	; 0x866 <usart_set_baudrate+0x158>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
     82a:	8d ef       	ldi	r24, 0xFD	; 253
     82c:	9f ef       	ldi	r25, 0xFF	; 255
     82e:	8c 1b       	sub	r24, r28
     830:	91 09       	sbc	r25, r1
     832:	c7 fd       	sbrc	r28, 7
     834:	93 95       	inc	r25
     836:	04 c0       	rjmp	.+8      	; 0x840 <usart_set_baudrate+0x132>
     838:	44 0c       	add	r4, r4
     83a:	55 1c       	adc	r5, r5
     83c:	66 1c       	adc	r6, r6
     83e:	77 1c       	adc	r7, r7
     840:	8a 95       	dec	r24
     842:	d2 f7       	brpl	.-12     	; 0x838 <usart_set_baudrate+0x12a>
     844:	d5 01       	movw	r26, r10
     846:	c4 01       	movw	r24, r8
     848:	b6 95       	lsr	r27
     84a:	a7 95       	ror	r26
     84c:	97 95       	ror	r25
     84e:	87 95       	ror	r24
     850:	bc 01       	movw	r22, r24
     852:	cd 01       	movw	r24, r26
     854:	64 0d       	add	r22, r4
     856:	75 1d       	adc	r23, r5
     858:	86 1d       	adc	r24, r6
     85a:	97 1d       	adc	r25, r7
     85c:	a5 01       	movw	r20, r10
     85e:	94 01       	movw	r18, r8
     860:	0e 94 62 0f 	call	0x1ec4	; 0x1ec4 <__udivmodsi4>
     864:	37 c0       	rjmp	.+110    	; 0x8d4 <usart_set_baudrate+0x1c6>
		} else {
			baud <<= exp + 3;
     866:	83 e0       	ldi	r24, 0x03	; 3
     868:	8c 0f       	add	r24, r28
     86a:	a5 01       	movw	r20, r10
     86c:	94 01       	movw	r18, r8
     86e:	04 c0       	rjmp	.+8      	; 0x878 <usart_set_baudrate+0x16a>
     870:	22 0f       	add	r18, r18
     872:	33 1f       	adc	r19, r19
     874:	44 1f       	adc	r20, r20
     876:	55 1f       	adc	r21, r21
     878:	8a 95       	dec	r24
     87a:	d2 f7       	brpl	.-12     	; 0x870 <usart_set_baudrate+0x162>
			div = (cpu_hz + baud / 2) / baud;
     87c:	da 01       	movw	r26, r20
     87e:	c9 01       	movw	r24, r18
     880:	b6 95       	lsr	r27
     882:	a7 95       	ror	r26
     884:	97 95       	ror	r25
     886:	87 95       	ror	r24
     888:	bc 01       	movw	r22, r24
     88a:	cd 01       	movw	r24, r26
     88c:	64 0d       	add	r22, r4
     88e:	75 1d       	adc	r23, r5
     890:	86 1d       	adc	r24, r6
     892:	97 1d       	adc	r25, r7
     894:	0e 94 62 0f 	call	0x1ec4	; 0x1ec4 <__udivmodsi4>
     898:	1d c0       	rjmp	.+58     	; 0x8d4 <usart_set_baudrate+0x1c6>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
     89a:	83 e0       	ldi	r24, 0x03	; 3
     89c:	8c 0f       	add	r24, r28
     89e:	a5 01       	movw	r20, r10
     8a0:	94 01       	movw	r18, r8
     8a2:	04 c0       	rjmp	.+8      	; 0x8ac <usart_set_baudrate+0x19e>
     8a4:	22 0f       	add	r18, r18
     8a6:	33 1f       	adc	r19, r19
     8a8:	44 1f       	adc	r20, r20
     8aa:	55 1f       	adc	r21, r21
     8ac:	8a 95       	dec	r24
     8ae:	d2 f7       	brpl	.-12     	; 0x8a4 <usart_set_baudrate+0x196>
		div = (cpu_hz + baud / 2) / baud - 1;
     8b0:	da 01       	movw	r26, r20
     8b2:	c9 01       	movw	r24, r18
     8b4:	b6 95       	lsr	r27
     8b6:	a7 95       	ror	r26
     8b8:	97 95       	ror	r25
     8ba:	87 95       	ror	r24
     8bc:	bc 01       	movw	r22, r24
     8be:	cd 01       	movw	r24, r26
     8c0:	64 0d       	add	r22, r4
     8c2:	75 1d       	adc	r23, r5
     8c4:	86 1d       	adc	r24, r6
     8c6:	97 1d       	adc	r25, r7
     8c8:	0e 94 62 0f 	call	0x1ec4	; 0x1ec4 <__udivmodsi4>
     8cc:	21 50       	subi	r18, 0x01	; 1
     8ce:	31 09       	sbc	r19, r1
     8d0:	41 09       	sbc	r20, r1
     8d2:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
     8d4:	83 2f       	mov	r24, r19
     8d6:	8f 70       	andi	r24, 0x0F	; 15
     8d8:	c2 95       	swap	r28
     8da:	c0 7f       	andi	r28, 0xF0	; 240
     8dc:	c8 2b       	or	r28, r24
     8de:	f7 01       	movw	r30, r14
     8e0:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
     8e2:	26 83       	std	Z+6, r18	; 0x06

	return true;
     8e4:	81 e0       	ldi	r24, 0x01	; 1
     8e6:	18 c0       	rjmp	.+48     	; 0x918 <usart_set_baudrate+0x20a>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
     8e8:	80 e0       	ldi	r24, 0x00	; 0
     8ea:	16 c0       	rjmp	.+44     	; 0x918 <usart_set_baudrate+0x20a>
     8ec:	80 e0       	ldi	r24, 0x00	; 0
     8ee:	14 c0       	rjmp	.+40     	; 0x918 <usart_set_baudrate+0x20a>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
     8f0:	d5 01       	movw	r26, r10
     8f2:	c4 01       	movw	r24, r8
     8f4:	88 0f       	add	r24, r24
     8f6:	99 1f       	adc	r25, r25
     8f8:	aa 1f       	adc	r26, r26
     8fa:	bb 1f       	adc	r27, r27
     8fc:	88 0f       	add	r24, r24
     8fe:	99 1f       	adc	r25, r25
     900:	aa 1f       	adc	r26, r26
     902:	bb 1f       	adc	r27, r27
     904:	88 0f       	add	r24, r24
     906:	99 1f       	adc	r25, r25
     908:	aa 1f       	adc	r26, r26
     90a:	bb 1f       	adc	r27, r27
     90c:	48 1a       	sub	r4, r24
     90e:	59 0a       	sbc	r5, r25
     910:	6a 0a       	sbc	r6, r26
     912:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
     914:	c9 ef       	ldi	r28, 0xF9	; 249
     916:	89 cf       	rjmp	.-238    	; 0x82a <usart_set_baudrate+0x11c>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
     918:	cf 91       	pop	r28
     91a:	1f 91       	pop	r17
     91c:	0f 91       	pop	r16
     91e:	ff 90       	pop	r15
     920:	ef 90       	pop	r14
     922:	bf 90       	pop	r11
     924:	af 90       	pop	r10
     926:	9f 90       	pop	r9
     928:	8f 90       	pop	r8
     92a:	7f 90       	pop	r7
     92c:	6f 90       	pop	r6
     92e:	5f 90       	pop	r5
     930:	4f 90       	pop	r4
     932:	08 95       	ret

00000934 <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
     934:	0f 93       	push	r16
     936:	1f 93       	push	r17
     938:	cf 93       	push	r28
     93a:	df 93       	push	r29
     93c:	ec 01       	movw	r28, r24
     93e:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
     940:	00 97       	sbiw	r24, 0x00	; 0
     942:	09 f4       	brne	.+2      	; 0x946 <usart_init_rs232+0x12>
     944:	36 c1       	rjmp	.+620    	; 0xbb2 <usart_init_rs232+0x27e>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
     946:	80 3c       	cpi	r24, 0xC0	; 192
     948:	91 05       	cpc	r25, r1
     94a:	21 f4       	brne	.+8      	; 0x954 <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
     94c:	60 e1       	ldi	r22, 0x10	; 16
     94e:	80 e0       	ldi	r24, 0x00	; 0
     950:	e6 d2       	rcall	.+1484   	; 0xf1e <sysclk_enable_module>
     952:	2f c1       	rjmp	.+606    	; 0xbb2 <usart_init_rs232+0x27e>
	}
#endif
#ifdef EBI
	else if (module == &EBI) {
     954:	c0 34       	cpi	r28, 0x40	; 64
     956:	84 e0       	ldi	r24, 0x04	; 4
     958:	d8 07       	cpc	r29, r24
     95a:	21 f4       	brne	.+8      	; 0x964 <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EBI);
     95c:	68 e0       	ldi	r22, 0x08	; 8
     95e:	80 e0       	ldi	r24, 0x00	; 0
     960:	de d2       	rcall	.+1468   	; 0xf1e <sysclk_enable_module>
     962:	27 c1       	rjmp	.+590    	; 0xbb2 <usart_init_rs232+0x27e>
	}
#endif
#ifdef RTC
	else if (module == &RTC) {
     964:	c1 15       	cp	r28, r1
     966:	e4 e0       	ldi	r30, 0x04	; 4
     968:	de 07       	cpc	r29, r30
     96a:	21 f4       	brne	.+8      	; 0x974 <usart_init_rs232+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
     96c:	64 e0       	ldi	r22, 0x04	; 4
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	d6 d2       	rcall	.+1452   	; 0xf1e <sysclk_enable_module>
     972:	1f c1       	rjmp	.+574    	; 0xbb2 <usart_init_rs232+0x27e>
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
     974:	c0 38       	cpi	r28, 0x80	; 128
     976:	f1 e0       	ldi	r31, 0x01	; 1
     978:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
     97a:	21 f4       	brne	.+8      	; 0x984 <usart_init_rs232+0x50>
     97c:	62 e0       	ldi	r22, 0x02	; 2
     97e:	80 e0       	ldi	r24, 0x00	; 0
     980:	ce d2       	rcall	.+1436   	; 0xf1e <sysclk_enable_module>
     982:	17 c1       	rjmp	.+558    	; 0xbb2 <usart_init_rs232+0x27e>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
     984:	c1 15       	cp	r28, r1
     986:	81 e0       	ldi	r24, 0x01	; 1
     988:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
     98a:	21 f4       	brne	.+8      	; 0x994 <usart_init_rs232+0x60>
     98c:	61 e0       	ldi	r22, 0x01	; 1
     98e:	80 e0       	ldi	r24, 0x00	; 0
     990:	c6 d2       	rcall	.+1420   	; 0xf1e <sysclk_enable_module>
     992:	0f c1       	rjmp	.+542    	; 0xbb2 <usart_init_rs232+0x27e>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
     994:	c0 38       	cpi	r28, 0x80	; 128
     996:	e3 e0       	ldi	r30, 0x03	; 3
     998:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
     99a:	21 f4       	brne	.+8      	; 0x9a4 <usart_init_rs232+0x70>
     99c:	61 e0       	ldi	r22, 0x01	; 1
     99e:	81 e0       	ldi	r24, 0x01	; 1
     9a0:	be d2       	rcall	.+1404   	; 0xf1e <sysclk_enable_module>
     9a2:	07 c1       	rjmp	.+526    	; 0xbb2 <usart_init_rs232+0x27e>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
     9a4:	c0 39       	cpi	r28, 0x90	; 144
     9a6:	f3 e0       	ldi	r31, 0x03	; 3
     9a8:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
     9aa:	21 f4       	brne	.+8      	; 0x9b4 <usart_init_rs232+0x80>
     9ac:	61 e0       	ldi	r22, 0x01	; 1
     9ae:	82 e0       	ldi	r24, 0x02	; 2
     9b0:	b6 d2       	rcall	.+1388   	; 0xf1e <sysclk_enable_module>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
     9b2:	ff c0       	rjmp	.+510    	; 0xbb2 <usart_init_rs232+0x27e>
     9b4:	c1 15       	cp	r28, r1
     9b6:	82 e0       	ldi	r24, 0x02	; 2
     9b8:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     9ba:	21 f4       	brne	.+8      	; 0x9c4 <usart_init_rs232+0x90>
     9bc:	62 e0       	ldi	r22, 0x02	; 2
     9be:	81 e0       	ldi	r24, 0x01	; 1
     9c0:	ae d2       	rcall	.+1372   	; 0xf1e <sysclk_enable_module>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
     9c2:	f7 c0       	rjmp	.+494    	; 0xbb2 <usart_init_rs232+0x27e>
     9c4:	c0 34       	cpi	r28, 0x40	; 64
     9c6:	e2 e0       	ldi	r30, 0x02	; 2
     9c8:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     9ca:	21 f4       	brne	.+8      	; 0x9d4 <usart_init_rs232+0xa0>
     9cc:	62 e0       	ldi	r22, 0x02	; 2
     9ce:	82 e0       	ldi	r24, 0x02	; 2
     9d0:	a6 d2       	rcall	.+1356   	; 0xf1e <sysclk_enable_module>
	}
#endif
#ifdef DACA
	else if (module == &DACA) {
     9d2:	ef c0       	rjmp	.+478    	; 0xbb2 <usart_init_rs232+0x27e>
     9d4:	c1 15       	cp	r28, r1
     9d6:	f3 e0       	ldi	r31, 0x03	; 3
     9d8:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_DAC);
     9da:	21 f4       	brne	.+8      	; 0x9e4 <usart_init_rs232+0xb0>
     9dc:	64 e0       	ldi	r22, 0x04	; 4
     9de:	81 e0       	ldi	r24, 0x01	; 1
     9e0:	9e d2       	rcall	.+1340   	; 0xf1e <sysclk_enable_module>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
     9e2:	e7 c0       	rjmp	.+462    	; 0xbb2 <usart_init_rs232+0x27e>
     9e4:	c0 32       	cpi	r28, 0x20	; 32
     9e6:	83 e0       	ldi	r24, 0x03	; 3
     9e8:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
     9ea:	21 f4       	brne	.+8      	; 0x9f4 <usart_init_rs232+0xc0>
     9ec:	64 e0       	ldi	r22, 0x04	; 4
     9ee:	82 e0       	ldi	r24, 0x02	; 2
     9f0:	96 d2       	rcall	.+1324   	; 0xf1e <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
     9f2:	df c0       	rjmp	.+446    	; 0xbb2 <usart_init_rs232+0x27e>
     9f4:	c1 15       	cp	r28, r1
     9f6:	e8 e0       	ldi	r30, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
     9f8:	de 07       	cpc	r29, r30
     9fa:	21 f4       	brne	.+8      	; 0xa04 <usart_init_rs232+0xd0>
     9fc:	61 e0       	ldi	r22, 0x01	; 1
     9fe:	83 e0       	ldi	r24, 0x03	; 3
     a00:	8e d2       	rcall	.+1308   	; 0xf1e <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
     a02:	d7 c0       	rjmp	.+430    	; 0xbb2 <usart_init_rs232+0x27e>
     a04:	c1 15       	cp	r28, r1
     a06:	f9 e0       	ldi	r31, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
     a08:	df 07       	cpc	r29, r31
     a0a:	21 f4       	brne	.+8      	; 0xa14 <usart_init_rs232+0xe0>
     a0c:	61 e0       	ldi	r22, 0x01	; 1
     a0e:	84 e0       	ldi	r24, 0x04	; 4
     a10:	86 d2       	rcall	.+1292   	; 0xf1e <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
     a12:	cf c0       	rjmp	.+414    	; 0xbb2 <usart_init_rs232+0x27e>
     a14:	c1 15       	cp	r28, r1
     a16:	8a e0       	ldi	r24, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
     a18:	d8 07       	cpc	r29, r24
     a1a:	21 f4       	brne	.+8      	; 0xa24 <usart_init_rs232+0xf0>
     a1c:	61 e0       	ldi	r22, 0x01	; 1
     a1e:	85 e0       	ldi	r24, 0x05	; 5
     a20:	7e d2       	rcall	.+1276   	; 0xf1e <sysclk_enable_module>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
     a22:	c7 c0       	rjmp	.+398    	; 0xbb2 <usart_init_rs232+0x27e>
     a24:	c1 15       	cp	r28, r1
     a26:	eb e0       	ldi	r30, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
     a28:	de 07       	cpc	r29, r30
     a2a:	21 f4       	brne	.+8      	; 0xa34 <usart_init_rs232+0x100>
     a2c:	61 e0       	ldi	r22, 0x01	; 1
     a2e:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
     a30:	76 d2       	rcall	.+1260   	; 0xf1e <sysclk_enable_module>
     a32:	bf c0       	rjmp	.+382    	; 0xbb2 <usart_init_rs232+0x27e>
     a34:	c0 34       	cpi	r28, 0x40	; 64
     a36:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
     a38:	df 07       	cpc	r29, r31
     a3a:	21 f4       	brne	.+8      	; 0xa44 <usart_init_rs232+0x110>
     a3c:	62 e0       	ldi	r22, 0x02	; 2
     a3e:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
     a40:	6e d2       	rcall	.+1244   	; 0xf1e <sysclk_enable_module>
     a42:	b7 c0       	rjmp	.+366    	; 0xbb2 <usart_init_rs232+0x27e>
     a44:	c0 34       	cpi	r28, 0x40	; 64
     a46:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
     a48:	d8 07       	cpc	r29, r24
     a4a:	21 f4       	brne	.+8      	; 0xa54 <usart_init_rs232+0x120>
     a4c:	62 e0       	ldi	r22, 0x02	; 2
     a4e:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
     a50:	66 d2       	rcall	.+1228   	; 0xf1e <sysclk_enable_module>
     a52:	af c0       	rjmp	.+350    	; 0xbb2 <usart_init_rs232+0x27e>
     a54:	c0 34       	cpi	r28, 0x40	; 64
     a56:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
     a58:	de 07       	cpc	r29, r30
     a5a:	21 f4       	brne	.+8      	; 0xa64 <usart_init_rs232+0x130>
     a5c:	62 e0       	ldi	r22, 0x02	; 2
     a5e:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef TCF1
	else if (module == &TCF1) {
     a60:	5e d2       	rcall	.+1212   	; 0xf1e <sysclk_enable_module>
     a62:	a7 c0       	rjmp	.+334    	; 0xbb2 <usart_init_rs232+0x27e>
     a64:	c0 34       	cpi	r28, 0x40	; 64
     a66:	fb e0       	ldi	r31, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC1);
     a68:	df 07       	cpc	r29, r31
     a6a:	21 f4       	brne	.+8      	; 0xa74 <usart_init_rs232+0x140>
     a6c:	62 e0       	ldi	r22, 0x02	; 2
     a6e:	86 e0       	ldi	r24, 0x06	; 6
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
     a70:	56 d2       	rcall	.+1196   	; 0xf1e <sysclk_enable_module>
     a72:	9f c0       	rjmp	.+318    	; 0xbb2 <usart_init_rs232+0x27e>
     a74:	c0 39       	cpi	r28, 0x90	; 144
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
     a76:	88 e0       	ldi	r24, 0x08	; 8
     a78:	d8 07       	cpc	r29, r24
     a7a:	21 f4       	brne	.+8      	; 0xa84 <usart_init_rs232+0x150>
     a7c:	64 e0       	ldi	r22, 0x04	; 4
     a7e:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
     a80:	4e d2       	rcall	.+1180   	; 0xf1e <sysclk_enable_module>
     a82:	97 c0       	rjmp	.+302    	; 0xbb2 <usart_init_rs232+0x27e>
     a84:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
     a86:	e9 e0       	ldi	r30, 0x09	; 9
     a88:	de 07       	cpc	r29, r30
     a8a:	21 f4       	brne	.+8      	; 0xa94 <usart_init_rs232+0x160>
     a8c:	64 e0       	ldi	r22, 0x04	; 4
     a8e:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
     a90:	46 d2       	rcall	.+1164   	; 0xf1e <sysclk_enable_module>
     a92:	8f c0       	rjmp	.+286    	; 0xbb2 <usart_init_rs232+0x27e>
     a94:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
     a96:	fa e0       	ldi	r31, 0x0A	; 10
     a98:	df 07       	cpc	r29, r31
     a9a:	21 f4       	brne	.+8      	; 0xaa4 <usart_init_rs232+0x170>
     a9c:	64 e0       	ldi	r22, 0x04	; 4
     a9e:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
     aa0:	3e d2       	rcall	.+1148   	; 0xf1e <sysclk_enable_module>
     aa2:	87 c0       	rjmp	.+270    	; 0xbb2 <usart_init_rs232+0x27e>
     aa4:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
     aa6:	8b e0       	ldi	r24, 0x0B	; 11
     aa8:	d8 07       	cpc	r29, r24
     aaa:	21 f4       	brne	.+8      	; 0xab4 <usart_init_rs232+0x180>
     aac:	64 e0       	ldi	r22, 0x04	; 4
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
     aae:	86 e0       	ldi	r24, 0x06	; 6
     ab0:	36 d2       	rcall	.+1132   	; 0xf1e <sysclk_enable_module>
     ab2:	7f c0       	rjmp	.+254    	; 0xbb2 <usart_init_rs232+0x27e>
     ab4:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     ab6:	e8 e0       	ldi	r30, 0x08	; 8
     ab8:	de 07       	cpc	r29, r30
     aba:	21 f4       	brne	.+8      	; 0xac4 <usart_init_rs232+0x190>
     abc:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
     abe:	83 e0       	ldi	r24, 0x03	; 3
     ac0:	2e d2       	rcall	.+1116   	; 0xf1e <sysclk_enable_module>
     ac2:	77 c0       	rjmp	.+238    	; 0xbb2 <usart_init_rs232+0x27e>
     ac4:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
     ac6:	f9 e0       	ldi	r31, 0x09	; 9
     ac8:	df 07       	cpc	r29, r31
     aca:	21 f4       	brne	.+8      	; 0xad4 <usart_init_rs232+0x1a0>
     acc:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef SPIE
	else if (module == &SPIE) {
     ace:	84 e0       	ldi	r24, 0x04	; 4
     ad0:	26 d2       	rcall	.+1100   	; 0xf1e <sysclk_enable_module>
     ad2:	6f c0       	rjmp	.+222    	; 0xbb2 <usart_init_rs232+0x27e>
     ad4:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_SPI);
     ad6:	8a e0       	ldi	r24, 0x0A	; 10
     ad8:	d8 07       	cpc	r29, r24
     ada:	21 f4       	brne	.+8      	; 0xae4 <usart_init_rs232+0x1b0>
     adc:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef SPIF
	else if (module == &SPIF) {
     ade:	85 e0       	ldi	r24, 0x05	; 5
     ae0:	1e d2       	rcall	.+1084   	; 0xf1e <sysclk_enable_module>
     ae2:	67 c0       	rjmp	.+206    	; 0xbb2 <usart_init_rs232+0x27e>
     ae4:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
     ae6:	eb e0       	ldi	r30, 0x0B	; 11
     ae8:	de 07       	cpc	r29, r30
     aea:	21 f4       	brne	.+8      	; 0xaf4 <usart_init_rs232+0x1c0>
     aec:	68 e0       	ldi	r22, 0x08	; 8
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
     aee:	86 e0       	ldi	r24, 0x06	; 6
     af0:	16 d2       	rcall	.+1068   	; 0xf1e <sysclk_enable_module>
     af2:	5f c0       	rjmp	.+190    	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     af4:	c0 3a       	cpi	r28, 0xA0	; 160
     af6:	f8 e0       	ldi	r31, 0x08	; 8
     af8:	df 07       	cpc	r29, r31
     afa:	21 f4       	brne	.+8      	; 0xb04 <usart_init_rs232+0x1d0>
     afc:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
     afe:	83 e0       	ldi	r24, 0x03	; 3
     b00:	0e d2       	rcall	.+1052   	; 0xf1e <sysclk_enable_module>
     b02:	57 c0       	rjmp	.+174    	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
     b04:	c0 3a       	cpi	r28, 0xA0	; 160
     b06:	89 e0       	ldi	r24, 0x09	; 9
     b08:	d8 07       	cpc	r29, r24
     b0a:	21 f4       	brne	.+8      	; 0xb14 <usart_init_rs232+0x1e0>
     b0c:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
     b0e:	84 e0       	ldi	r24, 0x04	; 4
     b10:	06 d2       	rcall	.+1036   	; 0xf1e <sysclk_enable_module>
     b12:	4f c0       	rjmp	.+158    	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
     b14:	c0 3a       	cpi	r28, 0xA0	; 160
     b16:	ea e0       	ldi	r30, 0x0A	; 10
     b18:	de 07       	cpc	r29, r30
     b1a:	21 f4       	brne	.+8      	; 0xb24 <usart_init_rs232+0x1f0>
     b1c:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
     b1e:	85 e0       	ldi	r24, 0x05	; 5
     b20:	fe d1       	rcall	.+1020   	; 0xf1e <sysclk_enable_module>
     b22:	47 c0       	rjmp	.+142    	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
     b24:	c0 3a       	cpi	r28, 0xA0	; 160
     b26:	fb e0       	ldi	r31, 0x0B	; 11
     b28:	df 07       	cpc	r29, r31
     b2a:	21 f4       	brne	.+8      	; 0xb34 <usart_init_rs232+0x200>
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
     b2c:	60 e1       	ldi	r22, 0x10	; 16
     b2e:	86 e0       	ldi	r24, 0x06	; 6
     b30:	f6 d1       	rcall	.+1004   	; 0xf1e <sysclk_enable_module>
     b32:	3f c0       	rjmp	.+126    	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
     b34:	c0 3b       	cpi	r28, 0xB0	; 176
     b36:	88 e0       	ldi	r24, 0x08	; 8
     b38:	d8 07       	cpc	r29, r24
     b3a:	21 f4       	brne	.+8      	; 0xb44 <usart_init_rs232+0x210>
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
     b3c:	60 e2       	ldi	r22, 0x20	; 32
     b3e:	83 e0       	ldi	r24, 0x03	; 3
     b40:	ee d1       	rcall	.+988    	; 0xf1e <sysclk_enable_module>
     b42:	37 c0       	rjmp	.+110    	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
     b44:	c0 3b       	cpi	r28, 0xB0	; 176
     b46:	e9 e0       	ldi	r30, 0x09	; 9
     b48:	de 07       	cpc	r29, r30
     b4a:	21 f4       	brne	.+8      	; 0xb54 <usart_init_rs232+0x220>
	}
#endif
#ifdef USARTE1
	else if (module == &USARTE1) {
     b4c:	60 e2       	ldi	r22, 0x20	; 32
     b4e:	84 e0       	ldi	r24, 0x04	; 4
     b50:	e6 d1       	rcall	.+972    	; 0xf1e <sysclk_enable_module>
     b52:	2f c0       	rjmp	.+94     	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART1);
     b54:	c0 3b       	cpi	r28, 0xB0	; 176
     b56:	fa e0       	ldi	r31, 0x0A	; 10
     b58:	df 07       	cpc	r29, r31
     b5a:	21 f4       	brne	.+8      	; 0xb64 <usart_init_rs232+0x230>
	}
#endif
#ifdef USARTF1
	else if (module == &USARTF1) {
     b5c:	60 e2       	ldi	r22, 0x20	; 32
     b5e:	85 e0       	ldi	r24, 0x05	; 5
     b60:	de d1       	rcall	.+956    	; 0xf1e <sysclk_enable_module>
     b62:	27 c0       	rjmp	.+78     	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
     b64:	c0 3b       	cpi	r28, 0xB0	; 176
     b66:	8b e0       	ldi	r24, 0x0B	; 11
     b68:	d8 07       	cpc	r29, r24
     b6a:	21 f4       	brne	.+8      	; 0xb74 <usart_init_rs232+0x240>
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
     b6c:	60 e2       	ldi	r22, 0x20	; 32
     b6e:	86 e0       	ldi	r24, 0x06	; 6
     b70:	d6 d1       	rcall	.+940    	; 0xf1e <sysclk_enable_module>
     b72:	1f c0       	rjmp	.+62     	; 0xbb2 <usart_init_rs232+0x27e>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
     b74:	c0 38       	cpi	r28, 0x80	; 128
     b76:	e4 e0       	ldi	r30, 0x04	; 4
     b78:	de 07       	cpc	r29, r30
     b7a:	21 f4       	brne	.+8      	; 0xb84 <usart_init_rs232+0x250>
     b7c:	60 e4       	ldi	r22, 0x40	; 64
	}
#endif
#ifdef TWID
	else if (module == &TWID) {
     b7e:	83 e0       	ldi	r24, 0x03	; 3
     b80:	ce d1       	rcall	.+924    	; 0xf1e <sysclk_enable_module>
     b82:	17 c0       	rjmp	.+46     	; 0xbb2 <usart_init_rs232+0x27e>
     b84:	c0 39       	cpi	r28, 0x90	; 144
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
     b86:	f4 e0       	ldi	r31, 0x04	; 4
     b88:	df 07       	cpc	r29, r31
     b8a:	21 f4       	brne	.+8      	; 0xb94 <usart_init_rs232+0x260>
     b8c:	60 e4       	ldi	r22, 0x40	; 64
     b8e:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
     b90:	c6 d1       	rcall	.+908    	; 0xf1e <sysclk_enable_module>
     b92:	0f c0       	rjmp	.+30     	; 0xbb2 <usart_init_rs232+0x27e>
     b94:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
     b96:	84 e0       	ldi	r24, 0x04	; 4
     b98:	d8 07       	cpc	r29, r24
     b9a:	21 f4       	brne	.+8      	; 0xba4 <usart_init_rs232+0x270>
     b9c:	60 e4       	ldi	r22, 0x40	; 64
     b9e:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef TWIF
	else if (module == &TWIF) {
     ba0:	be d1       	rcall	.+892    	; 0xf1e <sysclk_enable_module>
     ba2:	07 c0       	rjmp	.+14     	; 0xbb2 <usart_init_rs232+0x27e>
     ba4:	c0 3b       	cpi	r28, 0xB0	; 176
     ba6:	e4 e0       	ldi	r30, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TWI);
     ba8:	de 07       	cpc	r29, r30
     baa:	19 f4       	brne	.+6      	; 0xbb2 <usart_init_rs232+0x27e>
     bac:	60 e4       	ldi	r22, 0x40	; 64
     bae:	86 e0       	ldi	r24, 0x06	; 6
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
     bb0:	b6 d1       	rcall	.+876    	; 0xf1e <sysclk_enable_module>
     bb2:	8d 81       	ldd	r24, Y+5	; 0x05
     bb4:	8f 73       	andi	r24, 0x3F	; 63
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
     bb6:	8d 83       	std	Y+5, r24	; 0x05
     bb8:	f8 01       	movw	r30, r16
     bba:	95 81       	ldd	r25, Z+5	; 0x05
     bbc:	84 81       	ldd	r24, Z+4	; 0x04
     bbe:	89 2b       	or	r24, r25
     bc0:	96 81       	ldd	r25, Z+6	; 0x06
     bc2:	91 11       	cpse	r25, r1
     bc4:	98 e0       	ldi	r25, 0x08	; 8
     bc6:	89 2b       	or	r24, r25
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
     bc8:	8d 83       	std	Y+5, r24	; 0x05
     bca:	f8 01       	movw	r30, r16
     bcc:	40 81       	ld	r20, Z
     bce:	51 81       	ldd	r21, Z+1	; 0x01
     bd0:	62 81       	ldd	r22, Z+2	; 0x02
     bd2:	73 81       	ldd	r23, Z+3	; 0x03
     bd4:	00 e0       	ldi	r16, 0x00	; 0
     bd6:	18 e4       	ldi	r17, 0x48	; 72
     bd8:	28 ee       	ldi	r18, 0xE8	; 232
     bda:	31 e0       	ldi	r19, 0x01	; 1
     bdc:	ce 01       	movw	r24, r28
     bde:	97 dd       	rcall	.-1234   	; 0x70e <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
     be0:	9c 81       	ldd	r25, Y+4	; 0x04
     be2:	98 60       	ori	r25, 0x08	; 8
     be4:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
     be6:	9c 81       	ldd	r25, Y+4	; 0x04
     be8:	90 61       	ori	r25, 0x10	; 16
     bea:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
     bec:	df 91       	pop	r29
     bee:	cf 91       	pop	r28
     bf0:	1f 91       	pop	r17
     bf2:	0f 91       	pop	r16
     bf4:	08 95       	ret

00000bf6 <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
     bf6:	04 c0       	rjmp	.+8      	; 0xc00 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
     bf8:	61 50       	subi	r22, 0x01	; 1
     bfa:	71 09       	sbc	r23, r1
     bfc:	81 09       	sbc	r24, r1
     bfe:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
     c00:	61 15       	cp	r22, r1
     c02:	71 05       	cpc	r23, r1
     c04:	81 05       	cpc	r24, r1
     c06:	91 05       	cpc	r25, r1
     c08:	b9 f7       	brne	.-18     	; 0xbf8 <__portable_avr_delay_cycles+0x2>
     c0a:	08 95       	ret

00000c0c <ms5607_read>:
#define CMD_MS5607_CONVERT_D1	0x46
#define CMD_MS5607_CONVERT_D2	0x56
#define MS5607_PORT				0x10

uint16_t ms5607_read(uint16_t comm)
{
     c0c:	cf 93       	push	r28
     c0e:	df 93       	push	r29
     c10:	c8 2f       	mov	r28, r24
	uint16_t rx_data = 0; // temporary 16-bit value
	spi_select(MS5607_PORT); // select our spi device
     c12:	80 e1       	ldi	r24, 0x10	; 16
     c14:	66 d0       	rcall	.+204    	; 0xce2 <spi_select>
	spi_write(comm); // write a specified command to ask for data
     c16:	8c 2f       	mov	r24, r28
	
	/*typecast this expression from an 8-bit to a 16-bit and shift it 8 bits to the left
	  meaning the returned value is now in the upper 8 bits rx_data*/
	rx_data = (uint16_t)spi_read()<<8; 
     c18:	75 d0       	rcall	.+234    	; 0xd04 <spi_write>
     c1a:	69 d0       	rcall	.+210    	; 0xcee <spi_read>
     c1c:	c8 2f       	mov	r28, r24
     c1e:	d0 e0       	ldi	r29, 0x00	; 0
     c20:	dc 2f       	mov	r29, r28
	
	// OR the second byte with the 16-bit variable, the returned value is now in the lower 8 bits of 'rx_data'
	rx_data |= spi_read(); 
     c22:	cc 27       	eor	r28, r28
     c24:	64 d0       	rcall	.+200    	; 0xcee <spi_read>
	
	spi_select(MS5607_PORT); // end spi exchange
     c26:	c8 2b       	or	r28, r24
     c28:	80 e1       	ldi	r24, 0x10	; 16
     c2a:	5b d0       	rcall	.+182    	; 0xce2 <spi_select>
	
	return rx_data; // return the 16-bit value
}
     c2c:	ce 01       	movw	r24, r28
     c2e:	df 91       	pop	r29
     c30:	cf 91       	pop	r28
     c32:	08 95       	ret

00000c34 <ms5607_convert_d1>:

uint32_t ms5607_convert_d1(void)
{
     c34:	cf 92       	push	r12
     c36:	df 92       	push	r13
     c38:	ef 92       	push	r14
     c3a:	ff 92       	push	r15
	uint32_t rx_data = 0; // temporary 16-bit value
	// CONVERT D1
	spi_select(MS5607_PORT); // select our spi device
     c3c:	80 e1       	ldi	r24, 0x10	; 16
     c3e:	51 d0       	rcall	.+162    	; 0xce2 <spi_select>
	spi_write(CMD_MS5607_CONVERT_D1); // write a specified command to ask for data
     c40:	86 e4       	ldi	r24, 0x46	; 70
     c42:	60 d0       	rcall	.+192    	; 0xd04 <spi_write>
	delay_ms(5);
     c44:	6b e2       	ldi	r22, 0x2B	; 43
     c46:	78 e6       	ldi	r23, 0x68	; 104
     c48:	80 e0       	ldi	r24, 0x00	; 0
     c4a:	90 e0       	ldi	r25, 0x00	; 0
	spi_select(MS5607_PORT);
     c4c:	d4 df       	rcall	.-88     	; 0xbf6 <__portable_avr_delay_cycles>
     c4e:	80 e1       	ldi	r24, 0x10	; 16
	
	spi_select(MS5607_PORT);
     c50:	48 d0       	rcall	.+144    	; 0xce2 <spi_select>
     c52:	80 e1       	ldi	r24, 0x10	; 16
	spi_write(CMD_MS5607_READ_ADC);
     c54:	46 d0       	rcall	.+140    	; 0xce2 <spi_select>
     c56:	80 e0       	ldi	r24, 0x00	; 0
     c58:	55 d0       	rcall	.+170    	; 0xd04 <spi_write>
	rx_data  = (uint32_t) spi_read()<<16;
     c5a:	49 d0       	rcall	.+146    	; 0xcee <spi_read>
     c5c:	c8 2e       	mov	r12, r24
     c5e:	d1 2c       	mov	r13, r1
     c60:	e1 2c       	mov	r14, r1
     c62:	f1 2c       	mov	r15, r1
     c64:	76 01       	movw	r14, r12
     c66:	dd 24       	eor	r13, r13
	rx_data |= (uint32_t) spi_read()<<8;
     c68:	cc 24       	eor	r12, r12
     c6a:	41 d0       	rcall	.+130    	; 0xcee <spi_read>
     c6c:	d8 2a       	or	r13, r24
	rx_data |= spi_read();
     c6e:	3f d0       	rcall	.+126    	; 0xcee <spi_read>
     c70:	c8 2a       	or	r12, r24
     c72:	80 e1       	ldi	r24, 0x10	; 16
	spi_select(MS5607_PORT);
     c74:	36 d0       	rcall	.+108    	; 0xce2 <spi_select>
     c76:	c7 01       	movw	r24, r14
     c78:	b6 01       	movw	r22, r12
	
	return rx_data;
}
     c7a:	ff 90       	pop	r15
     c7c:	ef 90       	pop	r14
     c7e:	df 90       	pop	r13
     c80:	cf 90       	pop	r12
     c82:	08 95       	ret

00000c84 <ms5607_convert_d2>:
     c84:	cf 92       	push	r12
     c86:	df 92       	push	r13

uint32_t ms5607_convert_d2(void)
{
     c88:	ef 92       	push	r14
     c8a:	ff 92       	push	r15
	uint32_t rx_data = 0; // temporary 16-bit value
	// CONVERT D2
	spi_select(MS5607_PORT); // select our spi device
     c8c:	80 e1       	ldi	r24, 0x10	; 16
     c8e:	29 d0       	rcall	.+82     	; 0xce2 <spi_select>
	spi_write(CMD_MS5607_CONVERT_D2); // write a specified command to ask for data
     c90:	86 e5       	ldi	r24, 0x56	; 86
     c92:	38 d0       	rcall	.+112    	; 0xd04 <spi_write>
	delay_ms(5);
     c94:	6b e2       	ldi	r22, 0x2B	; 43
     c96:	78 e6       	ldi	r23, 0x68	; 104
     c98:	80 e0       	ldi	r24, 0x00	; 0
     c9a:	90 e0       	ldi	r25, 0x00	; 0
	spi_select(MS5607_PORT);
     c9c:	ac df       	rcall	.-168    	; 0xbf6 <__portable_avr_delay_cycles>
     c9e:	80 e1       	ldi	r24, 0x10	; 16
	
	spi_select(MS5607_PORT);
     ca0:	20 d0       	rcall	.+64     	; 0xce2 <spi_select>
     ca2:	80 e1       	ldi	r24, 0x10	; 16
	spi_write(CMD_MS5607_READ_ADC);
     ca4:	1e d0       	rcall	.+60     	; 0xce2 <spi_select>
     ca6:	80 e0       	ldi	r24, 0x00	; 0
     ca8:	2d d0       	rcall	.+90     	; 0xd04 <spi_write>
	rx_data  = (uint32_t) spi_read()<<16;
     caa:	21 d0       	rcall	.+66     	; 0xcee <spi_read>
     cac:	c8 2e       	mov	r12, r24
     cae:	d1 2c       	mov	r13, r1
     cb0:	e1 2c       	mov	r14, r1
     cb2:	f1 2c       	mov	r15, r1
     cb4:	76 01       	movw	r14, r12
     cb6:	dd 24       	eor	r13, r13
	rx_data |= (uint32_t) spi_read()<<8;
     cb8:	cc 24       	eor	r12, r12
     cba:	19 d0       	rcall	.+50     	; 0xcee <spi_read>
     cbc:	d8 2a       	or	r13, r24
	rx_data |= spi_read();
     cbe:	17 d0       	rcall	.+46     	; 0xcee <spi_read>
     cc0:	c8 2a       	or	r12, r24
     cc2:	80 e1       	ldi	r24, 0x10	; 16
	spi_select(MS5607_PORT);
     cc4:	0e d0       	rcall	.+28     	; 0xce2 <spi_select>
     cc6:	c7 01       	movw	r24, r14
     cc8:	b6 01       	movw	r22, r12
	
	return rx_data;
     cca:	ff 90       	pop	r15
     ccc:	ef 90       	pop	r14
     cce:	df 90       	pop	r13
     cd0:	cf 90       	pop	r12
     cd2:	08 95       	ret

00000cd4 <spi_init>:
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
     cd4:	68 e0       	ldi	r22, 0x08	; 8
     cd6:	83 e0       	ldi	r24, 0x03	; 3
     cd8:	22 d1       	rcall	.+580    	; 0xf1e <sysclk_enable_module>
#include "spi_controller.h"

void spi_init(void)
{
	sysclk_enable_peripheral_clock(&SPIC);
	SPIC.CTRL = 0x51; //enables SPI and puts a  prescaler of 16
     cda:	81 e5       	ldi	r24, 0x51	; 81
     cdc:	80 93 c0 08 	sts	0x08C0, r24	; 0x8008c0 <__TEXT_REGION_LENGTH__+0x7008c0>
     ce0:	08 95       	ret

00000ce2 <spi_select>:
}

void spi_select(uint8_t port)
{
	PORTC.OUT ^= port; //switches SS
     ce2:	e0 e4       	ldi	r30, 0x40	; 64
     ce4:	f6 e0       	ldi	r31, 0x06	; 6
     ce6:	94 81       	ldd	r25, Z+4	; 0x04
     ce8:	89 27       	eor	r24, r25
     cea:	84 83       	std	Z+4, r24	; 0x04
     cec:	08 95       	ret

00000cee <spi_read>:
}

uint8_t spi_read(void)
{
	SPIC.DATA = 0xFF; // make the DATA register something we know
     cee:	8f ef       	ldi	r24, 0xFF	; 255
     cf0:	80 93 c3 08 	sts	0x08C3, r24	; 0x8008c3 <__TEXT_REGION_LENGTH__+0x7008c3>
	while(!(SPIC.STATUS>>7)); // wait for the SPI interrupt flag to let us know the transfer is complete
     cf4:	e0 ec       	ldi	r30, 0xC0	; 192
     cf6:	f8 e0       	ldi	r31, 0x08	; 8
     cf8:	82 81       	ldd	r24, Z+2	; 0x02
     cfa:	88 23       	and	r24, r24
     cfc:	ec f7       	brge	.-6      	; 0xcf8 <spi_read+0xa>
	
	return SPIC.DATA; // return the data from this function
     cfe:	80 91 c3 08 	lds	r24, 0x08C3	; 0x8008c3 <__TEXT_REGION_LENGTH__+0x7008c3>
}
     d02:	08 95       	ret

00000d04 <spi_write>:

void spi_write(uint8_t data)
{
	SPIC.DATA = data; // write the data we want to send to the data register
     d04:	80 93 c3 08 	sts	0x08C3, r24	; 0x8008c3 <__TEXT_REGION_LENGTH__+0x7008c3>
	while(!(SPIC.STATUS>>7)); // wait to ensure the data is sent before we do anything else
     d08:	e0 ec       	ldi	r30, 0xC0	; 192
     d0a:	f8 e0       	ldi	r31, 0x08	; 8
     d0c:	82 81       	ldd	r24, Z+2	; 0x02
     d0e:	88 23       	and	r24, r24
     d10:	ec f7       	brge	.-6      	; 0xd0c <spi_write+0x8>
     d12:	08 95       	ret

00000d14 <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
     d14:	cf 93       	push	r28
     d16:	df 93       	push	r29
     d18:	eb 01       	movw	r28, r22
	*data = usart_getchar(usart);
     d1a:	f3 dc       	rcall	.-1562   	; 0x702 <usart_getchar>
     d1c:	88 83       	st	Y, r24
}
     d1e:	df 91       	pop	r29
     d20:	cf 91       	pop	r28
     d22:	08 95       	ret

00000d24 <usart_serial_putchar>:
 *
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(usart_if usart, uint8_t c)
{
	return usart_putchar(usart, c);
     d24:	e6 cc       	rjmp	.-1588   	; 0x6f2 <usart_putchar>
}
     d26:	08 95       	ret

00000d28 <uart_terminal_init>:

#include <asf.h>
#include "uart.h"

void uart_terminal_init()
{
     d28:	cf 93       	push	r28
     d2a:	df 93       	push	r29
     d2c:	cd b7       	in	r28, 0x3d	; 61
     d2e:	de b7       	in	r29, 0x3e	; 62
     d30:	27 97       	sbiw	r28, 0x07	; 7
     d32:	cd bf       	out	0x3d, r28	; 61
     d34:	de bf       	out	0x3e, r29	; 62
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
     d36:	60 e1       	ldi	r22, 0x10	; 16
     d38:	83 e0       	ldi	r24, 0x03	; 3
     d3a:	f1 d0       	rcall	.+482    	; 0xf1e <sysclk_enable_module>
		.charlength =	UART_TERMINAL_SERIAL_CHAR_LEN,
		.paritytype =	UART_TERMINAL_SERIAL_PARITY,
		.stopbits	=	UART_TERMINAL_SERIAL_STOP_BIT
	};
	
	UART_TERMINAL_PORT.DIR |= UART_TERMINAL_TX_PIN;	// set the USART transmit pin to output
     d3c:	e0 e4       	ldi	r30, 0x40	; 64
     d3e:	f6 e0       	ldi	r31, 0x06	; 6
     d40:	80 81       	ld	r24, Z
     d42:	88 60       	ori	r24, 0x08	; 8
     d44:	80 83       	st	Z, r24
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
     d46:	80 ea       	ldi	r24, 0xA0	; 160
     d48:	98 e0       	ldi	r25, 0x08	; 8
     d4a:	80 93 95 20 	sts	0x2095, r24	; 0x802095 <stdio_base>
     d4e:	90 93 96 20 	sts	0x2096, r25	; 0x802096 <stdio_base+0x1>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     d52:	82 e9       	ldi	r24, 0x92	; 146
     d54:	96 e0       	ldi	r25, 0x06	; 6
     d56:	80 93 93 20 	sts	0x2093, r24	; 0x802093 <ptr_put>
     d5a:	90 93 94 20 	sts	0x2094, r25	; 0x802094 <ptr_put+0x1>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     d5e:	8a e8       	ldi	r24, 0x8A	; 138
     d60:	96 e0       	ldi	r25, 0x06	; 6
     d62:	80 93 91 20 	sts	0x2091, r24	; 0x802091 <ptr_get>
     d66:	90 93 92 20 	sts	0x2092, r25	; 0x802092 <ptr_get+0x1>
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
     d6a:	e6 e0       	ldi	r30, 0x06	; 6
     d6c:	f0 e2       	ldi	r31, 0x20	; 32
     d6e:	84 81       	ldd	r24, Z+4	; 0x04
     d70:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
     d72:	85 81       	ldd	r24, Z+5	; 0x05
     d74:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
     d76:	86 81       	ldd	r24, Z+6	; 0x06
     d78:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
     d7a:	80 81       	ld	r24, Z
     d7c:	91 81       	ldd	r25, Z+1	; 0x01
     d7e:	a2 81       	ldd	r26, Z+2	; 0x02
     d80:	b3 81       	ldd	r27, Z+3	; 0x03
     d82:	89 83       	std	Y+1, r24	; 0x01
     d84:	9a 83       	std	Y+2, r25	; 0x02
     d86:	ab 83       	std	Y+3, r26	; 0x03
     d88:	bc 83       	std	Y+4, r27	; 0x04

#ifdef USARTC0
	if((uint16_t)usart == (uint16_t)&USARTC0) {
		sysclk_enable_module(SYSCLK_PORT_C,PR_USART0_bm);
     d8a:	60 e1       	ldi	r22, 0x10	; 16
     d8c:	83 e0       	ldi	r24, 0x03	; 3
     d8e:	c7 d0       	rcall	.+398    	; 0xf1e <sysclk_enable_module>
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
     d90:	be 01       	movw	r22, r28
     d92:	6f 5f       	subi	r22, 0xFF	; 255
     d94:	7f 4f       	sbci	r23, 0xFF	; 255
     d96:	80 ea       	ldi	r24, 0xA0	; 160
     d98:	98 e0       	ldi	r25, 0x08	; 8
     d9a:	cc dd       	rcall	.-1128   	; 0x934 <usart_init_rs232>
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
     d9c:	66 e6       	ldi	r22, 0x66	; 102
     d9e:	71 e0       	ldi	r23, 0x01	; 1
     da0:	8f e7       	ldi	r24, 0x7F	; 127
     da2:	91 e0       	ldi	r25, 0x01	; 1
     da4:	0e 94 9d 0f 	call	0x1f3a	; 0x1f3a <fdevopen>
	
	stdio_serial_init(UART_TERMINAL_SERIAL, &usart_config); // function maps the serial output to printf, not necessary to know how it works
	
     da8:	27 96       	adiw	r28, 0x07	; 7
     daa:	cd bf       	out	0x3d, r28	; 61
     dac:	de bf       	out	0x3e, r29	; 62
     dae:	df 91       	pop	r29
     db0:	cf 91       	pop	r28
     db2:	08 95       	ret

00000db4 <rbu8_init>:
	}
	else
	{
		buffer->tail = (buffer->tail + move_distance) % buffer->array_length; //Modulus is so that we don't point to above the buffer's location
	}
}
     db4:	fc 01       	movw	r30, r24
     db6:	12 82       	std	Z+2, r1	; 0x02
     db8:	13 82       	std	Z+3, r1	; 0x03
     dba:	14 82       	std	Z+4, r1	; 0x04
     dbc:	15 82       	std	Z+5, r1	; 0x05
     dbe:	66 83       	std	Z+6, r22	; 0x06
     dc0:	77 83       	std	Z+7, r23	; 0x07
     dc2:	40 83       	st	Z, r20
     dc4:	51 83       	std	Z+1, r21	; 0x01
     dc6:	08 95       	ret

00000dc8 <rb16_write>:
     dc8:	cf 93       	push	r28
     dca:	df 93       	push	r29
     dcc:	fc 01       	movw	r30, r24
     dce:	41 15       	cp	r20, r1
     dd0:	51 05       	cpc	r21, r1
     dd2:	b1 f1       	breq	.+108    	; 0xe40 <rb16_write+0x78>
     dd4:	80 e0       	ldi	r24, 0x00	; 0
     dd6:	90 e0       	ldi	r25, 0x00	; 0
     dd8:	20 e0       	ldi	r18, 0x00	; 0
     dda:	88 0f       	add	r24, r24
     ddc:	99 1f       	adc	r25, r25
     dde:	db 01       	movw	r26, r22
     de0:	a8 0f       	add	r26, r24
     de2:	b9 1f       	adc	r27, r25
     de4:	8d 91       	ld	r24, X+
     de6:	9c 91       	ld	r25, X
     de8:	a2 81       	ldd	r26, Z+2	; 0x02
     dea:	b3 81       	ldd	r27, Z+3	; 0x03
     dec:	aa 0f       	add	r26, r26
     dee:	bb 1f       	adc	r27, r27
     df0:	c6 81       	ldd	r28, Z+6	; 0x06
     df2:	d7 81       	ldd	r29, Z+7	; 0x07
     df4:	ac 0f       	add	r26, r28
     df6:	bd 1f       	adc	r27, r29
     df8:	8d 93       	st	X+, r24
     dfa:	9c 93       	st	X, r25
     dfc:	82 81       	ldd	r24, Z+2	; 0x02
     dfe:	93 81       	ldd	r25, Z+3	; 0x03
     e00:	01 96       	adiw	r24, 0x01	; 1
     e02:	82 83       	std	Z+2, r24	; 0x02
     e04:	93 83       	std	Z+3, r25	; 0x03
     e06:	a0 81       	ld	r26, Z
     e08:	b1 81       	ldd	r27, Z+1	; 0x01
     e0a:	8a 17       	cp	r24, r26
     e0c:	9b 07       	cpc	r25, r27
     e0e:	11 f4       	brne	.+4      	; 0xe14 <rb16_write+0x4c>
     e10:	12 82       	std	Z+2, r1	; 0x02
     e12:	13 82       	std	Z+3, r1	; 0x03
     e14:	82 81       	ldd	r24, Z+2	; 0x02
     e16:	93 81       	ldd	r25, Z+3	; 0x03
     e18:	c4 81       	ldd	r28, Z+4	; 0x04
     e1a:	d5 81       	ldd	r29, Z+5	; 0x05
     e1c:	8c 17       	cp	r24, r28
     e1e:	9d 07       	cpc	r25, r29
     e20:	49 f4       	brne	.+18     	; 0xe34 <rb16_write+0x6c>
     e22:	01 96       	adiw	r24, 0x01	; 1
     e24:	a8 17       	cp	r26, r24
     e26:	b9 07       	cpc	r27, r25
     e28:	19 f0       	breq	.+6      	; 0xe30 <rb16_write+0x68>
     e2a:	84 83       	std	Z+4, r24	; 0x04
     e2c:	95 83       	std	Z+5, r25	; 0x05
     e2e:	02 c0       	rjmp	.+4      	; 0xe34 <rb16_write+0x6c>
     e30:	14 82       	std	Z+4, r1	; 0x04
     e32:	15 82       	std	Z+5, r1	; 0x05
     e34:	2f 5f       	subi	r18, 0xFF	; 255
     e36:	82 2f       	mov	r24, r18
     e38:	90 e0       	ldi	r25, 0x00	; 0
     e3a:	84 17       	cp	r24, r20
     e3c:	95 07       	cpc	r25, r21
     e3e:	68 f2       	brcs	.-102    	; 0xdda <rb16_write+0x12>
     e40:	df 91       	pop	r29
     e42:	cf 91       	pop	r28
     e44:	08 95       	ret

00000e46 <rb16_init>:
     e46:	fc 01       	movw	r30, r24
     e48:	12 82       	std	Z+2, r1	; 0x02
     e4a:	13 82       	std	Z+3, r1	; 0x03
     e4c:	14 82       	std	Z+4, r1	; 0x04
     e4e:	15 82       	std	Z+5, r1	; 0x05
     e50:	66 83       	std	Z+6, r22	; 0x06
     e52:	77 83       	std	Z+7, r23	; 0x07
     e54:	40 83       	st	Z, r20
     e56:	51 83       	std	Z+1, r21	; 0x01
     e58:	08 95       	ret

00000e5a <rb16_get_nth>:
	}
}

int16_t rb16_get_nth(RingBuffer16_t* buffer, uint16_t index)
//Returns the nth newest value in the RingBuffer
{
     e5a:	dc 01       	movw	r26, r24
	//Does not do bounds checking, so be careful in usage
	//	Verify index < rb16_length() to guard against requesting a value beyond what the buffer currently stores
	//	Verify index < buffer->array_length to guard against requesting a value from some random memory location
	
	//Most recent value is in head - 1
	if (index + 1 <= buffer->head) //Value is between zero and buffer->head
     e5c:	12 96       	adiw	r26, 0x02	; 2
     e5e:	ed 91       	ld	r30, X+
     e60:	fc 91       	ld	r31, X
     e62:	13 97       	sbiw	r26, 0x03	; 3
     e64:	cb 01       	movw	r24, r22
     e66:	01 96       	adiw	r24, 0x01	; 1
     e68:	e8 17       	cp	r30, r24
     e6a:	f9 07       	cpc	r31, r25
     e6c:	78 f0       	brcs	.+30     	; 0xe8c <rb16_get_nth+0x32>
		return buffer->buffer[buffer->head - index - 1];
     e6e:	e1 50       	subi	r30, 0x01	; 1
     e70:	f0 48       	sbci	r31, 0x80	; 128
     e72:	e6 1b       	sub	r30, r22
     e74:	f7 0b       	sbc	r31, r23
     e76:	ee 0f       	add	r30, r30
     e78:	ff 1f       	adc	r31, r31
     e7a:	16 96       	adiw	r26, 0x06	; 6
     e7c:	8d 91       	ld	r24, X+
     e7e:	9c 91       	ld	r25, X
     e80:	17 97       	sbiw	r26, 0x07	; 7
     e82:	e8 0f       	add	r30, r24
     e84:	f9 1f       	adc	r31, r25
     e86:	80 81       	ld	r24, Z
     e88:	91 81       	ldd	r25, Z+1	; 0x01
     e8a:	08 95       	ret
	else
		return buffer->buffer[buffer->array_length - 1 - index + buffer->head];
     e8c:	2d 91       	ld	r18, X+
     e8e:	3c 91       	ld	r19, X
     e90:	11 97       	sbiw	r26, 0x01	; 1
     e92:	e2 0f       	add	r30, r18
     e94:	f3 1f       	adc	r31, r19
     e96:	e1 50       	subi	r30, 0x01	; 1
     e98:	f0 48       	sbci	r31, 0x80	; 128
     e9a:	e6 1b       	sub	r30, r22
     e9c:	f7 0b       	sbc	r31, r23
     e9e:	ee 0f       	add	r30, r30
     ea0:	ff 1f       	adc	r31, r31
     ea2:	16 96       	adiw	r26, 0x06	; 6
     ea4:	8d 91       	ld	r24, X+
     ea6:	9c 91       	ld	r25, X
     ea8:	17 97       	sbiw	r26, 0x07	; 7
     eaa:	e8 0f       	add	r30, r24
     eac:	f9 1f       	adc	r31, r25
     eae:	80 81       	ld	r24, Z
     eb0:	91 81       	ldd	r25, Z+1	; 0x01
}
     eb2:	08 95       	ret

00000eb4 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
     eb4:	cf 93       	push	r28
     eb6:	df 93       	push	r29
     eb8:	1f 92       	push	r1
     eba:	1f 92       	push	r1
     ebc:	cd b7       	in	r28, 0x3d	; 61
     ebe:	de b7       	in	r29, 0x3e	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
     ec0:	8f ef       	ldi	r24, 0xFF	; 255
     ec2:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
     ec6:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
     eca:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
     ece:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
     ed2:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
     ed6:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
     eda:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     ede:	8f b7       	in	r24, 0x3f	; 63
     ee0:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     ee2:	f8 94       	cli
	return flags;
     ee4:	9a 81       	ldd	r25, Y+2	; 0x02
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
     ee6:	e0 e5       	ldi	r30, 0x50	; 80
     ee8:	f0 e0       	ldi	r31, 0x00	; 0
     eea:	80 81       	ld	r24, Z
     eec:	82 60       	ori	r24, 0x02	; 2
     eee:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     ef0:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
     ef2:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
     ef4:	81 ff       	sbrs	r24, 1
     ef6:	fd cf       	rjmp	.-6      	; 0xef2 <sysclk_init+0x3e>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
     ef8:	61 e0       	ldi	r22, 0x01	; 1
     efa:	80 e4       	ldi	r24, 0x40	; 64
     efc:	90 e0       	ldi	r25, 0x00	; 0
     efe:	25 d0       	rcall	.+74     	; 0xf4a <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     f00:	8f b7       	in	r24, 0x3f	; 63
     f02:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     f04:	f8 94       	cli
	return flags;
     f06:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
     f08:	e0 e5       	ldi	r30, 0x50	; 80
     f0a:	f0 e0       	ldi	r31, 0x00	; 0
     f0c:	80 81       	ld	r24, Z
     f0e:	8e 7f       	andi	r24, 0xFE	; 254
     f10:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     f12:	9f bf       	out	0x3f, r25	; 63
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
     f14:	0f 90       	pop	r0
     f16:	0f 90       	pop	r0
     f18:	df 91       	pop	r29
     f1a:	cf 91       	pop	r28
     f1c:	08 95       	ret

00000f1e <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
     f1e:	cf 93       	push	r28
     f20:	df 93       	push	r29
     f22:	1f 92       	push	r1
     f24:	cd b7       	in	r28, 0x3d	; 61
     f26:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     f28:	9f b7       	in	r25, 0x3f	; 63
     f2a:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     f2c:	f8 94       	cli
	return flags;
     f2e:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
     f30:	e8 2f       	mov	r30, r24
     f32:	f0 e0       	ldi	r31, 0x00	; 0
     f34:	e0 59       	subi	r30, 0x90	; 144
     f36:	ff 4f       	sbci	r31, 0xFF	; 255
     f38:	60 95       	com	r22
     f3a:	80 81       	ld	r24, Z
     f3c:	68 23       	and	r22, r24
     f3e:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     f40:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     f42:	0f 90       	pop	r0
     f44:	df 91       	pop	r29
     f46:	cf 91       	pop	r28
     f48:	08 95       	ret

00000f4a <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
     f4a:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
     f4c:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
     f4e:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
     f50:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
     f52:	60 83       	st	Z, r22
	ret                             // Return to caller
     f54:	08 95       	ret

00000f56 <__portable_avr_delay_cycles>:
}

void report(char** string){
	record(string);
	transmit(string);
}
     f56:	04 c0       	rjmp	.+8      	; 0xf60 <__portable_avr_delay_cycles+0xa>
     f58:	61 50       	subi	r22, 0x01	; 1
     f5a:	71 09       	sbc	r23, r1
     f5c:	81 09       	sbc	r24, r1
     f5e:	91 09       	sbc	r25, r1
     f60:	61 15       	cp	r22, r1
     f62:	71 05       	cpc	r23, r1
     f64:	81 05       	cpc	r24, r1
     f66:	91 05       	cpc	r25, r1
     f68:	b9 f7       	brne	.-18     	; 0xf58 <__portable_avr_delay_cycles+0x2>
     f6a:	08 95       	ret

00000f6c <ms5607_init>:
     f6c:	cf 93       	push	r28
     f6e:	df 93       	push	r29
     f70:	80 e1       	ldi	r24, 0x10	; 16
     f72:	b7 de       	rcall	.-658    	; 0xce2 <spi_select>
     f74:	8e e1       	ldi	r24, 0x1E	; 30
     f76:	c6 de       	rcall	.-628    	; 0xd04 <spi_write>
     f78:	60 e8       	ldi	r22, 0x80	; 128
     f7a:	7e e3       	ldi	r23, 0x3E	; 62
     f7c:	80 e0       	ldi	r24, 0x00	; 0
     f7e:	90 e0       	ldi	r25, 0x00	; 0
     f80:	ea df       	rcall	.-44     	; 0xf56 <__portable_avr_delay_cycles>
     f82:	80 e1       	ldi	r24, 0x10	; 16
     f84:	ae de       	rcall	.-676    	; 0xce2 <spi_select>
     f86:	6b ea       	ldi	r22, 0xAB	; 171
     f88:	79 e2       	ldi	r23, 0x29	; 41
     f8a:	80 e0       	ldi	r24, 0x00	; 0
     f8c:	90 e0       	ldi	r25, 0x00	; 0
     f8e:	e3 df       	rcall	.-58     	; 0xf56 <__portable_avr_delay_cycles>
     f90:	82 ea       	ldi	r24, 0xA2	; 162
     f92:	90 e0       	ldi	r25, 0x00	; 0
     f94:	3b de       	rcall	.-906    	; 0xc0c <ms5607_read>
     f96:	c0 e8       	ldi	r28, 0x80	; 128
     f98:	d0 e2       	ldi	r29, 0x20	; 32
     f9a:	88 83       	st	Y, r24
     f9c:	99 83       	std	Y+1, r25	; 0x01
     f9e:	84 ea       	ldi	r24, 0xA4	; 164
     fa0:	90 e0       	ldi	r25, 0x00	; 0
     fa2:	34 de       	rcall	.-920    	; 0xc0c <ms5607_read>
     fa4:	8a 83       	std	Y+2, r24	; 0x02
     fa6:	9b 83       	std	Y+3, r25	; 0x03
     fa8:	86 ea       	ldi	r24, 0xA6	; 166
     faa:	90 e0       	ldi	r25, 0x00	; 0
     fac:	2f de       	rcall	.-930    	; 0xc0c <ms5607_read>
     fae:	8c 83       	std	Y+4, r24	; 0x04
     fb0:	9d 83       	std	Y+5, r25	; 0x05
     fb2:	88 ea       	ldi	r24, 0xA8	; 168
     fb4:	90 e0       	ldi	r25, 0x00	; 0
     fb6:	2a de       	rcall	.-940    	; 0xc0c <ms5607_read>
     fb8:	8e 83       	std	Y+6, r24	; 0x06
     fba:	9f 83       	std	Y+7, r25	; 0x07
     fbc:	8a ea       	ldi	r24, 0xAA	; 170
     fbe:	90 e0       	ldi	r25, 0x00	; 0
     fc0:	25 de       	rcall	.-950    	; 0xc0c <ms5607_read>
     fc2:	88 87       	std	Y+8, r24	; 0x08
     fc4:	99 87       	std	Y+9, r25	; 0x09
     fc6:	8c ea       	ldi	r24, 0xAC	; 172
     fc8:	90 e0       	ldi	r25, 0x00	; 0
     fca:	20 de       	rcall	.-960    	; 0xc0c <ms5607_read>
     fcc:	8a 87       	std	Y+10, r24	; 0x0a
     fce:	9b 87       	std	Y+11, r25	; 0x0b
     fd0:	df 91       	pop	r29
     fd2:	cf 91       	pop	r28
     fd4:	08 95       	ret

00000fd6 <get_pressure>:
     fd6:	4f 92       	push	r4
     fd8:	5f 92       	push	r5
     fda:	6f 92       	push	r6
     fdc:	7f 92       	push	r7
     fde:	8f 92       	push	r8
     fe0:	9f 92       	push	r9
     fe2:	af 92       	push	r10
     fe4:	bf 92       	push	r11
     fe6:	cf 92       	push	r12
     fe8:	df 92       	push	r13
     fea:	ef 92       	push	r14
     fec:	ff 92       	push	r15
     fee:	cf 93       	push	r28
     ff0:	df 93       	push	r29
     ff2:	20 de       	rcall	.-960    	; 0xc34 <ms5607_convert_d1>
     ff4:	6b 01       	movw	r12, r22
     ff6:	7c 01       	movw	r14, r24
     ff8:	45 de       	rcall	.-886    	; 0xc84 <ms5607_convert_d2>
     ffa:	db d4       	rcall	.+2486   	; 0x19b2 <__floatunsisf>
     ffc:	4b 01       	movw	r8, r22
     ffe:	5c 01       	movw	r10, r24
    1000:	c0 e8       	ldi	r28, 0x80	; 128
    1002:	d0 e2       	ldi	r29, 0x20	; 32
    1004:	68 85       	ldd	r22, Y+8	; 0x08
    1006:	79 85       	ldd	r23, Y+9	; 0x09
    1008:	80 e0       	ldi	r24, 0x00	; 0
    100a:	90 e0       	ldi	r25, 0x00	; 0
    100c:	d2 d4       	rcall	.+2468   	; 0x19b2 <__floatunsisf>
    100e:	20 e0       	ldi	r18, 0x00	; 0
    1010:	30 e0       	ldi	r19, 0x00	; 0
    1012:	40 e8       	ldi	r20, 0x80	; 128
    1014:	53 e4       	ldi	r21, 0x43	; 67
    1016:	c4 d5       	rcall	.+2952   	; 0x1ba0 <__mulsf3>
    1018:	9b 01       	movw	r18, r22
    101a:	ac 01       	movw	r20, r24
    101c:	c5 01       	movw	r24, r10
    101e:	b4 01       	movw	r22, r8
    1020:	c6 d3       	rcall	.+1932   	; 0x17ae <__subsf3>
    1022:	4b 01       	movw	r8, r22
    1024:	5c 01       	movw	r10, r24
    1026:	6c 81       	ldd	r22, Y+4	; 0x04
    1028:	7d 81       	ldd	r23, Y+5	; 0x05
    102a:	80 e0       	ldi	r24, 0x00	; 0
    102c:	90 e0       	ldi	r25, 0x00	; 0
    102e:	c1 d4       	rcall	.+2434   	; 0x19b2 <__floatunsisf>
    1030:	a5 01       	movw	r20, r10
    1032:	94 01       	movw	r18, r8
    1034:	b5 d5       	rcall	.+2922   	; 0x1ba0 <__mulsf3>
    1036:	20 e0       	ldi	r18, 0x00	; 0
    1038:	30 e0       	ldi	r19, 0x00	; 0
    103a:	40 e0       	ldi	r20, 0x00	; 0
    103c:	5c e3       	ldi	r21, 0x3C	; 60
    103e:	b0 d5       	rcall	.+2912   	; 0x1ba0 <__mulsf3>
    1040:	2b 01       	movw	r4, r22
    1042:	3c 01       	movw	r6, r24
    1044:	68 81       	ld	r22, Y
    1046:	79 81       	ldd	r23, Y+1	; 0x01
    1048:	80 e0       	ldi	r24, 0x00	; 0
    104a:	90 e0       	ldi	r25, 0x00	; 0
    104c:	b2 d4       	rcall	.+2404   	; 0x19b2 <__floatunsisf>
    104e:	20 e0       	ldi	r18, 0x00	; 0
    1050:	30 e0       	ldi	r19, 0x00	; 0
    1052:	40 e8       	ldi	r20, 0x80	; 128
    1054:	57 e4       	ldi	r21, 0x47	; 71
    1056:	a4 d5       	rcall	.+2888   	; 0x1ba0 <__mulsf3>
    1058:	9b 01       	movw	r18, r22
    105a:	ac 01       	movw	r20, r24
    105c:	c3 01       	movw	r24, r6
    105e:	b2 01       	movw	r22, r4
    1060:	a7 d3       	rcall	.+1870   	; 0x17b0 <__addsf3>
    1062:	2b 01       	movw	r4, r22
    1064:	3c 01       	movw	r6, r24
    1066:	c7 01       	movw	r24, r14
    1068:	b6 01       	movw	r22, r12
    106a:	a3 d4       	rcall	.+2374   	; 0x19b2 <__floatunsisf>
    106c:	9b 01       	movw	r18, r22
    106e:	ac 01       	movw	r20, r24
    1070:	c3 01       	movw	r24, r6
    1072:	b2 01       	movw	r22, r4
    1074:	95 d5       	rcall	.+2858   	; 0x1ba0 <__mulsf3>
    1076:	20 e0       	ldi	r18, 0x00	; 0
    1078:	30 e0       	ldi	r19, 0x00	; 0
    107a:	40 e0       	ldi	r20, 0x00	; 0
    107c:	55 e3       	ldi	r21, 0x35	; 53
    107e:	90 d5       	rcall	.+2848   	; 0x1ba0 <__mulsf3>
    1080:	6b 01       	movw	r12, r22
    1082:	7c 01       	movw	r14, r24
    1084:	6e 81       	ldd	r22, Y+6	; 0x06
    1086:	7f 81       	ldd	r23, Y+7	; 0x07
    1088:	80 e0       	ldi	r24, 0x00	; 0
    108a:	90 e0       	ldi	r25, 0x00	; 0
    108c:	92 d4       	rcall	.+2340   	; 0x19b2 <__floatunsisf>
    108e:	a5 01       	movw	r20, r10
    1090:	94 01       	movw	r18, r8
    1092:	86 d5       	rcall	.+2828   	; 0x1ba0 <__mulsf3>
    1094:	20 e0       	ldi	r18, 0x00	; 0
    1096:	30 e0       	ldi	r19, 0x00	; 0
    1098:	40 e8       	ldi	r20, 0x80	; 128
    109a:	5c e3       	ldi	r21, 0x3C	; 60
    109c:	81 d5       	rcall	.+2818   	; 0x1ba0 <__mulsf3>
    109e:	4b 01       	movw	r8, r22
    10a0:	5c 01       	movw	r10, r24
    10a2:	6a 81       	ldd	r22, Y+2	; 0x02
    10a4:	7b 81       	ldd	r23, Y+3	; 0x03
    10a6:	80 e0       	ldi	r24, 0x00	; 0
    10a8:	90 e0       	ldi	r25, 0x00	; 0
    10aa:	83 d4       	rcall	.+2310   	; 0x19b2 <__floatunsisf>
    10ac:	20 e0       	ldi	r18, 0x00	; 0
    10ae:	30 e0       	ldi	r19, 0x00	; 0
    10b0:	40 e0       	ldi	r20, 0x00	; 0
    10b2:	58 e4       	ldi	r21, 0x48	; 72
    10b4:	75 d5       	rcall	.+2794   	; 0x1ba0 <__mulsf3>
    10b6:	9b 01       	movw	r18, r22
    10b8:	ac 01       	movw	r20, r24
    10ba:	c5 01       	movw	r24, r10
    10bc:	b4 01       	movw	r22, r8
    10be:	78 d3       	rcall	.+1776   	; 0x17b0 <__addsf3>
    10c0:	9b 01       	movw	r18, r22
    10c2:	ac 01       	movw	r20, r24
    10c4:	c7 01       	movw	r24, r14
    10c6:	b6 01       	movw	r22, r12
    10c8:	72 d3       	rcall	.+1764   	; 0x17ae <__subsf3>
    10ca:	20 e0       	ldi	r18, 0x00	; 0
    10cc:	30 e0       	ldi	r19, 0x00	; 0
    10ce:	40 e0       	ldi	r20, 0x00	; 0
    10d0:	58 e3       	ldi	r21, 0x38	; 56
    10d2:	66 d5       	rcall	.+2764   	; 0x1ba0 <__mulsf3>
    10d4:	df 91       	pop	r29
    10d6:	cf 91       	pop	r28
    10d8:	ff 90       	pop	r15
    10da:	ef 90       	pop	r14
    10dc:	df 90       	pop	r13
    10de:	cf 90       	pop	r12
    10e0:	bf 90       	pop	r11
    10e2:	af 90       	pop	r10
    10e4:	9f 90       	pop	r9
    10e6:	8f 90       	pop	r8
    10e8:	7f 90       	pop	r7
    10ea:	6f 90       	pop	r6
    10ec:	5f 90       	pop	r5
    10ee:	4f 90       	pop	r4
    10f0:	08 95       	ret

000010f2 <get_altitude>:
    10f2:	4f 92       	push	r4
    10f4:	5f 92       	push	r5
    10f6:	6f 92       	push	r6
    10f8:	7f 92       	push	r7
    10fa:	8f 92       	push	r8
    10fc:	9f 92       	push	r9
    10fe:	af 92       	push	r10
    1100:	bf 92       	push	r11
    1102:	cf 92       	push	r12
    1104:	df 92       	push	r13
    1106:	ef 92       	push	r14
    1108:	ff 92       	push	r15
    110a:	2b 01       	movw	r4, r22
    110c:	3c 01       	movw	r6, r24
    110e:	c0 90 12 20 	lds	r12, 0x2012	; 0x802012 <L>
    1112:	d0 90 13 20 	lds	r13, 0x2013	; 0x802013 <L+0x1>
    1116:	e0 90 14 20 	lds	r14, 0x2014	; 0x802014 <L+0x2>
    111a:	f0 90 15 20 	lds	r15, 0x2015	; 0x802015 <L+0x3>
    111e:	20 91 16 20 	lds	r18, 0x2016	; 0x802016 <R>
    1122:	30 91 17 20 	lds	r19, 0x2017	; 0x802017 <R+0x1>
    1126:	40 91 18 20 	lds	r20, 0x2018	; 0x802018 <R+0x2>
    112a:	50 91 19 20 	lds	r21, 0x2019	; 0x802019 <R+0x3>
    112e:	c7 01       	movw	r24, r14
    1130:	b6 01       	movw	r22, r12
    1132:	36 d5       	rcall	.+2668   	; 0x1ba0 <__mulsf3>
    1134:	20 91 0e 20 	lds	r18, 0x200E	; 0x80200e <g_0>
    1138:	30 91 0f 20 	lds	r19, 0x200F	; 0x80200f <g_0+0x1>
    113c:	40 91 10 20 	lds	r20, 0x2010	; 0x802010 <g_0+0x2>
    1140:	50 91 11 20 	lds	r21, 0x2011	; 0x802011 <g_0+0x3>
    1144:	9d d3       	rcall	.+1850   	; 0x1880 <__divsf3>
    1146:	4b 01       	movw	r8, r22
    1148:	5c 01       	movw	r10, r24
    114a:	a3 01       	movw	r20, r6
    114c:	92 01       	movw	r18, r4
    114e:	60 91 1e 20 	lds	r22, 0x201E	; 0x80201e <ground_p>
    1152:	70 91 1f 20 	lds	r23, 0x201F	; 0x80201f <ground_p+0x1>
    1156:	80 91 20 20 	lds	r24, 0x2020	; 0x802020 <ground_p+0x2>
    115a:	90 91 21 20 	lds	r25, 0x2021	; 0x802021 <ground_p+0x3>
    115e:	90 d3       	rcall	.+1824   	; 0x1880 <__divsf3>
    1160:	a5 01       	movw	r20, r10
    1162:	94 01       	movw	r18, r8
    1164:	80 d5       	rcall	.+2816   	; 0x1c66 <pow>
    1166:	20 e0       	ldi	r18, 0x00	; 0
    1168:	30 e0       	ldi	r19, 0x00	; 0
    116a:	40 e8       	ldi	r20, 0x80	; 128
    116c:	5f e3       	ldi	r21, 0x3F	; 63
    116e:	1f d3       	rcall	.+1598   	; 0x17ae <__subsf3>
    1170:	20 91 1a 20 	lds	r18, 0x201A	; 0x80201a <ground_t>
    1174:	30 91 1b 20 	lds	r19, 0x201B	; 0x80201b <ground_t+0x1>
    1178:	40 91 1c 20 	lds	r20, 0x201C	; 0x80201c <ground_t+0x2>
    117c:	50 91 1d 20 	lds	r21, 0x201D	; 0x80201d <ground_t+0x3>
    1180:	0f d5       	rcall	.+2590   	; 0x1ba0 <__mulsf3>
    1182:	a7 01       	movw	r20, r14
    1184:	96 01       	movw	r18, r12
    1186:	7c d3       	rcall	.+1784   	; 0x1880 <__divsf3>
    1188:	20 91 8c 20 	lds	r18, 0x208C	; 0x80208c <ground_a>
    118c:	30 91 8d 20 	lds	r19, 0x208D	; 0x80208d <ground_a+0x1>
    1190:	40 91 8e 20 	lds	r20, 0x208E	; 0x80208e <ground_a+0x2>
    1194:	50 91 8f 20 	lds	r21, 0x208F	; 0x80208f <ground_a+0x3>
    1198:	0a d3       	rcall	.+1556   	; 0x17ae <__subsf3>
    119a:	ff 90       	pop	r15
    119c:	ef 90       	pop	r14
    119e:	df 90       	pop	r13
    11a0:	cf 90       	pop	r12
    11a2:	bf 90       	pop	r11
    11a4:	af 90       	pop	r10
    11a6:	9f 90       	pop	r9
    11a8:	8f 90       	pop	r8
    11aa:	7f 90       	pop	r7
    11ac:	6f 90       	pop	r6
    11ae:	5f 90       	pop	r5
    11b0:	4f 90       	pop	r4
    11b2:	08 95       	ret

000011b4 <get_velocity>:
    11b4:	2f 92       	push	r2
    11b6:	3f 92       	push	r3
    11b8:	4f 92       	push	r4
    11ba:	5f 92       	push	r5
    11bc:	6f 92       	push	r6
    11be:	7f 92       	push	r7
    11c0:	8f 92       	push	r8
    11c2:	9f 92       	push	r9
    11c4:	af 92       	push	r10
    11c6:	bf 92       	push	r11
    11c8:	cf 92       	push	r12
    11ca:	df 92       	push	r13
    11cc:	ef 92       	push	r14
    11ce:	ff 92       	push	r15
    11d0:	0f 93       	push	r16
    11d2:	1f 93       	push	r17
    11d4:	cf 93       	push	r28
    11d6:	df 93       	push	r29
    11d8:	00 d0       	rcall	.+0      	; 0x11da <get_velocity+0x26>
    11da:	00 d0       	rcall	.+0      	; 0x11dc <get_velocity+0x28>
    11dc:	cd b7       	in	r28, 0x3d	; 61
    11de:	de b7       	in	r29, 0x3e	; 62
    11e0:	6c 01       	movw	r12, r24
    11e2:	80 91 0d 20 	lds	r24, 0x200D	; 0x80200d <data_samples>
    11e6:	88 23       	and	r24, r24
    11e8:	09 f4       	brne	.+2      	; 0x11ec <get_velocity+0x38>
    11ea:	68 c0       	rjmp	.+208    	; 0x12bc <get_velocity+0x108>
    11ec:	00 e0       	ldi	r16, 0x00	; 0
    11ee:	10 e0       	ldi	r17, 0x00	; 0
    11f0:	41 2c       	mov	r4, r1
    11f2:	51 2c       	mov	r5, r1
    11f4:	32 01       	movw	r6, r4
    11f6:	86 2e       	mov	r8, r22
    11f8:	91 2c       	mov	r9, r1
    11fa:	a1 2c       	mov	r10, r1
    11fc:	b1 2c       	mov	r11, r1
    11fe:	89 82       	std	Y+1, r8	; 0x01
    1200:	9a 82       	std	Y+2, r9	; 0x02
    1202:	ab 82       	std	Y+3, r10	; 0x03
    1204:	bc 82       	std	Y+4, r11	; 0x04
    1206:	b8 01       	movw	r22, r16
    1208:	c6 01       	movw	r24, r12
    120a:	27 de       	rcall	.-946    	; 0xe5a <rb16_get_nth>
    120c:	5c 01       	movw	r10, r24
    120e:	18 01       	movw	r2, r16
    1210:	2f ef       	ldi	r18, 0xFF	; 255
    1212:	22 1a       	sub	r2, r18
    1214:	32 0a       	sbc	r3, r18
    1216:	b1 01       	movw	r22, r2
    1218:	c6 01       	movw	r24, r12
    121a:	1f de       	rcall	.-962    	; 0xe5a <rb16_get_nth>
    121c:	7c 01       	movw	r14, r24
    121e:	b8 01       	movw	r22, r16
    1220:	6e 5f       	subi	r22, 0xFE	; 254
    1222:	7f 4f       	sbci	r23, 0xFF	; 255
    1224:	c6 01       	movw	r24, r12
    1226:	19 de       	rcall	.-974    	; 0xe5a <rb16_get_nth>
    1228:	a5 01       	movw	r20, r10
    122a:	bb 0c       	add	r11, r11
    122c:	66 0b       	sbc	r22, r22
    122e:	77 0b       	sbc	r23, r23
    1230:	8a 01       	movw	r16, r20
    1232:	9b 01       	movw	r18, r22
    1234:	00 0f       	add	r16, r16
    1236:	11 1f       	adc	r17, r17
    1238:	22 1f       	adc	r18, r18
    123a:	33 1f       	adc	r19, r19
    123c:	40 0f       	add	r20, r16
    123e:	51 1f       	adc	r21, r17
    1240:	62 1f       	adc	r22, r18
    1242:	73 1f       	adc	r23, r19
    1244:	87 01       	movw	r16, r14
    1246:	ff 0c       	add	r15, r15
    1248:	22 0b       	sbc	r18, r18
    124a:	33 0b       	sbc	r19, r19
    124c:	78 01       	movw	r14, r16
    124e:	89 01       	movw	r16, r18
    1250:	ee 0c       	add	r14, r14
    1252:	ff 1c       	adc	r15, r15
    1254:	00 1f       	adc	r16, r16
    1256:	11 1f       	adc	r17, r17
    1258:	ee 0c       	add	r14, r14
    125a:	ff 1c       	adc	r15, r15
    125c:	00 1f       	adc	r16, r16
    125e:	11 1f       	adc	r17, r17
    1260:	4a 01       	movw	r8, r20
    1262:	5b 01       	movw	r10, r22
    1264:	8e 18       	sub	r8, r14
    1266:	9f 08       	sbc	r9, r15
    1268:	a0 0a       	sbc	r10, r16
    126a:	b1 0a       	sbc	r11, r17
    126c:	ac 01       	movw	r20, r24
    126e:	99 0f       	add	r25, r25
    1270:	66 0b       	sbc	r22, r22
    1272:	77 0b       	sbc	r23, r23
    1274:	d5 01       	movw	r26, r10
    1276:	c4 01       	movw	r24, r8
    1278:	84 0f       	add	r24, r20
    127a:	95 1f       	adc	r25, r21
    127c:	a6 1f       	adc	r26, r22
    127e:	b7 1f       	adc	r27, r23
    1280:	9c 01       	movw	r18, r24
    1282:	ad 01       	movw	r20, r26
    1284:	69 81       	ldd	r22, Y+1	; 0x01
    1286:	7a 81       	ldd	r23, Y+2	; 0x02
    1288:	8b 81       	ldd	r24, Y+3	; 0x03
    128a:	9c 81       	ldd	r25, Y+4	; 0x04
    128c:	0c d6       	rcall	.+3096   	; 0x1ea6 <__mulsi3>
    128e:	93 d3       	rcall	.+1830   	; 0x19b6 <__floatsisf>
    1290:	20 e0       	ldi	r18, 0x00	; 0
    1292:	30 e0       	ldi	r19, 0x00	; 0
    1294:	40 e0       	ldi	r20, 0x00	; 0
    1296:	5f e3       	ldi	r21, 0x3F	; 63
    1298:	83 d4       	rcall	.+2310   	; 0x1ba0 <__mulsf3>
    129a:	9b 01       	movw	r18, r22
    129c:	ac 01       	movw	r20, r24
    129e:	c3 01       	movw	r24, r6
    12a0:	b2 01       	movw	r22, r4
    12a2:	86 d2       	rcall	.+1292   	; 0x17b0 <__addsf3>
    12a4:	2b 01       	movw	r4, r22
    12a6:	3c 01       	movw	r6, r24
    12a8:	80 91 0d 20 	lds	r24, 0x200D	; 0x80200d <data_samples>
    12ac:	81 01       	movw	r16, r2
    12ae:	28 2f       	mov	r18, r24
    12b0:	30 e0       	ldi	r19, 0x00	; 0
    12b2:	22 16       	cp	r2, r18
    12b4:	33 06       	cpc	r3, r19
    12b6:	08 f4       	brcc	.+2      	; 0x12ba <get_velocity+0x106>
    12b8:	a6 cf       	rjmp	.-180    	; 0x1206 <get_velocity+0x52>
    12ba:	03 c0       	rjmp	.+6      	; 0x12c2 <get_velocity+0x10e>
    12bc:	41 2c       	mov	r4, r1
    12be:	51 2c       	mov	r5, r1
    12c0:	32 01       	movw	r6, r4
    12c2:	68 2f       	mov	r22, r24
    12c4:	70 e0       	ldi	r23, 0x00	; 0
    12c6:	80 e0       	ldi	r24, 0x00	; 0
    12c8:	90 e0       	ldi	r25, 0x00	; 0
    12ca:	75 d3       	rcall	.+1770   	; 0x19b6 <__floatsisf>
    12cc:	9b 01       	movw	r18, r22
    12ce:	ac 01       	movw	r20, r24
    12d0:	c3 01       	movw	r24, r6
    12d2:	b2 01       	movw	r22, r4
    12d4:	d5 d2       	rcall	.+1450   	; 0x1880 <__divsf3>
    12d6:	20 e0       	ldi	r18, 0x00	; 0
    12d8:	30 e0       	ldi	r19, 0x00	; 0
    12da:	48 ec       	ldi	r20, 0xC8	; 200
    12dc:	52 e4       	ldi	r21, 0x42	; 66
    12de:	d0 d2       	rcall	.+1440   	; 0x1880 <__divsf3>
    12e0:	26 96       	adiw	r28, 0x06	; 6
    12e2:	cd bf       	out	0x3d, r28	; 61
    12e4:	de bf       	out	0x3e, r29	; 62
    12e6:	df 91       	pop	r29
    12e8:	cf 91       	pop	r28
    12ea:	1f 91       	pop	r17
    12ec:	0f 91       	pop	r16
    12ee:	ff 90       	pop	r15
    12f0:	ef 90       	pop	r14
    12f2:	df 90       	pop	r13
    12f4:	cf 90       	pop	r12
    12f6:	bf 90       	pop	r11
    12f8:	af 90       	pop	r10
    12fa:	9f 90       	pop	r9
    12fc:	8f 90       	pop	r8
    12fe:	7f 90       	pop	r7
    1300:	6f 90       	pop	r6
    1302:	5f 90       	pop	r5
    1304:	4f 90       	pop	r4
    1306:	3f 90       	pop	r3
    1308:	2f 90       	pop	r2
    130a:	08 95       	ret

0000130c <data_check>:
    130c:	2f 92       	push	r2
    130e:	3f 92       	push	r3
    1310:	4f 92       	push	r4
    1312:	5f 92       	push	r5
    1314:	6f 92       	push	r6
    1316:	7f 92       	push	r7
    1318:	8f 92       	push	r8
    131a:	9f 92       	push	r9
    131c:	af 92       	push	r10
    131e:	bf 92       	push	r11
    1320:	cf 92       	push	r12
    1322:	df 92       	push	r13
    1324:	ef 92       	push	r14
    1326:	ff 92       	push	r15
    1328:	0f 93       	push	r16
    132a:	1f 93       	push	r17
    132c:	cf 93       	push	r28
    132e:	df 93       	push	r29
    1330:	cd b7       	in	r28, 0x3d	; 61
    1332:	de b7       	in	r29, 0x3e	; 62
    1334:	28 97       	sbiw	r28, 0x08	; 8
    1336:	cd bf       	out	0x3d, r28	; 61
    1338:	de bf       	out	0x3e, r29	; 62
    133a:	66 23       	and	r22, r22
    133c:	09 f4       	brne	.+2      	; 0x1340 <data_check+0x34>
    133e:	8c c0       	rjmp	.+280    	; 0x1458 <data_check+0x14c>
    1340:	6f 83       	std	Y+7, r22	; 0x07
    1342:	9e 83       	std	Y+6, r25	; 0x06
    1344:	8d 83       	std	Y+5, r24	; 0x05
    1346:	08 2f       	mov	r16, r24
    1348:	19 2f       	mov	r17, r25
    134a:	a8 2e       	mov	r10, r24
    134c:	b9 2e       	mov	r11, r25
    134e:	18 86       	std	Y+8, r1	; 0x08
    1350:	c1 2c       	mov	r12, r1
    1352:	d1 2c       	mov	r13, r1
    1354:	76 01       	movw	r14, r12
    1356:	86 2e       	mov	r8, r22
    1358:	91 2c       	mov	r9, r1
    135a:	c4 01       	movw	r24, r8
    135c:	09 2c       	mov	r0, r9
    135e:	00 0c       	add	r0, r0
    1360:	aa 0b       	sbc	r26, r26
    1362:	bb 0b       	sbc	r27, r27
    1364:	89 83       	std	Y+1, r24	; 0x01
    1366:	9a 83       	std	Y+2, r25	; 0x02
    1368:	ab 83       	std	Y+3, r26	; 0x03
    136a:	bc 83       	std	Y+4, r27	; 0x04
    136c:	d5 01       	movw	r26, r10
    136e:	4d 90       	ld	r4, X+
    1370:	5d 90       	ld	r5, X+
    1372:	6d 90       	ld	r6, X+
    1374:	7d 90       	ld	r7, X+
    1376:	5d 01       	movw	r10, r26
    1378:	14 01       	movw	r2, r8
    137a:	69 81       	ldd	r22, Y+1	; 0x01
    137c:	7a 81       	ldd	r23, Y+2	; 0x02
    137e:	8b 81       	ldd	r24, Y+3	; 0x03
    1380:	9c 81       	ldd	r25, Y+4	; 0x04
    1382:	19 d3       	rcall	.+1586   	; 0x19b6 <__floatsisf>
    1384:	9b 01       	movw	r18, r22
    1386:	ac 01       	movw	r20, r24
    1388:	c3 01       	movw	r24, r6
    138a:	b2 01       	movw	r22, r4
    138c:	79 d2       	rcall	.+1266   	; 0x1880 <__divsf3>
    138e:	9b 01       	movw	r18, r22
    1390:	ac 01       	movw	r20, r24
    1392:	c7 01       	movw	r24, r14
    1394:	b6 01       	movw	r22, r12
    1396:	0c d2       	rcall	.+1048   	; 0x17b0 <__addsf3>
    1398:	6b 01       	movw	r12, r22
    139a:	7c 01       	movw	r14, r24
    139c:	b8 85       	ldd	r27, Y+8	; 0x08
    139e:	bf 5f       	subi	r27, 0xFF	; 255
    13a0:	b8 87       	std	Y+8, r27	; 0x08
    13a2:	ef 81       	ldd	r30, Y+7	; 0x07
    13a4:	eb 13       	cpse	r30, r27
    13a6:	e2 cf       	rjmp	.-60     	; 0x136c <data_check+0x60>
    13a8:	19 82       	std	Y+1, r1	; 0x01
    13aa:	81 2c       	mov	r8, r1
    13ac:	91 2c       	mov	r9, r1
    13ae:	54 01       	movw	r10, r8
    13b0:	d8 01       	movw	r26, r16
    13b2:	6d 91       	ld	r22, X+
    13b4:	7d 91       	ld	r23, X+
    13b6:	8d 91       	ld	r24, X+
    13b8:	9d 91       	ld	r25, X+
    13ba:	8d 01       	movw	r16, r26
    13bc:	a7 01       	movw	r20, r14
    13be:	96 01       	movw	r18, r12
    13c0:	f6 d1       	rcall	.+1004   	; 0x17ae <__subsf3>
    13c2:	9b 01       	movw	r18, r22
    13c4:	ac 01       	movw	r20, r24
    13c6:	ec d3       	rcall	.+2008   	; 0x1ba0 <__mulsf3>
    13c8:	9b 01       	movw	r18, r22
    13ca:	ac 01       	movw	r20, r24
    13cc:	c5 01       	movw	r24, r10
    13ce:	b4 01       	movw	r22, r8
    13d0:	ef d1       	rcall	.+990    	; 0x17b0 <__addsf3>
    13d2:	4b 01       	movw	r8, r22
    13d4:	5c 01       	movw	r10, r24
    13d6:	b9 81       	ldd	r27, Y+1	; 0x01
    13d8:	bf 5f       	subi	r27, 0xFF	; 255
    13da:	b9 83       	std	Y+1, r27	; 0x01
    13dc:	ef 81       	ldd	r30, Y+7	; 0x07
    13de:	eb 13       	cpse	r30, r27
    13e0:	e7 cf       	rjmp	.-50     	; 0x13b0 <data_check+0xa4>
    13e2:	44 c0       	rjmp	.+136    	; 0x146c <data_check+0x160>
    13e4:	d8 01       	movw	r26, r16
    13e6:	8d 90       	ld	r8, X+
    13e8:	9d 90       	ld	r9, X+
    13ea:	ad 90       	ld	r10, X+
    13ec:	bd 90       	ld	r11, X+
    13ee:	8d 01       	movw	r16, r26
    13f0:	a7 01       	movw	r20, r14
    13f2:	96 01       	movw	r18, r12
    13f4:	c5 01       	movw	r24, r10
    13f6:	b4 01       	movw	r22, r8
    13f8:	da d1       	rcall	.+948    	; 0x17ae <__subsf3>
    13fa:	aa d2       	rcall	.+1364   	; 0x1950 <__fixsfsi>
    13fc:	9b 01       	movw	r18, r22
    13fe:	77 23       	and	r23, r23
    1400:	24 f4       	brge	.+8      	; 0x140a <data_check+0xfe>
    1402:	22 27       	eor	r18, r18
    1404:	33 27       	eor	r19, r19
    1406:	26 1b       	sub	r18, r22
    1408:	37 0b       	sbc	r19, r23
    140a:	b9 01       	movw	r22, r18
    140c:	33 0f       	add	r19, r19
    140e:	88 0b       	sbc	r24, r24
    1410:	99 0b       	sbc	r25, r25
    1412:	d1 d2       	rcall	.+1442   	; 0x19b6 <__floatsisf>
    1414:	29 81       	ldd	r18, Y+1	; 0x01
    1416:	3a 81       	ldd	r19, Y+2	; 0x02
    1418:	4b 81       	ldd	r20, Y+3	; 0x03
    141a:	5c 81       	ldd	r21, Y+4	; 0x04
    141c:	2d d2       	rcall	.+1114   	; 0x1878 <__cmpsf2>
    141e:	18 16       	cp	r1, r24
    1420:	44 f0       	brlt	.+16     	; 0x1432 <data_check+0x126>
    1422:	a5 01       	movw	r20, r10
    1424:	94 01       	movw	r18, r8
    1426:	c3 01       	movw	r24, r6
    1428:	b2 01       	movw	r22, r4
    142a:	c2 d1       	rcall	.+900    	; 0x17b0 <__addsf3>
    142c:	2b 01       	movw	r4, r22
    142e:	3c 01       	movw	r6, r24
    1430:	33 94       	inc	r3
    1432:	bd 81       	ldd	r27, Y+5	; 0x05
    1434:	bf 5f       	subi	r27, 0xFF	; 255
    1436:	bd 83       	std	Y+5, r27	; 0x05
    1438:	ef 81       	ldd	r30, Y+7	; 0x07
    143a:	be 17       	cp	r27, r30
    143c:	98 f2       	brcs	.-90     	; 0x13e4 <data_check+0xd8>
    143e:	33 20       	and	r3, r3
    1440:	81 f0       	breq	.+32     	; 0x1462 <data_check+0x156>
    1442:	63 2d       	mov	r22, r3
    1444:	70 e0       	ldi	r23, 0x00	; 0
    1446:	80 e0       	ldi	r24, 0x00	; 0
    1448:	90 e0       	ldi	r25, 0x00	; 0
    144a:	b5 d2       	rcall	.+1386   	; 0x19b6 <__floatsisf>
    144c:	9b 01       	movw	r18, r22
    144e:	ac 01       	movw	r20, r24
    1450:	c3 01       	movw	r24, r6
    1452:	b2 01       	movw	r22, r4
    1454:	15 d2       	rcall	.+1066   	; 0x1880 <__divsf3>
    1456:	23 c0       	rjmp	.+70     	; 0x149e <data_check+0x192>
    1458:	60 e0       	ldi	r22, 0x00	; 0
    145a:	70 e0       	ldi	r23, 0x00	; 0
    145c:	80 e8       	ldi	r24, 0x80	; 128
    145e:	9f eb       	ldi	r25, 0xBF	; 191
    1460:	1e c0       	rjmp	.+60     	; 0x149e <data_check+0x192>
    1462:	60 e0       	ldi	r22, 0x00	; 0
    1464:	70 e0       	ldi	r23, 0x00	; 0
    1466:	80 e8       	ldi	r24, 0x80	; 128
    1468:	9f eb       	ldi	r25, 0xBF	; 191
    146a:	19 c0       	rjmp	.+50     	; 0x149e <data_check+0x192>
    146c:	b1 01       	movw	r22, r2
    146e:	61 50       	subi	r22, 0x01	; 1
    1470:	71 09       	sbc	r23, r1
    1472:	07 2e       	mov	r0, r23
    1474:	00 0c       	add	r0, r0
    1476:	88 0b       	sbc	r24, r24
    1478:	99 0b       	sbc	r25, r25
    147a:	9d d2       	rcall	.+1338   	; 0x19b6 <__floatsisf>
    147c:	9b 01       	movw	r18, r22
    147e:	ac 01       	movw	r20, r24
    1480:	c5 01       	movw	r24, r10
    1482:	b4 01       	movw	r22, r8
    1484:	fd d1       	rcall	.+1018   	; 0x1880 <__divsf3>
    1486:	69 83       	std	Y+1, r22	; 0x01
    1488:	7a 83       	std	Y+2, r23	; 0x02
    148a:	8b 83       	std	Y+3, r24	; 0x03
    148c:	9c 83       	std	Y+4, r25	; 0x04
    148e:	0d 81       	ldd	r16, Y+5	; 0x05
    1490:	1e 81       	ldd	r17, Y+6	; 0x06
    1492:	1d 82       	std	Y+5, r1	; 0x05
    1494:	31 2c       	mov	r3, r1
    1496:	41 2c       	mov	r4, r1
    1498:	51 2c       	mov	r5, r1
    149a:	32 01       	movw	r6, r4
    149c:	a3 cf       	rjmp	.-186    	; 0x13e4 <data_check+0xd8>
    149e:	28 96       	adiw	r28, 0x08	; 8
    14a0:	cd bf       	out	0x3d, r28	; 61
    14a2:	de bf       	out	0x3e, r29	; 62
    14a4:	df 91       	pop	r29
    14a6:	cf 91       	pop	r28
    14a8:	1f 91       	pop	r17
    14aa:	0f 91       	pop	r16
    14ac:	ff 90       	pop	r15
    14ae:	ef 90       	pop	r14
    14b0:	df 90       	pop	r13
    14b2:	cf 90       	pop	r12
    14b4:	bf 90       	pop	r11
    14b6:	af 90       	pop	r10
    14b8:	9f 90       	pop	r9
    14ba:	8f 90       	pop	r8
    14bc:	7f 90       	pop	r7
    14be:	6f 90       	pop	r6
    14c0:	5f 90       	pop	r5
    14c2:	4f 90       	pop	r4
    14c4:	3f 90       	pop	r3
    14c6:	2f 90       	pop	r2
    14c8:	08 95       	ret

000014ca <data_collect>:
    14ca:	4f 92       	push	r4
    14cc:	5f 92       	push	r5
    14ce:	6f 92       	push	r6
    14d0:	7f 92       	push	r7
    14d2:	8f 92       	push	r8
    14d4:	9f 92       	push	r9
    14d6:	af 92       	push	r10
    14d8:	bf 92       	push	r11
    14da:	cf 92       	push	r12
    14dc:	df 92       	push	r13
    14de:	ef 92       	push	r14
    14e0:	ff 92       	push	r15
    14e2:	0f 93       	push	r16
    14e4:	1f 93       	push	r17
    14e6:	cf 93       	push	r28
    14e8:	df 93       	push	r29
    14ea:	cd b7       	in	r28, 0x3d	; 61
    14ec:	de b7       	in	r29, 0x3e	; 62
    14ee:	64 97       	sbiw	r28, 0x14	; 20
    14f0:	cd bf       	out	0x3d, r28	; 61
    14f2:	de bf       	out	0x3e, r29	; 62
    14f4:	4c 01       	movw	r8, r24
    14f6:	5b 01       	movw	r10, r22
    14f8:	6a 01       	movw	r12, r20
    14fa:	fe 01       	movw	r30, r28
    14fc:	31 96       	adiw	r30, 0x01	; 1
    14fe:	84 e1       	ldi	r24, 0x14	; 20
    1500:	df 01       	movw	r26, r30
    1502:	1d 92       	st	X+, r1
    1504:	8a 95       	dec	r24
    1506:	e9 f7       	brne	.-6      	; 0x1502 <data_collect+0x38>
    1508:	8f 01       	movw	r16, r30
    150a:	7e 01       	movw	r14, r28
    150c:	b5 e1       	ldi	r27, 0x15	; 21
    150e:	eb 0e       	add	r14, r27
    1510:	f1 1c       	adc	r15, r1
    1512:	61 dd       	rcall	.-1342   	; 0xfd6 <get_pressure>
    1514:	f8 01       	movw	r30, r16
    1516:	61 93       	st	Z+, r22
    1518:	71 93       	st	Z+, r23
    151a:	81 93       	st	Z+, r24
    151c:	91 93       	st	Z+, r25
    151e:	8f 01       	movw	r16, r30
    1520:	ee 15       	cp	r30, r14
    1522:	ff 05       	cpc	r31, r15
    1524:	b1 f7       	brne	.-20     	; 0x1512 <data_collect+0x48>
    1526:	65 e0       	ldi	r22, 0x05	; 5
    1528:	ce 01       	movw	r24, r28
    152a:	01 96       	adiw	r24, 0x01	; 1
    152c:	ef de       	rcall	.-546    	; 0x130c <data_check>
    152e:	2b 01       	movw	r4, r22
    1530:	3c 01       	movw	r6, r24
    1532:	df dd       	rcall	.-1090   	; 0x10f2 <get_altitude>
    1534:	d4 01       	movw	r26, r8
    1536:	6d 93       	st	X+, r22
    1538:	7d 93       	st	X+, r23
    153a:	8d 93       	st	X+, r24
    153c:	9c 93       	st	X, r25
    153e:	13 97       	sbiw	r26, 0x03	; 3
    1540:	f5 01       	movw	r30, r10
    1542:	40 82       	st	Z, r4
    1544:	51 82       	std	Z+1, r5	; 0x01
    1546:	62 82       	std	Z+2, r6	; 0x02
    1548:	73 82       	std	Z+3, r7	; 0x03
    154a:	83 e3       	ldi	r24, 0x33	; 51
    154c:	93 e1       	ldi	r25, 0x13	; 19
    154e:	a0 e9       	ldi	r26, 0x90	; 144
    1550:	b3 e4       	ldi	r27, 0x43	; 67
    1552:	f6 01       	movw	r30, r12
    1554:	80 83       	st	Z, r24
    1556:	91 83       	std	Z+1, r25	; 0x01
    1558:	a2 83       	std	Z+2, r26	; 0x02
    155a:	b3 83       	std	Z+3, r27	; 0x03
    155c:	64 96       	adiw	r28, 0x14	; 20
    155e:	cd bf       	out	0x3d, r28	; 61
    1560:	de bf       	out	0x3e, r29	; 62
    1562:	df 91       	pop	r29
    1564:	cf 91       	pop	r28
    1566:	1f 91       	pop	r17
    1568:	0f 91       	pop	r16
    156a:	ff 90       	pop	r15
    156c:	ef 90       	pop	r14
    156e:	df 90       	pop	r13
    1570:	cf 90       	pop	r12
    1572:	bf 90       	pop	r11
    1574:	af 90       	pop	r10
    1576:	9f 90       	pop	r9
    1578:	8f 90       	pop	r8
    157a:	7f 90       	pop	r7
    157c:	6f 90       	pop	r6
    157e:	5f 90       	pop	r5
    1580:	4f 90       	pop	r4
    1582:	08 95       	ret

00001584 <clock_init>:
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    1584:	61 e0       	ldi	r22, 0x01	; 1
    1586:	85 e0       	ldi	r24, 0x05	; 5
    1588:	ca dc       	rcall	.-1644   	; 0xf1e <sysclk_enable_module>
	 printf("%u\n", a);
}

void clock_init(void){
	sysclk_enable_peripheral_clock(&TCE0); // starts peripheral clock
	sei();
    158a:	78 94       	sei

	TCE0.CTRLA = 0x07; // divisor set to 1024
    158c:	e0 e0       	ldi	r30, 0x00	; 0
    158e:	fa e0       	ldi	r31, 0x0A	; 10
    1590:	87 e0       	ldi	r24, 0x07	; 7
    1592:	80 83       	st	Z, r24
	TCE0.PER = 31249; // 1 Hz
    1594:	81 e1       	ldi	r24, 0x11	; 17
    1596:	9a e7       	ldi	r25, 0x7A	; 122
    1598:	86 a3       	std	Z+38, r24	; 0x26
    159a:	97 a3       	std	Z+39, r25	; 0x27
	TCE0.INTCTRLA = TC_OVFINTLVL_LO_gc; // CCA int flag Lo level
    159c:	81 e0       	ldi	r24, 0x01	; 1
    159e:	86 83       	std	Z+6, r24	; 0x06
    15a0:	08 95       	ret

000015a2 <system_init>:


// Sensor functions
void system_init(void){
	// Initialization of systems
	sysclk_init(); // initializes the system clock
    15a2:	88 dc       	rcall	.-1776   	; 0xeb4 <sysclk_init>
	delay_ms(2); // delays the rest of the processes to ensure a started clock
    15a4:	6b ea       	ldi	r22, 0xAB	; 171
    15a6:	79 e2       	ldi	r23, 0x29	; 41
    15a8:	80 e0       	ldi	r24, 0x00	; 0
    15aa:	90 e0       	ldi	r25, 0x00	; 0
    15ac:	d4 dc       	rcall	.-1624   	; 0xf56 <__portable_avr_delay_cycles>
	
	// Initialization of pins
	PORTC.DIR = 0xBB; // makes Port C have pins, 7, 5, 4, 3, 1, 0 be output (0b10111011)
    15ae:	e0 e4       	ldi	r30, 0x40	; 64
    15b0:	f6 e0       	ldi	r31, 0x06	; 6
    15b2:	8b eb       	ldi	r24, 0xBB	; 187
    15b4:	80 83       	st	Z, r24
	PORTC.OUT = 0x10; // makes the 4th pin on Port C be set on high (0b00010000)
    15b6:	80 e1       	ldi	r24, 0x10	; 16
    15b8:	84 83       	std	Z+4, r24	; 0x04
	PMIC.CTRL = PMIC_LOLVLEN_bm; // enables lo level interrupts
    15ba:	81 e0       	ldi	r24, 0x01	; 1
    15bc:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	
	// Driver Initialization
	uart_terminal_init();
    15c0:	b3 db       	rcall	.-2202   	; 0xd28 <uart_terminal_init>
	delay_ms(2);
    15c2:	6b ea       	ldi	r22, 0xAB	; 171
    15c4:	79 e2       	ldi	r23, 0x29	; 41
    15c6:	80 e0       	ldi	r24, 0x00	; 0
    15c8:	90 e0       	ldi	r25, 0x00	; 0
    15ca:	c5 dc       	rcall	.-1654   	; 0xf56 <__portable_avr_delay_cycles>
	
//	adc_init();
	delay_ms(2);
    15cc:	6b ea       	ldi	r22, 0xAB	; 171
    15ce:	79 e2       	ldi	r23, 0x29	; 41
    15d0:	80 e0       	ldi	r24, 0x00	; 0
    15d2:	90 e0       	ldi	r25, 0x00	; 0
	
	spi_init();
    15d4:	c0 dc       	rcall	.-1664   	; 0xf56 <__portable_avr_delay_cycles>
	delay_ms(2);
    15d6:	7e db       	rcall	.-2308   	; 0xcd4 <spi_init>
    15d8:	6b ea       	ldi	r22, 0xAB	; 171
    15da:	79 e2       	ldi	r23, 0x29	; 41
    15dc:	80 e0       	ldi	r24, 0x00	; 0
    15de:	90 e0       	ldi	r25, 0x00	; 0
	
	ms5607_init();
    15e0:	ba dc       	rcall	.-1676   	; 0xf56 <__portable_avr_delay_cycles>
    15e2:	c4 dc       	rcall	.-1656   	; 0xf6c <ms5607_init>
	delay_ms(2);
    15e4:	6b ea       	ldi	r22, 0xAB	; 171
    15e6:	79 e2       	ldi	r23, 0x29	; 41
    15e8:	80 e0       	ldi	r24, 0x00	; 0
    15ea:	90 e0       	ldi	r25, 0x00	; 0
	
	clock_init();
    15ec:	b4 dc       	rcall	.-1688   	; 0xf56 <__portable_avr_delay_cycles>
    15ee:	ca df       	rcall	.-108    	; 0x1584 <clock_init>
	
	delay_ms(10);
    15f0:	66 e5       	ldi	r22, 0x56	; 86
    15f2:	70 ed       	ldi	r23, 0xD0	; 208
    15f4:	80 e0       	ldi	r24, 0x00	; 0
    15f6:	90 e0       	ldi	r25, 0x00	; 0
    15f8:	ae dc       	rcall	.-1700   	; 0xf56 <__portable_avr_delay_cycles>
	
	// Initialization of variables
	ground_p = get_pressure();
    15fa:	ed dc       	rcall	.-1574   	; 0xfd6 <get_pressure>
    15fc:	60 93 1e 20 	sts	0x201E, r22	; 0x80201e <ground_p>
    1600:	70 93 1f 20 	sts	0x201F, r23	; 0x80201f <ground_p+0x1>
    1604:	80 93 20 20 	sts	0x2020, r24	; 0x802020 <ground_p+0x2>
    1608:	90 93 21 20 	sts	0x2021, r25	; 0x802021 <ground_p+0x3>
    160c:	e4 dc       	rcall	.-1592   	; 0xfd6 <get_pressure>
	//ground_t = get_temperature();
	ground_a = get_altitude(get_pressure());
    160e:	71 dd       	rcall	.-1310   	; 0x10f2 <get_altitude>
    1610:	60 93 8c 20 	sts	0x208C, r22	; 0x80208c <ground_a>
    1614:	70 93 8d 20 	sts	0x208D, r23	; 0x80208d <ground_a+0x1>
    1618:	80 93 8e 20 	sts	0x208E, r24	; 0x80208e <ground_a+0x2>
    161c:	90 93 8f 20 	sts	0x208F, r25	; 0x80208f <ground_a+0x3>
    1620:	08 95       	ret

00001622 <main>:
    1622:	cf 93       	push	r28
    1624:	df 93       	push	r29
    1626:	cd b7       	in	r28, 0x3d	; 61
char* str;					// Output String


////////////////////////////// Functions ///////////////////////////////
int main (void)
{
    1628:	de b7       	in	r29, 0x3e	; 62
    162a:	6f 97       	sbiw	r28, 0x1f	; 31
    162c:	cd bf       	out	0x3d, r28	; 61
    162e:	de bf       	out	0x3e, r29	; 62
	system_init();
    1630:	b8 df       	rcall	.-144    	; 0x15a2 <system_init>
	
	printf("time, pressure, temperature, altitude, velocity\n");
    1632:	86 e2       	ldi	r24, 0x26	; 38
    1634:	90 e2       	ldi	r25, 0x20	; 32
    1636:	de d4       	rcall	.+2492   	; 0x1ff4 <puts>
	
	int16_t alt_array[] = {0,0,0,0,0};
    1638:	be 01       	movw	r22, r28
    163a:	6f 5f       	subi	r22, 0xFF	; 255
    163c:	7f 4f       	sbci	r23, 0xFF	; 255
    163e:	8a e0       	ldi	r24, 0x0A	; 10
    1640:	fb 01       	movw	r30, r22
    1642:	11 92       	st	Z+, r1
    1644:	8a 95       	dec	r24
    1646:	e9 f7       	brne	.-6      	; 0x1642 <main+0x20>
	RingBuffer16_t altitudes;	// in centimeters
	rb16_init(&altitudes, alt_array, (uint16_t) 5);
    1648:	45 e0       	ldi	r20, 0x05	; 5
    164a:	50 e0       	ldi	r21, 0x00	; 0
    164c:	ce 01       	movw	r24, r28
    164e:	0b 96       	adiw	r24, 0x0b	; 11
    1650:	fa db       	rcall	.-2060   	; 0xe46 <rb16_init>
	
	uint8_t mem_array[] = {0,0,0,0,0};
    1652:	be 01       	movw	r22, r28
    1654:	6d 5e       	subi	r22, 0xED	; 237
    1656:	7f 4f       	sbci	r23, 0xFF	; 255
    1658:	85 e0       	ldi	r24, 0x05	; 5
    165a:	fb 01       	movw	r30, r22
    165c:	11 92       	st	Z+, r1
    165e:	8a 95       	dec	r24
    1660:	e9 f7       	brne	.-6      	; 0x165c <main+0x3a>
	RingBufferu8_t gcs_comms;
	rbu8_init(&gcs_comms, mem_array, (uint16_t) 5);
    1662:	45 e0       	ldi	r20, 0x05	; 5
    1664:	50 e0       	ldi	r21, 0x00	; 0
    1666:	ce 01       	movw	r24, r28
    1668:	48 96       	adiw	r24, 0x18	; 24
    166a:	a4 db       	rcall	.-2232   	; 0xdb4 <rbu8_init>
		velocity = get_velocity(&altitudes, 8);
		
		packets++;
		// Prints information
		//printf("5343,%i,%i,%i,%li,%i,%i,%li,%li,%li,%i,%i,%i,%i,%i,%i,%i",time,packets,(int16_t)alt*10,(int32_t) press,(int16_t) temp*10,volt,gps_t,gps_lat,gps_long,gps_alt,gps_sats,pitch,roll,rpm,state,angle)
		printf("%i,%i,%li,%u,%i,%i\n",time,packets,(int32_t) (press), (uint16_t) (temp * 100), (int16_t) (alt*100), (int16_t) (velocity*100)); // Data Logging Test
    166c:	0f 2e       	mov	r0, r31
    166e:	f6 e5       	ldi	r31, 0x56	; 86
    1670:	ef 2e       	mov	r14, r31
    1672:	f0 e2       	ldi	r31, 0x20	; 32
    1674:	ff 2e       	mov	r15, r31
    1676:	f0 2d       	mov	r31, r0
	RingBufferu8_t gcs_comms;
	rbu8_init(&gcs_comms, mem_array, (uint16_t) 5);
	
	while(1){
		//Gives each flight state their unique tasks
		switch(state){
    1678:	80 91 90 20 	lds	r24, 0x2090	; 0x802090 <state>
    167c:	84 30       	cpi	r24, 0x04	; 4
    167e:	10 f0       	brcs	.+4      	; 0x1684 <main+0x62>
			case 2:
				break;
			case 3:
				break;
			default:
				state = 0;
    1680:	10 92 90 20 	sts	0x2090, r1	; 0x802090 <state>
		// Check Sensors
		press = get_pressure();
		temp = 288.15; //get_temperature();
		alt = get_altitude(press);
		*/
		data_collect(&alt,&press,&temp);
    1684:	44 e7       	ldi	r20, 0x74	; 116
    1686:	50 e2       	ldi	r21, 0x20	; 32
    1688:	68 e7       	ldi	r22, 0x78	; 120
    168a:	70 e2       	ldi	r23, 0x20	; 32
    168c:	80 e7       	ldi	r24, 0x70	; 112
    168e:	90 e2       	ldi	r25, 0x20	; 32
    1690:	1c df       	rcall	.-456    	; 0x14ca <data_collect>
		// Calculates velocity
		a = (int16_t) (alt*100);
    1692:	20 e0       	ldi	r18, 0x00	; 0
    1694:	30 e0       	ldi	r19, 0x00	; 0
    1696:	48 ec       	ldi	r20, 0xC8	; 200
    1698:	52 e4       	ldi	r21, 0x42	; 66
    169a:	60 91 70 20 	lds	r22, 0x2070	; 0x802070 <alt>
    169e:	70 91 71 20 	lds	r23, 0x2071	; 0x802071 <alt+0x1>
    16a2:	80 91 72 20 	lds	r24, 0x2072	; 0x802072 <alt+0x2>
    16a6:	90 91 73 20 	lds	r25, 0x2073	; 0x802073 <alt+0x3>
    16aa:	7a d2       	rcall	.+1268   	; 0x1ba0 <__mulsf3>
    16ac:	51 d1       	rcall	.+674    	; 0x1950 <__fixsfsi>
    16ae:	60 93 6e 20 	sts	0x206E, r22	; 0x80206e <a>
    16b2:	70 93 6f 20 	sts	0x206F, r23	; 0x80206f <a+0x1>
		rb16_write(&altitudes, &a, 1); // Writes altitude in buffer
    16b6:	41 e0       	ldi	r20, 0x01	; 1
    16b8:	50 e0       	ldi	r21, 0x00	; 0
    16ba:	6e e6       	ldi	r22, 0x6E	; 110
    16bc:	70 e2       	ldi	r23, 0x20	; 32
    16be:	ce 01       	movw	r24, r28
    16c0:	0b 96       	adiw	r24, 0x0b	; 11
    16c2:	82 db       	rcall	.-2300   	; 0xdc8 <rb16_write>
		velocity = get_velocity(&altitudes, 8);
    16c4:	68 e0       	ldi	r22, 0x08	; 8
    16c6:	ce 01       	movw	r24, r28
    16c8:	0b 96       	adiw	r24, 0x0b	; 11
    16ca:	74 dd       	rcall	.-1304   	; 0x11b4 <get_velocity>
    16cc:	60 93 6a 20 	sts	0x206A, r22	; 0x80206a <__data_end>
    16d0:	70 93 6b 20 	sts	0x206B, r23	; 0x80206b <__data_end+0x1>
    16d4:	80 93 6c 20 	sts	0x206C, r24	; 0x80206c <__data_end+0x2>
    16d8:	90 93 6d 20 	sts	0x206D, r25	; 0x80206d <__data_end+0x3>
    16dc:	00 91 7c 20 	lds	r16, 0x207C	; 0x80207c <packets>
		
		packets++;
    16e0:	10 91 7d 20 	lds	r17, 0x207D	; 0x80207d <packets+0x1>
    16e4:	0f 5f       	subi	r16, 0xFF	; 255
    16e6:	1f 4f       	sbci	r17, 0xFF	; 255
    16e8:	00 93 7c 20 	sts	0x207C, r16	; 0x80207c <packets>
    16ec:	10 93 7d 20 	sts	0x207D, r17	; 0x80207d <packets+0x1>
		// Prints information
		//printf("5343,%i,%i,%i,%li,%i,%i,%li,%li,%li,%i,%i,%i,%i,%i,%i,%i",time,packets,(int16_t)alt*10,(int32_t) press,(int16_t) temp*10,volt,gps_t,gps_lat,gps_long,gps_alt,gps_sats,pitch,roll,rpm,state,angle)
		printf("%i,%i,%li,%u,%i,%i\n",time,packets,(int32_t) (press), (uint16_t) (temp * 100), (int16_t) (alt*100), (int16_t) (velocity*100)); // Data Logging Test
    16f0:	20 e0       	ldi	r18, 0x00	; 0
    16f2:	30 e0       	ldi	r19, 0x00	; 0
    16f4:	48 ec       	ldi	r20, 0xC8	; 200
    16f6:	52 e4       	ldi	r21, 0x42	; 66
    16f8:	53 d2       	rcall	.+1190   	; 0x1ba0 <__mulsf3>
    16fa:	2a d1       	rcall	.+596    	; 0x1950 <__fixsfsi>
    16fc:	7f 93       	push	r23
    16fe:	6f 93       	push	r22
    1700:	20 e0       	ldi	r18, 0x00	; 0
    1702:	30 e0       	ldi	r19, 0x00	; 0
    1704:	48 ec       	ldi	r20, 0xC8	; 200
    1706:	52 e4       	ldi	r21, 0x42	; 66
    1708:	60 91 70 20 	lds	r22, 0x2070	; 0x802070 <alt>
    170c:	70 91 71 20 	lds	r23, 0x2071	; 0x802071 <alt+0x1>
    1710:	80 91 72 20 	lds	r24, 0x2072	; 0x802072 <alt+0x2>
    1714:	90 91 73 20 	lds	r25, 0x2073	; 0x802073 <alt+0x3>
    1718:	43 d2       	rcall	.+1158   	; 0x1ba0 <__mulsf3>
    171a:	1a d1       	rcall	.+564    	; 0x1950 <__fixsfsi>
    171c:	7f 93       	push	r23
    171e:	6f 93       	push	r22
    1720:	20 e0       	ldi	r18, 0x00	; 0
    1722:	30 e0       	ldi	r19, 0x00	; 0
    1724:	48 ec       	ldi	r20, 0xC8	; 200
    1726:	52 e4       	ldi	r21, 0x42	; 66
    1728:	60 91 74 20 	lds	r22, 0x2074	; 0x802074 <temp>
    172c:	70 91 75 20 	lds	r23, 0x2075	; 0x802075 <temp+0x1>
    1730:	80 91 76 20 	lds	r24, 0x2076	; 0x802076 <temp+0x2>
    1734:	90 91 77 20 	lds	r25, 0x2077	; 0x802077 <temp+0x3>
    1738:	33 d2       	rcall	.+1126   	; 0x1ba0 <__mulsf3>
    173a:	0f d1       	rcall	.+542    	; 0x195a <__fixunssfsi>
    173c:	7f 93       	push	r23
    173e:	6f 93       	push	r22
    1740:	60 91 78 20 	lds	r22, 0x2078	; 0x802078 <press>
    1744:	70 91 79 20 	lds	r23, 0x2079	; 0x802079 <press+0x1>
    1748:	80 91 7a 20 	lds	r24, 0x207A	; 0x80207a <press+0x2>
    174c:	90 91 7b 20 	lds	r25, 0x207B	; 0x80207b <press+0x3>
    1750:	ff d0       	rcall	.+510    	; 0x1950 <__fixsfsi>
    1752:	9f 93       	push	r25
    1754:	8f 93       	push	r24
    1756:	7f 93       	push	r23
    1758:	6f 93       	push	r22
    175a:	1f 93       	push	r17
    175c:	0f 93       	push	r16
    175e:	80 91 7f 20 	lds	r24, 0x207F	; 0x80207f <time+0x1>
    1762:	8f 93       	push	r24
    1764:	80 91 7e 20 	lds	r24, 0x207E	; 0x80207e <time>
    1768:	8f 93       	push	r24
    176a:	ff 92       	push	r15
    176c:	ef 92       	push	r14
    176e:	2f d4       	rcall	.+2142   	; 0x1fce <printf>
    1770:	cd bf       	out	0x3d, r28	; 61
		//printf("P (Pa): %5li, T (K/100): %5u, A (m): %5i, V (m/s): %5i\n", (int32_t) (press), (uint16_t) (temp * 100), (int16_t) (alt*100), (int16_t) (velocity*100));
		//printf("Time: %i, Packet: %i\n", time, packets);
		//record(&str);
		//delay_ms(240);
	}
    1772:	de bf       	out	0x3e, r29	; 62
    1774:	81 cf       	rjmp	.-254    	; 0x1678 <main+0x56>

00001776 <__vector_47>:
    1776:	1f 92       	push	r1
	TCE0.CTRLA = 0x07; // divisor set to 1024
	TCE0.PER = 31249; // 1 Hz
	TCE0.INTCTRLA = TC_OVFINTLVL_LO_gc; // CCA int flag Lo level
}

ISR(TCE0_OVF_vect){
    1778:	0f 92       	push	r0
    177a:	0f b6       	in	r0, 0x3f	; 63
    177c:	0f 92       	push	r0
    177e:	11 24       	eor	r1, r1
    1780:	08 b6       	in	r0, 0x38	; 56
    1782:	0f 92       	push	r0
    1784:	18 be       	out	0x38, r1	; 56
    1786:	8f 93       	push	r24
    1788:	9f 93       	push	r25
	time++;
    178a:	80 91 7e 20 	lds	r24, 0x207E	; 0x80207e <time>
    178e:	90 91 7f 20 	lds	r25, 0x207F	; 0x80207f <time+0x1>
    1792:	01 96       	adiw	r24, 0x01	; 1
    1794:	80 93 7e 20 	sts	0x207E, r24	; 0x80207e <time>
    1798:	90 93 7f 20 	sts	0x207F, r25	; 0x80207f <time+0x1>
    179c:	9f 91       	pop	r25
    179e:	8f 91       	pop	r24
    17a0:	0f 90       	pop	r0
    17a2:	08 be       	out	0x38, r0	; 56
    17a4:	0f 90       	pop	r0
    17a6:	0f be       	out	0x3f, r0	; 63
    17a8:	0f 90       	pop	r0
    17aa:	1f 90       	pop	r1
    17ac:	18 95       	reti

000017ae <__subsf3>:
    17ae:	50 58       	subi	r21, 0x80	; 128

000017b0 <__addsf3>:
    17b0:	bb 27       	eor	r27, r27
    17b2:	aa 27       	eor	r26, r26
    17b4:	0e d0       	rcall	.+28     	; 0x17d2 <__addsf3x>
    17b6:	75 c1       	rjmp	.+746    	; 0x1aa2 <__fp_round>
    17b8:	66 d1       	rcall	.+716    	; 0x1a86 <__fp_pscA>
    17ba:	30 f0       	brcs	.+12     	; 0x17c8 <__addsf3+0x18>
    17bc:	6b d1       	rcall	.+726    	; 0x1a94 <__fp_pscB>
    17be:	20 f0       	brcs	.+8      	; 0x17c8 <__addsf3+0x18>
    17c0:	31 f4       	brne	.+12     	; 0x17ce <__addsf3+0x1e>
    17c2:	9f 3f       	cpi	r25, 0xFF	; 255
    17c4:	11 f4       	brne	.+4      	; 0x17ca <__addsf3+0x1a>
    17c6:	1e f4       	brtc	.+6      	; 0x17ce <__addsf3+0x1e>
    17c8:	5b c1       	rjmp	.+694    	; 0x1a80 <__fp_nan>
    17ca:	0e f4       	brtc	.+2      	; 0x17ce <__addsf3+0x1e>
    17cc:	e0 95       	com	r30
    17ce:	e7 fb       	bst	r30, 7
    17d0:	51 c1       	rjmp	.+674    	; 0x1a74 <__fp_inf>

000017d2 <__addsf3x>:
    17d2:	e9 2f       	mov	r30, r25
    17d4:	77 d1       	rcall	.+750    	; 0x1ac4 <__fp_split3>
    17d6:	80 f3       	brcs	.-32     	; 0x17b8 <__addsf3+0x8>
    17d8:	ba 17       	cp	r27, r26
    17da:	62 07       	cpc	r22, r18
    17dc:	73 07       	cpc	r23, r19
    17de:	84 07       	cpc	r24, r20
    17e0:	95 07       	cpc	r25, r21
    17e2:	18 f0       	brcs	.+6      	; 0x17ea <__addsf3x+0x18>
    17e4:	71 f4       	brne	.+28     	; 0x1802 <__addsf3x+0x30>
    17e6:	9e f5       	brtc	.+102    	; 0x184e <__addsf3x+0x7c>
    17e8:	8f c1       	rjmp	.+798    	; 0x1b08 <__fp_zero>
    17ea:	0e f4       	brtc	.+2      	; 0x17ee <__addsf3x+0x1c>
    17ec:	e0 95       	com	r30
    17ee:	0b 2e       	mov	r0, r27
    17f0:	ba 2f       	mov	r27, r26
    17f2:	a0 2d       	mov	r26, r0
    17f4:	0b 01       	movw	r0, r22
    17f6:	b9 01       	movw	r22, r18
    17f8:	90 01       	movw	r18, r0
    17fa:	0c 01       	movw	r0, r24
    17fc:	ca 01       	movw	r24, r20
    17fe:	a0 01       	movw	r20, r0
    1800:	11 24       	eor	r1, r1
    1802:	ff 27       	eor	r31, r31
    1804:	59 1b       	sub	r21, r25
    1806:	99 f0       	breq	.+38     	; 0x182e <__addsf3x+0x5c>
    1808:	59 3f       	cpi	r21, 0xF9	; 249
    180a:	50 f4       	brcc	.+20     	; 0x1820 <__addsf3x+0x4e>
    180c:	50 3e       	cpi	r21, 0xE0	; 224
    180e:	68 f1       	brcs	.+90     	; 0x186a <__addsf3x+0x98>
    1810:	1a 16       	cp	r1, r26
    1812:	f0 40       	sbci	r31, 0x00	; 0
    1814:	a2 2f       	mov	r26, r18
    1816:	23 2f       	mov	r18, r19
    1818:	34 2f       	mov	r19, r20
    181a:	44 27       	eor	r20, r20
    181c:	58 5f       	subi	r21, 0xF8	; 248
    181e:	f3 cf       	rjmp	.-26     	; 0x1806 <__addsf3x+0x34>
    1820:	46 95       	lsr	r20
    1822:	37 95       	ror	r19
    1824:	27 95       	ror	r18
    1826:	a7 95       	ror	r26
    1828:	f0 40       	sbci	r31, 0x00	; 0
    182a:	53 95       	inc	r21
    182c:	c9 f7       	brne	.-14     	; 0x1820 <__addsf3x+0x4e>
    182e:	7e f4       	brtc	.+30     	; 0x184e <__addsf3x+0x7c>
    1830:	1f 16       	cp	r1, r31
    1832:	ba 0b       	sbc	r27, r26
    1834:	62 0b       	sbc	r22, r18
    1836:	73 0b       	sbc	r23, r19
    1838:	84 0b       	sbc	r24, r20
    183a:	ba f0       	brmi	.+46     	; 0x186a <__addsf3x+0x98>
    183c:	91 50       	subi	r25, 0x01	; 1
    183e:	a1 f0       	breq	.+40     	; 0x1868 <__addsf3x+0x96>
    1840:	ff 0f       	add	r31, r31
    1842:	bb 1f       	adc	r27, r27
    1844:	66 1f       	adc	r22, r22
    1846:	77 1f       	adc	r23, r23
    1848:	88 1f       	adc	r24, r24
    184a:	c2 f7       	brpl	.-16     	; 0x183c <__addsf3x+0x6a>
    184c:	0e c0       	rjmp	.+28     	; 0x186a <__addsf3x+0x98>
    184e:	ba 0f       	add	r27, r26
    1850:	62 1f       	adc	r22, r18
    1852:	73 1f       	adc	r23, r19
    1854:	84 1f       	adc	r24, r20
    1856:	48 f4       	brcc	.+18     	; 0x186a <__addsf3x+0x98>
    1858:	87 95       	ror	r24
    185a:	77 95       	ror	r23
    185c:	67 95       	ror	r22
    185e:	b7 95       	ror	r27
    1860:	f7 95       	ror	r31
    1862:	9e 3f       	cpi	r25, 0xFE	; 254
    1864:	08 f0       	brcs	.+2      	; 0x1868 <__addsf3x+0x96>
    1866:	b3 cf       	rjmp	.-154    	; 0x17ce <__addsf3+0x1e>
    1868:	93 95       	inc	r25
    186a:	88 0f       	add	r24, r24
    186c:	08 f0       	brcs	.+2      	; 0x1870 <__addsf3x+0x9e>
    186e:	99 27       	eor	r25, r25
    1870:	ee 0f       	add	r30, r30
    1872:	97 95       	ror	r25
    1874:	87 95       	ror	r24
    1876:	08 95       	ret

00001878 <__cmpsf2>:
    1878:	d9 d0       	rcall	.+434    	; 0x1a2c <__fp_cmp>
    187a:	08 f4       	brcc	.+2      	; 0x187e <__cmpsf2+0x6>
    187c:	81 e0       	ldi	r24, 0x01	; 1
    187e:	08 95       	ret

00001880 <__divsf3>:
    1880:	0c d0       	rcall	.+24     	; 0x189a <__divsf3x>
    1882:	0f c1       	rjmp	.+542    	; 0x1aa2 <__fp_round>
    1884:	07 d1       	rcall	.+526    	; 0x1a94 <__fp_pscB>
    1886:	40 f0       	brcs	.+16     	; 0x1898 <__divsf3+0x18>
    1888:	fe d0       	rcall	.+508    	; 0x1a86 <__fp_pscA>
    188a:	30 f0       	brcs	.+12     	; 0x1898 <__divsf3+0x18>
    188c:	21 f4       	brne	.+8      	; 0x1896 <__divsf3+0x16>
    188e:	5f 3f       	cpi	r21, 0xFF	; 255
    1890:	19 f0       	breq	.+6      	; 0x1898 <__divsf3+0x18>
    1892:	f0 c0       	rjmp	.+480    	; 0x1a74 <__fp_inf>
    1894:	51 11       	cpse	r21, r1
    1896:	39 c1       	rjmp	.+626    	; 0x1b0a <__fp_szero>
    1898:	f3 c0       	rjmp	.+486    	; 0x1a80 <__fp_nan>

0000189a <__divsf3x>:
    189a:	14 d1       	rcall	.+552    	; 0x1ac4 <__fp_split3>
    189c:	98 f3       	brcs	.-26     	; 0x1884 <__divsf3+0x4>

0000189e <__divsf3_pse>:
    189e:	99 23       	and	r25, r25
    18a0:	c9 f3       	breq	.-14     	; 0x1894 <__divsf3+0x14>
    18a2:	55 23       	and	r21, r21
    18a4:	b1 f3       	breq	.-20     	; 0x1892 <__divsf3+0x12>
    18a6:	95 1b       	sub	r25, r21
    18a8:	55 0b       	sbc	r21, r21
    18aa:	bb 27       	eor	r27, r27
    18ac:	aa 27       	eor	r26, r26
    18ae:	62 17       	cp	r22, r18
    18b0:	73 07       	cpc	r23, r19
    18b2:	84 07       	cpc	r24, r20
    18b4:	38 f0       	brcs	.+14     	; 0x18c4 <__divsf3_pse+0x26>
    18b6:	9f 5f       	subi	r25, 0xFF	; 255
    18b8:	5f 4f       	sbci	r21, 0xFF	; 255
    18ba:	22 0f       	add	r18, r18
    18bc:	33 1f       	adc	r19, r19
    18be:	44 1f       	adc	r20, r20
    18c0:	aa 1f       	adc	r26, r26
    18c2:	a9 f3       	breq	.-22     	; 0x18ae <__divsf3_pse+0x10>
    18c4:	33 d0       	rcall	.+102    	; 0x192c <__divsf3_pse+0x8e>
    18c6:	0e 2e       	mov	r0, r30
    18c8:	3a f0       	brmi	.+14     	; 0x18d8 <__divsf3_pse+0x3a>
    18ca:	e0 e8       	ldi	r30, 0x80	; 128
    18cc:	30 d0       	rcall	.+96     	; 0x192e <__divsf3_pse+0x90>
    18ce:	91 50       	subi	r25, 0x01	; 1
    18d0:	50 40       	sbci	r21, 0x00	; 0
    18d2:	e6 95       	lsr	r30
    18d4:	00 1c       	adc	r0, r0
    18d6:	ca f7       	brpl	.-14     	; 0x18ca <__divsf3_pse+0x2c>
    18d8:	29 d0       	rcall	.+82     	; 0x192c <__divsf3_pse+0x8e>
    18da:	fe 2f       	mov	r31, r30
    18dc:	27 d0       	rcall	.+78     	; 0x192c <__divsf3_pse+0x8e>
    18de:	66 0f       	add	r22, r22
    18e0:	77 1f       	adc	r23, r23
    18e2:	88 1f       	adc	r24, r24
    18e4:	bb 1f       	adc	r27, r27
    18e6:	26 17       	cp	r18, r22
    18e8:	37 07       	cpc	r19, r23
    18ea:	48 07       	cpc	r20, r24
    18ec:	ab 07       	cpc	r26, r27
    18ee:	b0 e8       	ldi	r27, 0x80	; 128
    18f0:	09 f0       	breq	.+2      	; 0x18f4 <__divsf3_pse+0x56>
    18f2:	bb 0b       	sbc	r27, r27
    18f4:	80 2d       	mov	r24, r0
    18f6:	bf 01       	movw	r22, r30
    18f8:	ff 27       	eor	r31, r31
    18fa:	93 58       	subi	r25, 0x83	; 131
    18fc:	5f 4f       	sbci	r21, 0xFF	; 255
    18fe:	2a f0       	brmi	.+10     	; 0x190a <__divsf3_pse+0x6c>
    1900:	9e 3f       	cpi	r25, 0xFE	; 254
    1902:	51 05       	cpc	r21, r1
    1904:	68 f0       	brcs	.+26     	; 0x1920 <__divsf3_pse+0x82>
    1906:	b6 c0       	rjmp	.+364    	; 0x1a74 <__fp_inf>
    1908:	00 c1       	rjmp	.+512    	; 0x1b0a <__fp_szero>
    190a:	5f 3f       	cpi	r21, 0xFF	; 255
    190c:	ec f3       	brlt	.-6      	; 0x1908 <__divsf3_pse+0x6a>
    190e:	98 3e       	cpi	r25, 0xE8	; 232
    1910:	dc f3       	brlt	.-10     	; 0x1908 <__divsf3_pse+0x6a>
    1912:	86 95       	lsr	r24
    1914:	77 95       	ror	r23
    1916:	67 95       	ror	r22
    1918:	b7 95       	ror	r27
    191a:	f7 95       	ror	r31
    191c:	9f 5f       	subi	r25, 0xFF	; 255
    191e:	c9 f7       	brne	.-14     	; 0x1912 <__divsf3_pse+0x74>
    1920:	88 0f       	add	r24, r24
    1922:	91 1d       	adc	r25, r1
    1924:	96 95       	lsr	r25
    1926:	87 95       	ror	r24
    1928:	97 f9       	bld	r25, 7
    192a:	08 95       	ret
    192c:	e1 e0       	ldi	r30, 0x01	; 1
    192e:	66 0f       	add	r22, r22
    1930:	77 1f       	adc	r23, r23
    1932:	88 1f       	adc	r24, r24
    1934:	bb 1f       	adc	r27, r27
    1936:	62 17       	cp	r22, r18
    1938:	73 07       	cpc	r23, r19
    193a:	84 07       	cpc	r24, r20
    193c:	ba 07       	cpc	r27, r26
    193e:	20 f0       	brcs	.+8      	; 0x1948 <__divsf3_pse+0xaa>
    1940:	62 1b       	sub	r22, r18
    1942:	73 0b       	sbc	r23, r19
    1944:	84 0b       	sbc	r24, r20
    1946:	ba 0b       	sbc	r27, r26
    1948:	ee 1f       	adc	r30, r30
    194a:	88 f7       	brcc	.-30     	; 0x192e <__divsf3_pse+0x90>
    194c:	e0 95       	com	r30
    194e:	08 95       	ret

00001950 <__fixsfsi>:
    1950:	04 d0       	rcall	.+8      	; 0x195a <__fixunssfsi>
    1952:	68 94       	set
    1954:	b1 11       	cpse	r27, r1
    1956:	d9 c0       	rjmp	.+434    	; 0x1b0a <__fp_szero>
    1958:	08 95       	ret

0000195a <__fixunssfsi>:
    195a:	bc d0       	rcall	.+376    	; 0x1ad4 <__fp_splitA>
    195c:	88 f0       	brcs	.+34     	; 0x1980 <__fixunssfsi+0x26>
    195e:	9f 57       	subi	r25, 0x7F	; 127
    1960:	90 f0       	brcs	.+36     	; 0x1986 <__fixunssfsi+0x2c>
    1962:	b9 2f       	mov	r27, r25
    1964:	99 27       	eor	r25, r25
    1966:	b7 51       	subi	r27, 0x17	; 23
    1968:	a0 f0       	brcs	.+40     	; 0x1992 <__fixunssfsi+0x38>
    196a:	d1 f0       	breq	.+52     	; 0x19a0 <__fixunssfsi+0x46>
    196c:	66 0f       	add	r22, r22
    196e:	77 1f       	adc	r23, r23
    1970:	88 1f       	adc	r24, r24
    1972:	99 1f       	adc	r25, r25
    1974:	1a f0       	brmi	.+6      	; 0x197c <__fixunssfsi+0x22>
    1976:	ba 95       	dec	r27
    1978:	c9 f7       	brne	.-14     	; 0x196c <__fixunssfsi+0x12>
    197a:	12 c0       	rjmp	.+36     	; 0x19a0 <__fixunssfsi+0x46>
    197c:	b1 30       	cpi	r27, 0x01	; 1
    197e:	81 f0       	breq	.+32     	; 0x19a0 <__fixunssfsi+0x46>
    1980:	c3 d0       	rcall	.+390    	; 0x1b08 <__fp_zero>
    1982:	b1 e0       	ldi	r27, 0x01	; 1
    1984:	08 95       	ret
    1986:	c0 c0       	rjmp	.+384    	; 0x1b08 <__fp_zero>
    1988:	67 2f       	mov	r22, r23
    198a:	78 2f       	mov	r23, r24
    198c:	88 27       	eor	r24, r24
    198e:	b8 5f       	subi	r27, 0xF8	; 248
    1990:	39 f0       	breq	.+14     	; 0x19a0 <__fixunssfsi+0x46>
    1992:	b9 3f       	cpi	r27, 0xF9	; 249
    1994:	cc f3       	brlt	.-14     	; 0x1988 <__fixunssfsi+0x2e>
    1996:	86 95       	lsr	r24
    1998:	77 95       	ror	r23
    199a:	67 95       	ror	r22
    199c:	b3 95       	inc	r27
    199e:	d9 f7       	brne	.-10     	; 0x1996 <__fixunssfsi+0x3c>
    19a0:	3e f4       	brtc	.+14     	; 0x19b0 <__fixunssfsi+0x56>
    19a2:	90 95       	com	r25
    19a4:	80 95       	com	r24
    19a6:	70 95       	com	r23
    19a8:	61 95       	neg	r22
    19aa:	7f 4f       	sbci	r23, 0xFF	; 255
    19ac:	8f 4f       	sbci	r24, 0xFF	; 255
    19ae:	9f 4f       	sbci	r25, 0xFF	; 255
    19b0:	08 95       	ret

000019b2 <__floatunsisf>:
    19b2:	e8 94       	clt
    19b4:	09 c0       	rjmp	.+18     	; 0x19c8 <__floatsisf+0x12>

000019b6 <__floatsisf>:
    19b6:	97 fb       	bst	r25, 7
    19b8:	3e f4       	brtc	.+14     	; 0x19c8 <__floatsisf+0x12>
    19ba:	90 95       	com	r25
    19bc:	80 95       	com	r24
    19be:	70 95       	com	r23
    19c0:	61 95       	neg	r22
    19c2:	7f 4f       	sbci	r23, 0xFF	; 255
    19c4:	8f 4f       	sbci	r24, 0xFF	; 255
    19c6:	9f 4f       	sbci	r25, 0xFF	; 255
    19c8:	99 23       	and	r25, r25
    19ca:	a9 f0       	breq	.+42     	; 0x19f6 <__floatsisf+0x40>
    19cc:	f9 2f       	mov	r31, r25
    19ce:	96 e9       	ldi	r25, 0x96	; 150
    19d0:	bb 27       	eor	r27, r27
    19d2:	93 95       	inc	r25
    19d4:	f6 95       	lsr	r31
    19d6:	87 95       	ror	r24
    19d8:	77 95       	ror	r23
    19da:	67 95       	ror	r22
    19dc:	b7 95       	ror	r27
    19de:	f1 11       	cpse	r31, r1
    19e0:	f8 cf       	rjmp	.-16     	; 0x19d2 <__floatsisf+0x1c>
    19e2:	fa f4       	brpl	.+62     	; 0x1a22 <__floatsisf+0x6c>
    19e4:	bb 0f       	add	r27, r27
    19e6:	11 f4       	brne	.+4      	; 0x19ec <__floatsisf+0x36>
    19e8:	60 ff       	sbrs	r22, 0
    19ea:	1b c0       	rjmp	.+54     	; 0x1a22 <__floatsisf+0x6c>
    19ec:	6f 5f       	subi	r22, 0xFF	; 255
    19ee:	7f 4f       	sbci	r23, 0xFF	; 255
    19f0:	8f 4f       	sbci	r24, 0xFF	; 255
    19f2:	9f 4f       	sbci	r25, 0xFF	; 255
    19f4:	16 c0       	rjmp	.+44     	; 0x1a22 <__floatsisf+0x6c>
    19f6:	88 23       	and	r24, r24
    19f8:	11 f0       	breq	.+4      	; 0x19fe <__floatsisf+0x48>
    19fa:	96 e9       	ldi	r25, 0x96	; 150
    19fc:	11 c0       	rjmp	.+34     	; 0x1a20 <__floatsisf+0x6a>
    19fe:	77 23       	and	r23, r23
    1a00:	21 f0       	breq	.+8      	; 0x1a0a <__floatsisf+0x54>
    1a02:	9e e8       	ldi	r25, 0x8E	; 142
    1a04:	87 2f       	mov	r24, r23
    1a06:	76 2f       	mov	r23, r22
    1a08:	05 c0       	rjmp	.+10     	; 0x1a14 <__floatsisf+0x5e>
    1a0a:	66 23       	and	r22, r22
    1a0c:	71 f0       	breq	.+28     	; 0x1a2a <__floatsisf+0x74>
    1a0e:	96 e8       	ldi	r25, 0x86	; 134
    1a10:	86 2f       	mov	r24, r22
    1a12:	70 e0       	ldi	r23, 0x00	; 0
    1a14:	60 e0       	ldi	r22, 0x00	; 0
    1a16:	2a f0       	brmi	.+10     	; 0x1a22 <__floatsisf+0x6c>
    1a18:	9a 95       	dec	r25
    1a1a:	66 0f       	add	r22, r22
    1a1c:	77 1f       	adc	r23, r23
    1a1e:	88 1f       	adc	r24, r24
    1a20:	da f7       	brpl	.-10     	; 0x1a18 <__floatsisf+0x62>
    1a22:	88 0f       	add	r24, r24
    1a24:	96 95       	lsr	r25
    1a26:	87 95       	ror	r24
    1a28:	97 f9       	bld	r25, 7
    1a2a:	08 95       	ret

00001a2c <__fp_cmp>:
    1a2c:	99 0f       	add	r25, r25
    1a2e:	00 08       	sbc	r0, r0
    1a30:	55 0f       	add	r21, r21
    1a32:	aa 0b       	sbc	r26, r26
    1a34:	e0 e8       	ldi	r30, 0x80	; 128
    1a36:	fe ef       	ldi	r31, 0xFE	; 254
    1a38:	16 16       	cp	r1, r22
    1a3a:	17 06       	cpc	r1, r23
    1a3c:	e8 07       	cpc	r30, r24
    1a3e:	f9 07       	cpc	r31, r25
    1a40:	c0 f0       	brcs	.+48     	; 0x1a72 <__fp_cmp+0x46>
    1a42:	12 16       	cp	r1, r18
    1a44:	13 06       	cpc	r1, r19
    1a46:	e4 07       	cpc	r30, r20
    1a48:	f5 07       	cpc	r31, r21
    1a4a:	98 f0       	brcs	.+38     	; 0x1a72 <__fp_cmp+0x46>
    1a4c:	62 1b       	sub	r22, r18
    1a4e:	73 0b       	sbc	r23, r19
    1a50:	84 0b       	sbc	r24, r20
    1a52:	95 0b       	sbc	r25, r21
    1a54:	39 f4       	brne	.+14     	; 0x1a64 <__fp_cmp+0x38>
    1a56:	0a 26       	eor	r0, r26
    1a58:	61 f0       	breq	.+24     	; 0x1a72 <__fp_cmp+0x46>
    1a5a:	23 2b       	or	r18, r19
    1a5c:	24 2b       	or	r18, r20
    1a5e:	25 2b       	or	r18, r21
    1a60:	21 f4       	brne	.+8      	; 0x1a6a <__fp_cmp+0x3e>
    1a62:	08 95       	ret
    1a64:	0a 26       	eor	r0, r26
    1a66:	09 f4       	brne	.+2      	; 0x1a6a <__fp_cmp+0x3e>
    1a68:	a1 40       	sbci	r26, 0x01	; 1
    1a6a:	a6 95       	lsr	r26
    1a6c:	8f ef       	ldi	r24, 0xFF	; 255
    1a6e:	81 1d       	adc	r24, r1
    1a70:	81 1d       	adc	r24, r1
    1a72:	08 95       	ret

00001a74 <__fp_inf>:
    1a74:	97 f9       	bld	r25, 7
    1a76:	9f 67       	ori	r25, 0x7F	; 127
    1a78:	80 e8       	ldi	r24, 0x80	; 128
    1a7a:	70 e0       	ldi	r23, 0x00	; 0
    1a7c:	60 e0       	ldi	r22, 0x00	; 0
    1a7e:	08 95       	ret

00001a80 <__fp_nan>:
    1a80:	9f ef       	ldi	r25, 0xFF	; 255
    1a82:	80 ec       	ldi	r24, 0xC0	; 192
    1a84:	08 95       	ret

00001a86 <__fp_pscA>:
    1a86:	00 24       	eor	r0, r0
    1a88:	0a 94       	dec	r0
    1a8a:	16 16       	cp	r1, r22
    1a8c:	17 06       	cpc	r1, r23
    1a8e:	18 06       	cpc	r1, r24
    1a90:	09 06       	cpc	r0, r25
    1a92:	08 95       	ret

00001a94 <__fp_pscB>:
    1a94:	00 24       	eor	r0, r0
    1a96:	0a 94       	dec	r0
    1a98:	12 16       	cp	r1, r18
    1a9a:	13 06       	cpc	r1, r19
    1a9c:	14 06       	cpc	r1, r20
    1a9e:	05 06       	cpc	r0, r21
    1aa0:	08 95       	ret

00001aa2 <__fp_round>:
    1aa2:	09 2e       	mov	r0, r25
    1aa4:	03 94       	inc	r0
    1aa6:	00 0c       	add	r0, r0
    1aa8:	11 f4       	brne	.+4      	; 0x1aae <__fp_round+0xc>
    1aaa:	88 23       	and	r24, r24
    1aac:	52 f0       	brmi	.+20     	; 0x1ac2 <__fp_round+0x20>
    1aae:	bb 0f       	add	r27, r27
    1ab0:	40 f4       	brcc	.+16     	; 0x1ac2 <__fp_round+0x20>
    1ab2:	bf 2b       	or	r27, r31
    1ab4:	11 f4       	brne	.+4      	; 0x1aba <__fp_round+0x18>
    1ab6:	60 ff       	sbrs	r22, 0
    1ab8:	04 c0       	rjmp	.+8      	; 0x1ac2 <__fp_round+0x20>
    1aba:	6f 5f       	subi	r22, 0xFF	; 255
    1abc:	7f 4f       	sbci	r23, 0xFF	; 255
    1abe:	8f 4f       	sbci	r24, 0xFF	; 255
    1ac0:	9f 4f       	sbci	r25, 0xFF	; 255
    1ac2:	08 95       	ret

00001ac4 <__fp_split3>:
    1ac4:	57 fd       	sbrc	r21, 7
    1ac6:	90 58       	subi	r25, 0x80	; 128
    1ac8:	44 0f       	add	r20, r20
    1aca:	55 1f       	adc	r21, r21
    1acc:	59 f0       	breq	.+22     	; 0x1ae4 <__fp_splitA+0x10>
    1ace:	5f 3f       	cpi	r21, 0xFF	; 255
    1ad0:	71 f0       	breq	.+28     	; 0x1aee <__fp_splitA+0x1a>
    1ad2:	47 95       	ror	r20

00001ad4 <__fp_splitA>:
    1ad4:	88 0f       	add	r24, r24
    1ad6:	97 fb       	bst	r25, 7
    1ad8:	99 1f       	adc	r25, r25
    1ada:	61 f0       	breq	.+24     	; 0x1af4 <__fp_splitA+0x20>
    1adc:	9f 3f       	cpi	r25, 0xFF	; 255
    1ade:	79 f0       	breq	.+30     	; 0x1afe <__fp_splitA+0x2a>
    1ae0:	87 95       	ror	r24
    1ae2:	08 95       	ret
    1ae4:	12 16       	cp	r1, r18
    1ae6:	13 06       	cpc	r1, r19
    1ae8:	14 06       	cpc	r1, r20
    1aea:	55 1f       	adc	r21, r21
    1aec:	f2 cf       	rjmp	.-28     	; 0x1ad2 <__fp_split3+0xe>
    1aee:	46 95       	lsr	r20
    1af0:	f1 df       	rcall	.-30     	; 0x1ad4 <__fp_splitA>
    1af2:	08 c0       	rjmp	.+16     	; 0x1b04 <__fp_splitA+0x30>
    1af4:	16 16       	cp	r1, r22
    1af6:	17 06       	cpc	r1, r23
    1af8:	18 06       	cpc	r1, r24
    1afa:	99 1f       	adc	r25, r25
    1afc:	f1 cf       	rjmp	.-30     	; 0x1ae0 <__fp_splitA+0xc>
    1afe:	86 95       	lsr	r24
    1b00:	71 05       	cpc	r23, r1
    1b02:	61 05       	cpc	r22, r1
    1b04:	08 94       	sec
    1b06:	08 95       	ret

00001b08 <__fp_zero>:
    1b08:	e8 94       	clt

00001b0a <__fp_szero>:
    1b0a:	bb 27       	eor	r27, r27
    1b0c:	66 27       	eor	r22, r22
    1b0e:	77 27       	eor	r23, r23
    1b10:	cb 01       	movw	r24, r22
    1b12:	97 f9       	bld	r25, 7
    1b14:	08 95       	ret
    1b16:	0e f0       	brts	.+2      	; 0x1b1a <__fp_szero+0x10>
    1b18:	23 c1       	rjmp	.+582    	; 0x1d60 <__fp_mpack>
    1b1a:	b2 cf       	rjmp	.-156    	; 0x1a80 <__fp_nan>
    1b1c:	68 94       	set
    1b1e:	aa cf       	rjmp	.-172    	; 0x1a74 <__fp_inf>

00001b20 <log>:
    1b20:	d9 df       	rcall	.-78     	; 0x1ad4 <__fp_splitA>
    1b22:	c8 f3       	brcs	.-14     	; 0x1b16 <__fp_szero+0xc>
    1b24:	99 23       	and	r25, r25
    1b26:	d1 f3       	breq	.-12     	; 0x1b1c <__fp_szero+0x12>
    1b28:	c6 f3       	brts	.-16     	; 0x1b1a <__fp_szero+0x10>
    1b2a:	df 93       	push	r29
    1b2c:	cf 93       	push	r28
    1b2e:	1f 93       	push	r17
    1b30:	0f 93       	push	r16
    1b32:	ff 92       	push	r15
    1b34:	c9 2f       	mov	r28, r25
    1b36:	dd 27       	eor	r29, r29
    1b38:	88 23       	and	r24, r24
    1b3a:	2a f0       	brmi	.+10     	; 0x1b46 <log+0x26>
    1b3c:	21 97       	sbiw	r28, 0x01	; 1
    1b3e:	66 0f       	add	r22, r22
    1b40:	77 1f       	adc	r23, r23
    1b42:	88 1f       	adc	r24, r24
    1b44:	da f7       	brpl	.-10     	; 0x1b3c <log+0x1c>
    1b46:	20 e0       	ldi	r18, 0x00	; 0
    1b48:	30 e0       	ldi	r19, 0x00	; 0
    1b4a:	40 e8       	ldi	r20, 0x80	; 128
    1b4c:	5f eb       	ldi	r21, 0xBF	; 191
    1b4e:	9f e3       	ldi	r25, 0x3F	; 63
    1b50:	88 39       	cpi	r24, 0x98	; 152
    1b52:	20 f0       	brcs	.+8      	; 0x1b5c <log+0x3c>
    1b54:	80 3e       	cpi	r24, 0xE0	; 224
    1b56:	30 f0       	brcs	.+12     	; 0x1b64 <log+0x44>
    1b58:	21 96       	adiw	r28, 0x01	; 1
    1b5a:	8f 77       	andi	r24, 0x7F	; 127
    1b5c:	29 de       	rcall	.-942    	; 0x17b0 <__addsf3>
    1b5e:	ec ef       	ldi	r30, 0xFC	; 252
    1b60:	f1 e0       	ldi	r31, 0x01	; 1
    1b62:	03 c0       	rjmp	.+6      	; 0x1b6a <log+0x4a>
    1b64:	25 de       	rcall	.-950    	; 0x17b0 <__addsf3>
    1b66:	e9 e2       	ldi	r30, 0x29	; 41
    1b68:	f2 e0       	ldi	r31, 0x02	; 2
    1b6a:	08 d1       	rcall	.+528    	; 0x1d7c <__fp_powser>
    1b6c:	8b 01       	movw	r16, r22
    1b6e:	be 01       	movw	r22, r28
    1b70:	ec 01       	movw	r28, r24
    1b72:	fb 2e       	mov	r15, r27
    1b74:	6f 57       	subi	r22, 0x7F	; 127
    1b76:	71 09       	sbc	r23, r1
    1b78:	75 95       	asr	r23
    1b7a:	77 1f       	adc	r23, r23
    1b7c:	88 0b       	sbc	r24, r24
    1b7e:	99 0b       	sbc	r25, r25
    1b80:	1a df       	rcall	.-460    	; 0x19b6 <__floatsisf>
    1b82:	28 e1       	ldi	r18, 0x18	; 24
    1b84:	32 e7       	ldi	r19, 0x72	; 114
    1b86:	41 e3       	ldi	r20, 0x31	; 49
    1b88:	5f e3       	ldi	r21, 0x3F	; 63
    1b8a:	16 d0       	rcall	.+44     	; 0x1bb8 <__mulsf3x>
    1b8c:	af 2d       	mov	r26, r15
    1b8e:	98 01       	movw	r18, r16
    1b90:	ae 01       	movw	r20, r28
    1b92:	ff 90       	pop	r15
    1b94:	0f 91       	pop	r16
    1b96:	1f 91       	pop	r17
    1b98:	cf 91       	pop	r28
    1b9a:	df 91       	pop	r29
    1b9c:	1a de       	rcall	.-972    	; 0x17d2 <__addsf3x>
    1b9e:	81 cf       	rjmp	.-254    	; 0x1aa2 <__fp_round>

00001ba0 <__mulsf3>:
    1ba0:	0b d0       	rcall	.+22     	; 0x1bb8 <__mulsf3x>
    1ba2:	7f cf       	rjmp	.-258    	; 0x1aa2 <__fp_round>
    1ba4:	70 df       	rcall	.-288    	; 0x1a86 <__fp_pscA>
    1ba6:	28 f0       	brcs	.+10     	; 0x1bb2 <__mulsf3+0x12>
    1ba8:	75 df       	rcall	.-278    	; 0x1a94 <__fp_pscB>
    1baa:	18 f0       	brcs	.+6      	; 0x1bb2 <__mulsf3+0x12>
    1bac:	95 23       	and	r25, r21
    1bae:	09 f0       	breq	.+2      	; 0x1bb2 <__mulsf3+0x12>
    1bb0:	61 cf       	rjmp	.-318    	; 0x1a74 <__fp_inf>
    1bb2:	66 cf       	rjmp	.-308    	; 0x1a80 <__fp_nan>
    1bb4:	11 24       	eor	r1, r1
    1bb6:	a9 cf       	rjmp	.-174    	; 0x1b0a <__fp_szero>

00001bb8 <__mulsf3x>:
    1bb8:	85 df       	rcall	.-246    	; 0x1ac4 <__fp_split3>
    1bba:	a0 f3       	brcs	.-24     	; 0x1ba4 <__mulsf3+0x4>

00001bbc <__mulsf3_pse>:
    1bbc:	95 9f       	mul	r25, r21
    1bbe:	d1 f3       	breq	.-12     	; 0x1bb4 <__mulsf3+0x14>
    1bc0:	95 0f       	add	r25, r21
    1bc2:	50 e0       	ldi	r21, 0x00	; 0
    1bc4:	55 1f       	adc	r21, r21
    1bc6:	62 9f       	mul	r22, r18
    1bc8:	f0 01       	movw	r30, r0
    1bca:	72 9f       	mul	r23, r18
    1bcc:	bb 27       	eor	r27, r27
    1bce:	f0 0d       	add	r31, r0
    1bd0:	b1 1d       	adc	r27, r1
    1bd2:	63 9f       	mul	r22, r19
    1bd4:	aa 27       	eor	r26, r26
    1bd6:	f0 0d       	add	r31, r0
    1bd8:	b1 1d       	adc	r27, r1
    1bda:	aa 1f       	adc	r26, r26
    1bdc:	64 9f       	mul	r22, r20
    1bde:	66 27       	eor	r22, r22
    1be0:	b0 0d       	add	r27, r0
    1be2:	a1 1d       	adc	r26, r1
    1be4:	66 1f       	adc	r22, r22
    1be6:	82 9f       	mul	r24, r18
    1be8:	22 27       	eor	r18, r18
    1bea:	b0 0d       	add	r27, r0
    1bec:	a1 1d       	adc	r26, r1
    1bee:	62 1f       	adc	r22, r18
    1bf0:	73 9f       	mul	r23, r19
    1bf2:	b0 0d       	add	r27, r0
    1bf4:	a1 1d       	adc	r26, r1
    1bf6:	62 1f       	adc	r22, r18
    1bf8:	83 9f       	mul	r24, r19
    1bfa:	a0 0d       	add	r26, r0
    1bfc:	61 1d       	adc	r22, r1
    1bfe:	22 1f       	adc	r18, r18
    1c00:	74 9f       	mul	r23, r20
    1c02:	33 27       	eor	r19, r19
    1c04:	a0 0d       	add	r26, r0
    1c06:	61 1d       	adc	r22, r1
    1c08:	23 1f       	adc	r18, r19
    1c0a:	84 9f       	mul	r24, r20
    1c0c:	60 0d       	add	r22, r0
    1c0e:	21 1d       	adc	r18, r1
    1c10:	82 2f       	mov	r24, r18
    1c12:	76 2f       	mov	r23, r22
    1c14:	6a 2f       	mov	r22, r26
    1c16:	11 24       	eor	r1, r1
    1c18:	9f 57       	subi	r25, 0x7F	; 127
    1c1a:	50 40       	sbci	r21, 0x00	; 0
    1c1c:	8a f0       	brmi	.+34     	; 0x1c40 <__mulsf3_pse+0x84>
    1c1e:	e1 f0       	breq	.+56     	; 0x1c58 <__mulsf3_pse+0x9c>
    1c20:	88 23       	and	r24, r24
    1c22:	4a f0       	brmi	.+18     	; 0x1c36 <__mulsf3_pse+0x7a>
    1c24:	ee 0f       	add	r30, r30
    1c26:	ff 1f       	adc	r31, r31
    1c28:	bb 1f       	adc	r27, r27
    1c2a:	66 1f       	adc	r22, r22
    1c2c:	77 1f       	adc	r23, r23
    1c2e:	88 1f       	adc	r24, r24
    1c30:	91 50       	subi	r25, 0x01	; 1
    1c32:	50 40       	sbci	r21, 0x00	; 0
    1c34:	a9 f7       	brne	.-22     	; 0x1c20 <__mulsf3_pse+0x64>
    1c36:	9e 3f       	cpi	r25, 0xFE	; 254
    1c38:	51 05       	cpc	r21, r1
    1c3a:	70 f0       	brcs	.+28     	; 0x1c58 <__mulsf3_pse+0x9c>
    1c3c:	1b cf       	rjmp	.-458    	; 0x1a74 <__fp_inf>
    1c3e:	65 cf       	rjmp	.-310    	; 0x1b0a <__fp_szero>
    1c40:	5f 3f       	cpi	r21, 0xFF	; 255
    1c42:	ec f3       	brlt	.-6      	; 0x1c3e <__mulsf3_pse+0x82>
    1c44:	98 3e       	cpi	r25, 0xE8	; 232
    1c46:	dc f3       	brlt	.-10     	; 0x1c3e <__mulsf3_pse+0x82>
    1c48:	86 95       	lsr	r24
    1c4a:	77 95       	ror	r23
    1c4c:	67 95       	ror	r22
    1c4e:	b7 95       	ror	r27
    1c50:	f7 95       	ror	r31
    1c52:	e7 95       	ror	r30
    1c54:	9f 5f       	subi	r25, 0xFF	; 255
    1c56:	c1 f7       	brne	.-16     	; 0x1c48 <__mulsf3_pse+0x8c>
    1c58:	fe 2b       	or	r31, r30
    1c5a:	88 0f       	add	r24, r24
    1c5c:	91 1d       	adc	r25, r1
    1c5e:	96 95       	lsr	r25
    1c60:	87 95       	ror	r24
    1c62:	97 f9       	bld	r25, 7
    1c64:	08 95       	ret

00001c66 <pow>:
    1c66:	fa 01       	movw	r30, r20
    1c68:	ee 0f       	add	r30, r30
    1c6a:	ff 1f       	adc	r31, r31
    1c6c:	30 96       	adiw	r30, 0x00	; 0
    1c6e:	21 05       	cpc	r18, r1
    1c70:	31 05       	cpc	r19, r1
    1c72:	99 f1       	breq	.+102    	; 0x1cda <pow+0x74>
    1c74:	61 15       	cp	r22, r1
    1c76:	71 05       	cpc	r23, r1
    1c78:	61 f4       	brne	.+24     	; 0x1c92 <pow+0x2c>
    1c7a:	80 38       	cpi	r24, 0x80	; 128
    1c7c:	bf e3       	ldi	r27, 0x3F	; 63
    1c7e:	9b 07       	cpc	r25, r27
    1c80:	49 f1       	breq	.+82     	; 0x1cd4 <pow+0x6e>
    1c82:	68 94       	set
    1c84:	90 38       	cpi	r25, 0x80	; 128
    1c86:	81 05       	cpc	r24, r1
    1c88:	61 f0       	breq	.+24     	; 0x1ca2 <pow+0x3c>
    1c8a:	80 38       	cpi	r24, 0x80	; 128
    1c8c:	bf ef       	ldi	r27, 0xFF	; 255
    1c8e:	9b 07       	cpc	r25, r27
    1c90:	41 f0       	breq	.+16     	; 0x1ca2 <pow+0x3c>
    1c92:	99 23       	and	r25, r25
    1c94:	42 f5       	brpl	.+80     	; 0x1ce6 <pow+0x80>
    1c96:	ff 3f       	cpi	r31, 0xFF	; 255
    1c98:	e1 05       	cpc	r30, r1
    1c9a:	31 05       	cpc	r19, r1
    1c9c:	21 05       	cpc	r18, r1
    1c9e:	11 f1       	breq	.+68     	; 0x1ce4 <pow+0x7e>
    1ca0:	e8 94       	clt
    1ca2:	08 94       	sec
    1ca4:	e7 95       	ror	r30
    1ca6:	d9 01       	movw	r26, r18
    1ca8:	aa 23       	and	r26, r26
    1caa:	29 f4       	brne	.+10     	; 0x1cb6 <pow+0x50>
    1cac:	ab 2f       	mov	r26, r27
    1cae:	be 2f       	mov	r27, r30
    1cb0:	f8 5f       	subi	r31, 0xF8	; 248
    1cb2:	d0 f3       	brcs	.-12     	; 0x1ca8 <pow+0x42>
    1cb4:	10 c0       	rjmp	.+32     	; 0x1cd6 <pow+0x70>
    1cb6:	ff 5f       	subi	r31, 0xFF	; 255
    1cb8:	70 f4       	brcc	.+28     	; 0x1cd6 <pow+0x70>
    1cba:	a6 95       	lsr	r26
    1cbc:	e0 f7       	brcc	.-8      	; 0x1cb6 <pow+0x50>
    1cbe:	f7 39       	cpi	r31, 0x97	; 151
    1cc0:	50 f0       	brcs	.+20     	; 0x1cd6 <pow+0x70>
    1cc2:	19 f0       	breq	.+6      	; 0x1cca <pow+0x64>
    1cc4:	ff 3a       	cpi	r31, 0xAF	; 175
    1cc6:	38 f4       	brcc	.+14     	; 0x1cd6 <pow+0x70>
    1cc8:	9f 77       	andi	r25, 0x7F	; 127
    1cca:	9f 93       	push	r25
    1ccc:	0c d0       	rcall	.+24     	; 0x1ce6 <pow+0x80>
    1cce:	0f 90       	pop	r0
    1cd0:	07 fc       	sbrc	r0, 7
    1cd2:	90 58       	subi	r25, 0x80	; 128
    1cd4:	08 95       	ret
    1cd6:	3e f0       	brts	.+14     	; 0x1ce6 <pow+0x80>
    1cd8:	d3 ce       	rjmp	.-602    	; 0x1a80 <__fp_nan>
    1cda:	60 e0       	ldi	r22, 0x00	; 0
    1cdc:	70 e0       	ldi	r23, 0x00	; 0
    1cde:	80 e8       	ldi	r24, 0x80	; 128
    1ce0:	9f e3       	ldi	r25, 0x3F	; 63
    1ce2:	08 95       	ret
    1ce4:	4f e7       	ldi	r20, 0x7F	; 127
    1ce6:	9f 77       	andi	r25, 0x7F	; 127
    1ce8:	5f 93       	push	r21
    1cea:	4f 93       	push	r20
    1cec:	3f 93       	push	r19
    1cee:	2f 93       	push	r18
    1cf0:	17 df       	rcall	.-466    	; 0x1b20 <log>
    1cf2:	2f 91       	pop	r18
    1cf4:	3f 91       	pop	r19
    1cf6:	4f 91       	pop	r20
    1cf8:	5f 91       	pop	r21
    1cfa:	52 df       	rcall	.-348    	; 0x1ba0 <__mulsf3>
    1cfc:	05 c0       	rjmp	.+10     	; 0x1d08 <exp>
    1cfe:	19 f4       	brne	.+6      	; 0x1d06 <pow+0xa0>
    1d00:	0e f0       	brts	.+2      	; 0x1d04 <pow+0x9e>
    1d02:	b8 ce       	rjmp	.-656    	; 0x1a74 <__fp_inf>
    1d04:	01 cf       	rjmp	.-510    	; 0x1b08 <__fp_zero>
    1d06:	bc ce       	rjmp	.-648    	; 0x1a80 <__fp_nan>

00001d08 <exp>:
    1d08:	e5 de       	rcall	.-566    	; 0x1ad4 <__fp_splitA>
    1d0a:	c8 f3       	brcs	.-14     	; 0x1cfe <pow+0x98>
    1d0c:	96 38       	cpi	r25, 0x86	; 134
    1d0e:	c0 f7       	brcc	.-16     	; 0x1d00 <pow+0x9a>
    1d10:	07 f8       	bld	r0, 7
    1d12:	0f 92       	push	r0
    1d14:	e8 94       	clt
    1d16:	2b e3       	ldi	r18, 0x3B	; 59
    1d18:	3a ea       	ldi	r19, 0xAA	; 170
    1d1a:	48 eb       	ldi	r20, 0xB8	; 184
    1d1c:	5f e7       	ldi	r21, 0x7F	; 127
    1d1e:	4e df       	rcall	.-356    	; 0x1bbc <__mulsf3_pse>
    1d20:	0f 92       	push	r0
    1d22:	0f 92       	push	r0
    1d24:	0f 92       	push	r0
    1d26:	4d b7       	in	r20, 0x3d	; 61
    1d28:	5e b7       	in	r21, 0x3e	; 62
    1d2a:	0f 92       	push	r0
    1d2c:	89 d0       	rcall	.+274    	; 0x1e40 <modf>
    1d2e:	e6 e5       	ldi	r30, 0x56	; 86
    1d30:	f2 e0       	ldi	r31, 0x02	; 2
    1d32:	24 d0       	rcall	.+72     	; 0x1d7c <__fp_powser>
    1d34:	4f 91       	pop	r20
    1d36:	5f 91       	pop	r21
    1d38:	ef 91       	pop	r30
    1d3a:	ff 91       	pop	r31
    1d3c:	e5 95       	asr	r30
    1d3e:	ee 1f       	adc	r30, r30
    1d40:	ff 1f       	adc	r31, r31
    1d42:	49 f0       	breq	.+18     	; 0x1d56 <exp+0x4e>
    1d44:	fe 57       	subi	r31, 0x7E	; 126
    1d46:	e0 68       	ori	r30, 0x80	; 128
    1d48:	44 27       	eor	r20, r20
    1d4a:	ee 0f       	add	r30, r30
    1d4c:	44 1f       	adc	r20, r20
    1d4e:	fa 95       	dec	r31
    1d50:	e1 f7       	brne	.-8      	; 0x1d4a <exp+0x42>
    1d52:	41 95       	neg	r20
    1d54:	55 0b       	sbc	r21, r21
    1d56:	40 d0       	rcall	.+128    	; 0x1dd8 <ldexp>
    1d58:	0f 90       	pop	r0
    1d5a:	07 fe       	sbrs	r0, 7
    1d5c:	34 c0       	rjmp	.+104    	; 0x1dc6 <inverse>
    1d5e:	08 95       	ret

00001d60 <__fp_mpack>:
    1d60:	9f 3f       	cpi	r25, 0xFF	; 255
    1d62:	31 f0       	breq	.+12     	; 0x1d70 <__fp_mpack_finite+0xc>

00001d64 <__fp_mpack_finite>:
    1d64:	91 50       	subi	r25, 0x01	; 1
    1d66:	20 f4       	brcc	.+8      	; 0x1d70 <__fp_mpack_finite+0xc>
    1d68:	87 95       	ror	r24
    1d6a:	77 95       	ror	r23
    1d6c:	67 95       	ror	r22
    1d6e:	b7 95       	ror	r27
    1d70:	88 0f       	add	r24, r24
    1d72:	91 1d       	adc	r25, r1
    1d74:	96 95       	lsr	r25
    1d76:	87 95       	ror	r24
    1d78:	97 f9       	bld	r25, 7
    1d7a:	08 95       	ret

00001d7c <__fp_powser>:
    1d7c:	df 93       	push	r29
    1d7e:	cf 93       	push	r28
    1d80:	1f 93       	push	r17
    1d82:	0f 93       	push	r16
    1d84:	ff 92       	push	r15
    1d86:	ef 92       	push	r14
    1d88:	df 92       	push	r13
    1d8a:	7b 01       	movw	r14, r22
    1d8c:	8c 01       	movw	r16, r24
    1d8e:	68 94       	set
    1d90:	05 c0       	rjmp	.+10     	; 0x1d9c <__fp_powser+0x20>
    1d92:	da 2e       	mov	r13, r26
    1d94:	ef 01       	movw	r28, r30
    1d96:	10 df       	rcall	.-480    	; 0x1bb8 <__mulsf3x>
    1d98:	fe 01       	movw	r30, r28
    1d9a:	e8 94       	clt
    1d9c:	a5 91       	lpm	r26, Z+
    1d9e:	25 91       	lpm	r18, Z+
    1da0:	35 91       	lpm	r19, Z+
    1da2:	45 91       	lpm	r20, Z+
    1da4:	55 91       	lpm	r21, Z+
    1da6:	ae f3       	brts	.-22     	; 0x1d92 <__fp_powser+0x16>
    1da8:	ef 01       	movw	r28, r30
    1daa:	13 dd       	rcall	.-1498   	; 0x17d2 <__addsf3x>
    1dac:	fe 01       	movw	r30, r28
    1dae:	97 01       	movw	r18, r14
    1db0:	a8 01       	movw	r20, r16
    1db2:	da 94       	dec	r13
    1db4:	79 f7       	brne	.-34     	; 0x1d94 <__fp_powser+0x18>
    1db6:	df 90       	pop	r13
    1db8:	ef 90       	pop	r14
    1dba:	ff 90       	pop	r15
    1dbc:	0f 91       	pop	r16
    1dbe:	1f 91       	pop	r17
    1dc0:	cf 91       	pop	r28
    1dc2:	df 91       	pop	r29
    1dc4:	08 95       	ret

00001dc6 <inverse>:
    1dc6:	9b 01       	movw	r18, r22
    1dc8:	ac 01       	movw	r20, r24
    1dca:	60 e0       	ldi	r22, 0x00	; 0
    1dcc:	70 e0       	ldi	r23, 0x00	; 0
    1dce:	80 e8       	ldi	r24, 0x80	; 128
    1dd0:	9f e3       	ldi	r25, 0x3F	; 63
    1dd2:	56 cd       	rjmp	.-1364   	; 0x1880 <__divsf3>
    1dd4:	4f ce       	rjmp	.-866    	; 0x1a74 <__fp_inf>
    1dd6:	c4 cf       	rjmp	.-120    	; 0x1d60 <__fp_mpack>

00001dd8 <ldexp>:
    1dd8:	7d de       	rcall	.-774    	; 0x1ad4 <__fp_splitA>
    1dda:	e8 f3       	brcs	.-6      	; 0x1dd6 <inverse+0x10>
    1ddc:	99 23       	and	r25, r25
    1dde:	d9 f3       	breq	.-10     	; 0x1dd6 <inverse+0x10>
    1de0:	94 0f       	add	r25, r20
    1de2:	51 1d       	adc	r21, r1
    1de4:	bb f3       	brvs	.-18     	; 0x1dd4 <inverse+0xe>
    1de6:	91 50       	subi	r25, 0x01	; 1
    1de8:	50 40       	sbci	r21, 0x00	; 0
    1dea:	94 f0       	brlt	.+36     	; 0x1e10 <ldexp+0x38>
    1dec:	59 f0       	breq	.+22     	; 0x1e04 <ldexp+0x2c>
    1dee:	88 23       	and	r24, r24
    1df0:	32 f0       	brmi	.+12     	; 0x1dfe <ldexp+0x26>
    1df2:	66 0f       	add	r22, r22
    1df4:	77 1f       	adc	r23, r23
    1df6:	88 1f       	adc	r24, r24
    1df8:	91 50       	subi	r25, 0x01	; 1
    1dfa:	50 40       	sbci	r21, 0x00	; 0
    1dfc:	c1 f7       	brne	.-16     	; 0x1dee <ldexp+0x16>
    1dfe:	9e 3f       	cpi	r25, 0xFE	; 254
    1e00:	51 05       	cpc	r21, r1
    1e02:	44 f7       	brge	.-48     	; 0x1dd4 <inverse+0xe>
    1e04:	88 0f       	add	r24, r24
    1e06:	91 1d       	adc	r25, r1
    1e08:	96 95       	lsr	r25
    1e0a:	87 95       	ror	r24
    1e0c:	97 f9       	bld	r25, 7
    1e0e:	08 95       	ret
    1e10:	5f 3f       	cpi	r21, 0xFF	; 255
    1e12:	ac f0       	brlt	.+42     	; 0x1e3e <ldexp+0x66>
    1e14:	98 3e       	cpi	r25, 0xE8	; 232
    1e16:	9c f0       	brlt	.+38     	; 0x1e3e <ldexp+0x66>
    1e18:	bb 27       	eor	r27, r27
    1e1a:	86 95       	lsr	r24
    1e1c:	77 95       	ror	r23
    1e1e:	67 95       	ror	r22
    1e20:	b7 95       	ror	r27
    1e22:	08 f4       	brcc	.+2      	; 0x1e26 <ldexp+0x4e>
    1e24:	b1 60       	ori	r27, 0x01	; 1
    1e26:	93 95       	inc	r25
    1e28:	c1 f7       	brne	.-16     	; 0x1e1a <ldexp+0x42>
    1e2a:	bb 0f       	add	r27, r27
    1e2c:	58 f7       	brcc	.-42     	; 0x1e04 <ldexp+0x2c>
    1e2e:	11 f4       	brne	.+4      	; 0x1e34 <ldexp+0x5c>
    1e30:	60 ff       	sbrs	r22, 0
    1e32:	e8 cf       	rjmp	.-48     	; 0x1e04 <ldexp+0x2c>
    1e34:	6f 5f       	subi	r22, 0xFF	; 255
    1e36:	7f 4f       	sbci	r23, 0xFF	; 255
    1e38:	8f 4f       	sbci	r24, 0xFF	; 255
    1e3a:	9f 4f       	sbci	r25, 0xFF	; 255
    1e3c:	e3 cf       	rjmp	.-58     	; 0x1e04 <ldexp+0x2c>
    1e3e:	65 ce       	rjmp	.-822    	; 0x1b0a <__fp_szero>

00001e40 <modf>:
    1e40:	fa 01       	movw	r30, r20
    1e42:	dc 01       	movw	r26, r24
    1e44:	aa 0f       	add	r26, r26
    1e46:	bb 1f       	adc	r27, r27
    1e48:	9b 01       	movw	r18, r22
    1e4a:	ac 01       	movw	r20, r24
    1e4c:	bf 57       	subi	r27, 0x7F	; 127
    1e4e:	28 f4       	brcc	.+10     	; 0x1e5a <modf+0x1a>
    1e50:	22 27       	eor	r18, r18
    1e52:	33 27       	eor	r19, r19
    1e54:	44 27       	eor	r20, r20
    1e56:	50 78       	andi	r21, 0x80	; 128
    1e58:	1f c0       	rjmp	.+62     	; 0x1e98 <modf+0x58>
    1e5a:	b7 51       	subi	r27, 0x17	; 23
    1e5c:	88 f4       	brcc	.+34     	; 0x1e80 <modf+0x40>
    1e5e:	ab 2f       	mov	r26, r27
    1e60:	00 24       	eor	r0, r0
    1e62:	46 95       	lsr	r20
    1e64:	37 95       	ror	r19
    1e66:	27 95       	ror	r18
    1e68:	01 1c       	adc	r0, r1
    1e6a:	a3 95       	inc	r26
    1e6c:	d2 f3       	brmi	.-12     	; 0x1e62 <modf+0x22>
    1e6e:	00 20       	and	r0, r0
    1e70:	69 f0       	breq	.+26     	; 0x1e8c <modf+0x4c>
    1e72:	22 0f       	add	r18, r18
    1e74:	33 1f       	adc	r19, r19
    1e76:	44 1f       	adc	r20, r20
    1e78:	b3 95       	inc	r27
    1e7a:	da f3       	brmi	.-10     	; 0x1e72 <modf+0x32>
    1e7c:	0d d0       	rcall	.+26     	; 0x1e98 <modf+0x58>
    1e7e:	97 cc       	rjmp	.-1746   	; 0x17ae <__subsf3>
    1e80:	61 30       	cpi	r22, 0x01	; 1
    1e82:	71 05       	cpc	r23, r1
    1e84:	a0 e8       	ldi	r26, 0x80	; 128
    1e86:	8a 07       	cpc	r24, r26
    1e88:	b9 46       	sbci	r27, 0x69	; 105
    1e8a:	30 f4       	brcc	.+12     	; 0x1e98 <modf+0x58>
    1e8c:	9b 01       	movw	r18, r22
    1e8e:	ac 01       	movw	r20, r24
    1e90:	66 27       	eor	r22, r22
    1e92:	77 27       	eor	r23, r23
    1e94:	88 27       	eor	r24, r24
    1e96:	90 78       	andi	r25, 0x80	; 128
    1e98:	30 96       	adiw	r30, 0x00	; 0
    1e9a:	21 f0       	breq	.+8      	; 0x1ea4 <modf+0x64>
    1e9c:	20 83       	st	Z, r18
    1e9e:	31 83       	std	Z+1, r19	; 0x01
    1ea0:	42 83       	std	Z+2, r20	; 0x02
    1ea2:	53 83       	std	Z+3, r21	; 0x03
    1ea4:	08 95       	ret

00001ea6 <__mulsi3>:
    1ea6:	db 01       	movw	r26, r22
    1ea8:	8f 93       	push	r24
    1eaa:	9f 93       	push	r25
    1eac:	2d d0       	rcall	.+90     	; 0x1f08 <__muluhisi3>
    1eae:	bf 91       	pop	r27
    1eb0:	af 91       	pop	r26
    1eb2:	a2 9f       	mul	r26, r18
    1eb4:	80 0d       	add	r24, r0
    1eb6:	91 1d       	adc	r25, r1
    1eb8:	a3 9f       	mul	r26, r19
    1eba:	90 0d       	add	r25, r0
    1ebc:	b2 9f       	mul	r27, r18
    1ebe:	90 0d       	add	r25, r0
    1ec0:	11 24       	eor	r1, r1
    1ec2:	08 95       	ret

00001ec4 <__udivmodsi4>:
    1ec4:	a1 e2       	ldi	r26, 0x21	; 33
    1ec6:	1a 2e       	mov	r1, r26
    1ec8:	aa 1b       	sub	r26, r26
    1eca:	bb 1b       	sub	r27, r27
    1ecc:	fd 01       	movw	r30, r26
    1ece:	0d c0       	rjmp	.+26     	; 0x1eea <__udivmodsi4_ep>

00001ed0 <__udivmodsi4_loop>:
    1ed0:	aa 1f       	adc	r26, r26
    1ed2:	bb 1f       	adc	r27, r27
    1ed4:	ee 1f       	adc	r30, r30
    1ed6:	ff 1f       	adc	r31, r31
    1ed8:	a2 17       	cp	r26, r18
    1eda:	b3 07       	cpc	r27, r19
    1edc:	e4 07       	cpc	r30, r20
    1ede:	f5 07       	cpc	r31, r21
    1ee0:	20 f0       	brcs	.+8      	; 0x1eea <__udivmodsi4_ep>
    1ee2:	a2 1b       	sub	r26, r18
    1ee4:	b3 0b       	sbc	r27, r19
    1ee6:	e4 0b       	sbc	r30, r20
    1ee8:	f5 0b       	sbc	r31, r21

00001eea <__udivmodsi4_ep>:
    1eea:	66 1f       	adc	r22, r22
    1eec:	77 1f       	adc	r23, r23
    1eee:	88 1f       	adc	r24, r24
    1ef0:	99 1f       	adc	r25, r25
    1ef2:	1a 94       	dec	r1
    1ef4:	69 f7       	brne	.-38     	; 0x1ed0 <__udivmodsi4_loop>
    1ef6:	60 95       	com	r22
    1ef8:	70 95       	com	r23
    1efa:	80 95       	com	r24
    1efc:	90 95       	com	r25
    1efe:	9b 01       	movw	r18, r22
    1f00:	ac 01       	movw	r20, r24
    1f02:	bd 01       	movw	r22, r26
    1f04:	cf 01       	movw	r24, r30
    1f06:	08 95       	ret

00001f08 <__muluhisi3>:
    1f08:	09 d0       	rcall	.+18     	; 0x1f1c <__umulhisi3>
    1f0a:	a5 9f       	mul	r26, r21
    1f0c:	90 0d       	add	r25, r0
    1f0e:	b4 9f       	mul	r27, r20
    1f10:	90 0d       	add	r25, r0
    1f12:	a4 9f       	mul	r26, r20
    1f14:	80 0d       	add	r24, r0
    1f16:	91 1d       	adc	r25, r1
    1f18:	11 24       	eor	r1, r1
    1f1a:	08 95       	ret

00001f1c <__umulhisi3>:
    1f1c:	a2 9f       	mul	r26, r18
    1f1e:	b0 01       	movw	r22, r0
    1f20:	b3 9f       	mul	r27, r19
    1f22:	c0 01       	movw	r24, r0
    1f24:	a3 9f       	mul	r26, r19
    1f26:	70 0d       	add	r23, r0
    1f28:	81 1d       	adc	r24, r1
    1f2a:	11 24       	eor	r1, r1
    1f2c:	91 1d       	adc	r25, r1
    1f2e:	b2 9f       	mul	r27, r18
    1f30:	70 0d       	add	r23, r0
    1f32:	81 1d       	adc	r24, r1
    1f34:	11 24       	eor	r1, r1
    1f36:	91 1d       	adc	r25, r1
    1f38:	08 95       	ret

00001f3a <fdevopen>:
    1f3a:	0f 93       	push	r16
    1f3c:	1f 93       	push	r17
    1f3e:	cf 93       	push	r28
    1f40:	df 93       	push	r29
    1f42:	00 97       	sbiw	r24, 0x00	; 0
    1f44:	31 f4       	brne	.+12     	; 0x1f52 <fdevopen+0x18>
    1f46:	61 15       	cp	r22, r1
    1f48:	71 05       	cpc	r23, r1
    1f4a:	19 f4       	brne	.+6      	; 0x1f52 <fdevopen+0x18>
    1f4c:	80 e0       	ldi	r24, 0x00	; 0
    1f4e:	90 e0       	ldi	r25, 0x00	; 0
    1f50:	39 c0       	rjmp	.+114    	; 0x1fc4 <fdevopen+0x8a>
    1f52:	8b 01       	movw	r16, r22
    1f54:	ec 01       	movw	r28, r24
    1f56:	6e e0       	ldi	r22, 0x0E	; 14
    1f58:	70 e0       	ldi	r23, 0x00	; 0
    1f5a:	81 e0       	ldi	r24, 0x01	; 1
    1f5c:	90 e0       	ldi	r25, 0x00	; 0
    1f5e:	71 d2       	rcall	.+1250   	; 0x2442 <calloc>
    1f60:	fc 01       	movw	r30, r24
    1f62:	89 2b       	or	r24, r25
    1f64:	99 f3       	breq	.-26     	; 0x1f4c <fdevopen+0x12>
    1f66:	80 e8       	ldi	r24, 0x80	; 128
    1f68:	83 83       	std	Z+3, r24	; 0x03
    1f6a:	01 15       	cp	r16, r1
    1f6c:	11 05       	cpc	r17, r1
    1f6e:	71 f0       	breq	.+28     	; 0x1f8c <fdevopen+0x52>
    1f70:	02 87       	std	Z+10, r16	; 0x0a
    1f72:	13 87       	std	Z+11, r17	; 0x0b
    1f74:	81 e8       	ldi	r24, 0x81	; 129
    1f76:	83 83       	std	Z+3, r24	; 0x03
    1f78:	80 91 9b 20 	lds	r24, 0x209B	; 0x80209b <__iob>
    1f7c:	90 91 9c 20 	lds	r25, 0x209C	; 0x80209c <__iob+0x1>
    1f80:	89 2b       	or	r24, r25
    1f82:	21 f4       	brne	.+8      	; 0x1f8c <fdevopen+0x52>
    1f84:	e0 93 9b 20 	sts	0x209B, r30	; 0x80209b <__iob>
    1f88:	f0 93 9c 20 	sts	0x209C, r31	; 0x80209c <__iob+0x1>
    1f8c:	20 97       	sbiw	r28, 0x00	; 0
    1f8e:	c9 f0       	breq	.+50     	; 0x1fc2 <fdevopen+0x88>
    1f90:	c0 87       	std	Z+8, r28	; 0x08
    1f92:	d1 87       	std	Z+9, r29	; 0x09
    1f94:	83 81       	ldd	r24, Z+3	; 0x03
    1f96:	82 60       	ori	r24, 0x02	; 2
    1f98:	83 83       	std	Z+3, r24	; 0x03
    1f9a:	80 91 9d 20 	lds	r24, 0x209D	; 0x80209d <__iob+0x2>
    1f9e:	90 91 9e 20 	lds	r25, 0x209E	; 0x80209e <__iob+0x3>
    1fa2:	89 2b       	or	r24, r25
    1fa4:	71 f4       	brne	.+28     	; 0x1fc2 <fdevopen+0x88>
    1fa6:	e0 93 9d 20 	sts	0x209D, r30	; 0x80209d <__iob+0x2>
    1faa:	f0 93 9e 20 	sts	0x209E, r31	; 0x80209e <__iob+0x3>
    1fae:	80 91 9f 20 	lds	r24, 0x209F	; 0x80209f <__iob+0x4>
    1fb2:	90 91 a0 20 	lds	r25, 0x20A0	; 0x8020a0 <__iob+0x5>
    1fb6:	89 2b       	or	r24, r25
    1fb8:	21 f4       	brne	.+8      	; 0x1fc2 <fdevopen+0x88>
    1fba:	e0 93 9f 20 	sts	0x209F, r30	; 0x80209f <__iob+0x4>
    1fbe:	f0 93 a0 20 	sts	0x20A0, r31	; 0x8020a0 <__iob+0x5>
    1fc2:	cf 01       	movw	r24, r30
    1fc4:	df 91       	pop	r29
    1fc6:	cf 91       	pop	r28
    1fc8:	1f 91       	pop	r17
    1fca:	0f 91       	pop	r16
    1fcc:	08 95       	ret

00001fce <printf>:
    1fce:	cf 93       	push	r28
    1fd0:	df 93       	push	r29
    1fd2:	cd b7       	in	r28, 0x3d	; 61
    1fd4:	de b7       	in	r29, 0x3e	; 62
    1fd6:	ae 01       	movw	r20, r28
    1fd8:	4a 5f       	subi	r20, 0xFA	; 250
    1fda:	5f 4f       	sbci	r21, 0xFF	; 255
    1fdc:	fa 01       	movw	r30, r20
    1fde:	61 91       	ld	r22, Z+
    1fe0:	71 91       	ld	r23, Z+
    1fe2:	af 01       	movw	r20, r30
    1fe4:	80 91 9d 20 	lds	r24, 0x209D	; 0x80209d <__iob+0x2>
    1fe8:	90 91 9e 20 	lds	r25, 0x209E	; 0x80209e <__iob+0x3>
    1fec:	33 d0       	rcall	.+102    	; 0x2054 <vfprintf>
    1fee:	df 91       	pop	r29
    1ff0:	cf 91       	pop	r28
    1ff2:	08 95       	ret

00001ff4 <puts>:
    1ff4:	0f 93       	push	r16
    1ff6:	1f 93       	push	r17
    1ff8:	cf 93       	push	r28
    1ffa:	df 93       	push	r29
    1ffc:	e0 91 9d 20 	lds	r30, 0x209D	; 0x80209d <__iob+0x2>
    2000:	f0 91 9e 20 	lds	r31, 0x209E	; 0x80209e <__iob+0x3>
    2004:	23 81       	ldd	r18, Z+3	; 0x03
    2006:	21 ff       	sbrs	r18, 1
    2008:	1b c0       	rjmp	.+54     	; 0x2040 <puts+0x4c>
    200a:	8c 01       	movw	r16, r24
    200c:	d0 e0       	ldi	r29, 0x00	; 0
    200e:	c0 e0       	ldi	r28, 0x00	; 0
    2010:	f8 01       	movw	r30, r16
    2012:	81 91       	ld	r24, Z+
    2014:	8f 01       	movw	r16, r30
    2016:	60 91 9d 20 	lds	r22, 0x209D	; 0x80209d <__iob+0x2>
    201a:	70 91 9e 20 	lds	r23, 0x209E	; 0x80209e <__iob+0x3>
    201e:	db 01       	movw	r26, r22
    2020:	18 96       	adiw	r26, 0x08	; 8
    2022:	ed 91       	ld	r30, X+
    2024:	fc 91       	ld	r31, X
    2026:	19 97       	sbiw	r26, 0x09	; 9
    2028:	88 23       	and	r24, r24
    202a:	31 f0       	breq	.+12     	; 0x2038 <puts+0x44>
    202c:	19 95       	eicall
    202e:	89 2b       	or	r24, r25
    2030:	79 f3       	breq	.-34     	; 0x2010 <puts+0x1c>
    2032:	df ef       	ldi	r29, 0xFF	; 255
    2034:	cf ef       	ldi	r28, 0xFF	; 255
    2036:	ec cf       	rjmp	.-40     	; 0x2010 <puts+0x1c>
    2038:	8a e0       	ldi	r24, 0x0A	; 10
    203a:	19 95       	eicall
    203c:	89 2b       	or	r24, r25
    203e:	19 f0       	breq	.+6      	; 0x2046 <puts+0x52>
    2040:	8f ef       	ldi	r24, 0xFF	; 255
    2042:	9f ef       	ldi	r25, 0xFF	; 255
    2044:	02 c0       	rjmp	.+4      	; 0x204a <puts+0x56>
    2046:	8d 2f       	mov	r24, r29
    2048:	9c 2f       	mov	r25, r28
    204a:	df 91       	pop	r29
    204c:	cf 91       	pop	r28
    204e:	1f 91       	pop	r17
    2050:	0f 91       	pop	r16
    2052:	08 95       	ret

00002054 <vfprintf>:
    2054:	2f 92       	push	r2
    2056:	3f 92       	push	r3
    2058:	4f 92       	push	r4
    205a:	5f 92       	push	r5
    205c:	6f 92       	push	r6
    205e:	7f 92       	push	r7
    2060:	8f 92       	push	r8
    2062:	9f 92       	push	r9
    2064:	af 92       	push	r10
    2066:	bf 92       	push	r11
    2068:	cf 92       	push	r12
    206a:	df 92       	push	r13
    206c:	ef 92       	push	r14
    206e:	ff 92       	push	r15
    2070:	0f 93       	push	r16
    2072:	1f 93       	push	r17
    2074:	cf 93       	push	r28
    2076:	df 93       	push	r29
    2078:	cd b7       	in	r28, 0x3d	; 61
    207a:	de b7       	in	r29, 0x3e	; 62
    207c:	2b 97       	sbiw	r28, 0x0b	; 11
    207e:	cd bf       	out	0x3d, r28	; 61
    2080:	de bf       	out	0x3e, r29	; 62
    2082:	6c 01       	movw	r12, r24
    2084:	7b 01       	movw	r14, r22
    2086:	8a 01       	movw	r16, r20
    2088:	fc 01       	movw	r30, r24
    208a:	16 82       	std	Z+6, r1	; 0x06
    208c:	17 82       	std	Z+7, r1	; 0x07
    208e:	83 81       	ldd	r24, Z+3	; 0x03
    2090:	81 ff       	sbrs	r24, 1
    2092:	bf c1       	rjmp	.+894    	; 0x2412 <vfprintf+0x3be>
    2094:	ce 01       	movw	r24, r28
    2096:	01 96       	adiw	r24, 0x01	; 1
    2098:	3c 01       	movw	r6, r24
    209a:	f6 01       	movw	r30, r12
    209c:	93 81       	ldd	r25, Z+3	; 0x03
    209e:	f7 01       	movw	r30, r14
    20a0:	93 fd       	sbrc	r25, 3
    20a2:	85 91       	lpm	r24, Z+
    20a4:	93 ff       	sbrs	r25, 3
    20a6:	81 91       	ld	r24, Z+
    20a8:	7f 01       	movw	r14, r30
    20aa:	88 23       	and	r24, r24
    20ac:	09 f4       	brne	.+2      	; 0x20b0 <vfprintf+0x5c>
    20ae:	ad c1       	rjmp	.+858    	; 0x240a <vfprintf+0x3b6>
    20b0:	85 32       	cpi	r24, 0x25	; 37
    20b2:	39 f4       	brne	.+14     	; 0x20c2 <vfprintf+0x6e>
    20b4:	93 fd       	sbrc	r25, 3
    20b6:	85 91       	lpm	r24, Z+
    20b8:	93 ff       	sbrs	r25, 3
    20ba:	81 91       	ld	r24, Z+
    20bc:	7f 01       	movw	r14, r30
    20be:	85 32       	cpi	r24, 0x25	; 37
    20c0:	21 f4       	brne	.+8      	; 0x20ca <vfprintf+0x76>
    20c2:	b6 01       	movw	r22, r12
    20c4:	90 e0       	ldi	r25, 0x00	; 0
    20c6:	15 d3       	rcall	.+1578   	; 0x26f2 <fputc>
    20c8:	e8 cf       	rjmp	.-48     	; 0x209a <vfprintf+0x46>
    20ca:	91 2c       	mov	r9, r1
    20cc:	21 2c       	mov	r2, r1
    20ce:	31 2c       	mov	r3, r1
    20d0:	ff e1       	ldi	r31, 0x1F	; 31
    20d2:	f3 15       	cp	r31, r3
    20d4:	d8 f0       	brcs	.+54     	; 0x210c <vfprintf+0xb8>
    20d6:	8b 32       	cpi	r24, 0x2B	; 43
    20d8:	79 f0       	breq	.+30     	; 0x20f8 <vfprintf+0xa4>
    20da:	38 f4       	brcc	.+14     	; 0x20ea <vfprintf+0x96>
    20dc:	80 32       	cpi	r24, 0x20	; 32
    20de:	79 f0       	breq	.+30     	; 0x20fe <vfprintf+0xaa>
    20e0:	83 32       	cpi	r24, 0x23	; 35
    20e2:	a1 f4       	brne	.+40     	; 0x210c <vfprintf+0xb8>
    20e4:	23 2d       	mov	r18, r3
    20e6:	20 61       	ori	r18, 0x10	; 16
    20e8:	1d c0       	rjmp	.+58     	; 0x2124 <vfprintf+0xd0>
    20ea:	8d 32       	cpi	r24, 0x2D	; 45
    20ec:	61 f0       	breq	.+24     	; 0x2106 <vfprintf+0xb2>
    20ee:	80 33       	cpi	r24, 0x30	; 48
    20f0:	69 f4       	brne	.+26     	; 0x210c <vfprintf+0xb8>
    20f2:	23 2d       	mov	r18, r3
    20f4:	21 60       	ori	r18, 0x01	; 1
    20f6:	16 c0       	rjmp	.+44     	; 0x2124 <vfprintf+0xd0>
    20f8:	83 2d       	mov	r24, r3
    20fa:	82 60       	ori	r24, 0x02	; 2
    20fc:	38 2e       	mov	r3, r24
    20fe:	e3 2d       	mov	r30, r3
    2100:	e4 60       	ori	r30, 0x04	; 4
    2102:	3e 2e       	mov	r3, r30
    2104:	2a c0       	rjmp	.+84     	; 0x215a <vfprintf+0x106>
    2106:	f3 2d       	mov	r31, r3
    2108:	f8 60       	ori	r31, 0x08	; 8
    210a:	1d c0       	rjmp	.+58     	; 0x2146 <vfprintf+0xf2>
    210c:	37 fc       	sbrc	r3, 7
    210e:	2d c0       	rjmp	.+90     	; 0x216a <vfprintf+0x116>
    2110:	20 ed       	ldi	r18, 0xD0	; 208
    2112:	28 0f       	add	r18, r24
    2114:	2a 30       	cpi	r18, 0x0A	; 10
    2116:	40 f0       	brcs	.+16     	; 0x2128 <vfprintf+0xd4>
    2118:	8e 32       	cpi	r24, 0x2E	; 46
    211a:	b9 f4       	brne	.+46     	; 0x214a <vfprintf+0xf6>
    211c:	36 fc       	sbrc	r3, 6
    211e:	75 c1       	rjmp	.+746    	; 0x240a <vfprintf+0x3b6>
    2120:	23 2d       	mov	r18, r3
    2122:	20 64       	ori	r18, 0x40	; 64
    2124:	32 2e       	mov	r3, r18
    2126:	19 c0       	rjmp	.+50     	; 0x215a <vfprintf+0x106>
    2128:	36 fe       	sbrs	r3, 6
    212a:	06 c0       	rjmp	.+12     	; 0x2138 <vfprintf+0xe4>
    212c:	8a e0       	ldi	r24, 0x0A	; 10
    212e:	98 9e       	mul	r9, r24
    2130:	20 0d       	add	r18, r0
    2132:	11 24       	eor	r1, r1
    2134:	92 2e       	mov	r9, r18
    2136:	11 c0       	rjmp	.+34     	; 0x215a <vfprintf+0x106>
    2138:	ea e0       	ldi	r30, 0x0A	; 10
    213a:	2e 9e       	mul	r2, r30
    213c:	20 0d       	add	r18, r0
    213e:	11 24       	eor	r1, r1
    2140:	22 2e       	mov	r2, r18
    2142:	f3 2d       	mov	r31, r3
    2144:	f0 62       	ori	r31, 0x20	; 32
    2146:	3f 2e       	mov	r3, r31
    2148:	08 c0       	rjmp	.+16     	; 0x215a <vfprintf+0x106>
    214a:	8c 36       	cpi	r24, 0x6C	; 108
    214c:	21 f4       	brne	.+8      	; 0x2156 <vfprintf+0x102>
    214e:	83 2d       	mov	r24, r3
    2150:	80 68       	ori	r24, 0x80	; 128
    2152:	38 2e       	mov	r3, r24
    2154:	02 c0       	rjmp	.+4      	; 0x215a <vfprintf+0x106>
    2156:	88 36       	cpi	r24, 0x68	; 104
    2158:	41 f4       	brne	.+16     	; 0x216a <vfprintf+0x116>
    215a:	f7 01       	movw	r30, r14
    215c:	93 fd       	sbrc	r25, 3
    215e:	85 91       	lpm	r24, Z+
    2160:	93 ff       	sbrs	r25, 3
    2162:	81 91       	ld	r24, Z+
    2164:	7f 01       	movw	r14, r30
    2166:	81 11       	cpse	r24, r1
    2168:	b3 cf       	rjmp	.-154    	; 0x20d0 <vfprintf+0x7c>
    216a:	98 2f       	mov	r25, r24
    216c:	9f 7d       	andi	r25, 0xDF	; 223
    216e:	95 54       	subi	r25, 0x45	; 69
    2170:	93 30       	cpi	r25, 0x03	; 3
    2172:	28 f4       	brcc	.+10     	; 0x217e <vfprintf+0x12a>
    2174:	0c 5f       	subi	r16, 0xFC	; 252
    2176:	1f 4f       	sbci	r17, 0xFF	; 255
    2178:	9f e3       	ldi	r25, 0x3F	; 63
    217a:	99 83       	std	Y+1, r25	; 0x01
    217c:	0d c0       	rjmp	.+26     	; 0x2198 <vfprintf+0x144>
    217e:	83 36       	cpi	r24, 0x63	; 99
    2180:	31 f0       	breq	.+12     	; 0x218e <vfprintf+0x13a>
    2182:	83 37       	cpi	r24, 0x73	; 115
    2184:	71 f0       	breq	.+28     	; 0x21a2 <vfprintf+0x14e>
    2186:	83 35       	cpi	r24, 0x53	; 83
    2188:	09 f0       	breq	.+2      	; 0x218c <vfprintf+0x138>
    218a:	55 c0       	rjmp	.+170    	; 0x2236 <vfprintf+0x1e2>
    218c:	20 c0       	rjmp	.+64     	; 0x21ce <vfprintf+0x17a>
    218e:	f8 01       	movw	r30, r16
    2190:	80 81       	ld	r24, Z
    2192:	89 83       	std	Y+1, r24	; 0x01
    2194:	0e 5f       	subi	r16, 0xFE	; 254
    2196:	1f 4f       	sbci	r17, 0xFF	; 255
    2198:	88 24       	eor	r8, r8
    219a:	83 94       	inc	r8
    219c:	91 2c       	mov	r9, r1
    219e:	53 01       	movw	r10, r6
    21a0:	12 c0       	rjmp	.+36     	; 0x21c6 <vfprintf+0x172>
    21a2:	28 01       	movw	r4, r16
    21a4:	f2 e0       	ldi	r31, 0x02	; 2
    21a6:	4f 0e       	add	r4, r31
    21a8:	51 1c       	adc	r5, r1
    21aa:	f8 01       	movw	r30, r16
    21ac:	a0 80       	ld	r10, Z
    21ae:	b1 80       	ldd	r11, Z+1	; 0x01
    21b0:	36 fe       	sbrs	r3, 6
    21b2:	03 c0       	rjmp	.+6      	; 0x21ba <vfprintf+0x166>
    21b4:	69 2d       	mov	r22, r9
    21b6:	70 e0       	ldi	r23, 0x00	; 0
    21b8:	02 c0       	rjmp	.+4      	; 0x21be <vfprintf+0x16a>
    21ba:	6f ef       	ldi	r22, 0xFF	; 255
    21bc:	7f ef       	ldi	r23, 0xFF	; 255
    21be:	c5 01       	movw	r24, r10
    21c0:	8d d2       	rcall	.+1306   	; 0x26dc <strnlen>
    21c2:	4c 01       	movw	r8, r24
    21c4:	82 01       	movw	r16, r4
    21c6:	f3 2d       	mov	r31, r3
    21c8:	ff 77       	andi	r31, 0x7F	; 127
    21ca:	3f 2e       	mov	r3, r31
    21cc:	15 c0       	rjmp	.+42     	; 0x21f8 <vfprintf+0x1a4>
    21ce:	28 01       	movw	r4, r16
    21d0:	22 e0       	ldi	r18, 0x02	; 2
    21d2:	42 0e       	add	r4, r18
    21d4:	51 1c       	adc	r5, r1
    21d6:	f8 01       	movw	r30, r16
    21d8:	a0 80       	ld	r10, Z
    21da:	b1 80       	ldd	r11, Z+1	; 0x01
    21dc:	36 fe       	sbrs	r3, 6
    21de:	03 c0       	rjmp	.+6      	; 0x21e6 <vfprintf+0x192>
    21e0:	69 2d       	mov	r22, r9
    21e2:	70 e0       	ldi	r23, 0x00	; 0
    21e4:	02 c0       	rjmp	.+4      	; 0x21ea <vfprintf+0x196>
    21e6:	6f ef       	ldi	r22, 0xFF	; 255
    21e8:	7f ef       	ldi	r23, 0xFF	; 255
    21ea:	c5 01       	movw	r24, r10
    21ec:	65 d2       	rcall	.+1226   	; 0x26b8 <strnlen_P>
    21ee:	4c 01       	movw	r8, r24
    21f0:	f3 2d       	mov	r31, r3
    21f2:	f0 68       	ori	r31, 0x80	; 128
    21f4:	3f 2e       	mov	r3, r31
    21f6:	82 01       	movw	r16, r4
    21f8:	33 fc       	sbrc	r3, 3
    21fa:	19 c0       	rjmp	.+50     	; 0x222e <vfprintf+0x1da>
    21fc:	82 2d       	mov	r24, r2
    21fe:	90 e0       	ldi	r25, 0x00	; 0
    2200:	88 16       	cp	r8, r24
    2202:	99 06       	cpc	r9, r25
    2204:	a0 f4       	brcc	.+40     	; 0x222e <vfprintf+0x1da>
    2206:	b6 01       	movw	r22, r12
    2208:	80 e2       	ldi	r24, 0x20	; 32
    220a:	90 e0       	ldi	r25, 0x00	; 0
    220c:	72 d2       	rcall	.+1252   	; 0x26f2 <fputc>
    220e:	2a 94       	dec	r2
    2210:	f5 cf       	rjmp	.-22     	; 0x21fc <vfprintf+0x1a8>
    2212:	f5 01       	movw	r30, r10
    2214:	37 fc       	sbrc	r3, 7
    2216:	85 91       	lpm	r24, Z+
    2218:	37 fe       	sbrs	r3, 7
    221a:	81 91       	ld	r24, Z+
    221c:	5f 01       	movw	r10, r30
    221e:	b6 01       	movw	r22, r12
    2220:	90 e0       	ldi	r25, 0x00	; 0
    2222:	67 d2       	rcall	.+1230   	; 0x26f2 <fputc>
    2224:	21 10       	cpse	r2, r1
    2226:	2a 94       	dec	r2
    2228:	21 e0       	ldi	r18, 0x01	; 1
    222a:	82 1a       	sub	r8, r18
    222c:	91 08       	sbc	r9, r1
    222e:	81 14       	cp	r8, r1
    2230:	91 04       	cpc	r9, r1
    2232:	79 f7       	brne	.-34     	; 0x2212 <vfprintf+0x1be>
    2234:	e1 c0       	rjmp	.+450    	; 0x23f8 <vfprintf+0x3a4>
    2236:	84 36       	cpi	r24, 0x64	; 100
    2238:	11 f0       	breq	.+4      	; 0x223e <vfprintf+0x1ea>
    223a:	89 36       	cpi	r24, 0x69	; 105
    223c:	39 f5       	brne	.+78     	; 0x228c <vfprintf+0x238>
    223e:	f8 01       	movw	r30, r16
    2240:	37 fe       	sbrs	r3, 7
    2242:	07 c0       	rjmp	.+14     	; 0x2252 <vfprintf+0x1fe>
    2244:	60 81       	ld	r22, Z
    2246:	71 81       	ldd	r23, Z+1	; 0x01
    2248:	82 81       	ldd	r24, Z+2	; 0x02
    224a:	93 81       	ldd	r25, Z+3	; 0x03
    224c:	0c 5f       	subi	r16, 0xFC	; 252
    224e:	1f 4f       	sbci	r17, 0xFF	; 255
    2250:	08 c0       	rjmp	.+16     	; 0x2262 <vfprintf+0x20e>
    2252:	60 81       	ld	r22, Z
    2254:	71 81       	ldd	r23, Z+1	; 0x01
    2256:	07 2e       	mov	r0, r23
    2258:	00 0c       	add	r0, r0
    225a:	88 0b       	sbc	r24, r24
    225c:	99 0b       	sbc	r25, r25
    225e:	0e 5f       	subi	r16, 0xFE	; 254
    2260:	1f 4f       	sbci	r17, 0xFF	; 255
    2262:	f3 2d       	mov	r31, r3
    2264:	ff 76       	andi	r31, 0x6F	; 111
    2266:	3f 2e       	mov	r3, r31
    2268:	97 ff       	sbrs	r25, 7
    226a:	09 c0       	rjmp	.+18     	; 0x227e <vfprintf+0x22a>
    226c:	90 95       	com	r25
    226e:	80 95       	com	r24
    2270:	70 95       	com	r23
    2272:	61 95       	neg	r22
    2274:	7f 4f       	sbci	r23, 0xFF	; 255
    2276:	8f 4f       	sbci	r24, 0xFF	; 255
    2278:	9f 4f       	sbci	r25, 0xFF	; 255
    227a:	f0 68       	ori	r31, 0x80	; 128
    227c:	3f 2e       	mov	r3, r31
    227e:	2a e0       	ldi	r18, 0x0A	; 10
    2280:	30 e0       	ldi	r19, 0x00	; 0
    2282:	a3 01       	movw	r20, r6
    2284:	72 d2       	rcall	.+1252   	; 0x276a <__ultoa_invert>
    2286:	88 2e       	mov	r8, r24
    2288:	86 18       	sub	r8, r6
    228a:	44 c0       	rjmp	.+136    	; 0x2314 <vfprintf+0x2c0>
    228c:	85 37       	cpi	r24, 0x75	; 117
    228e:	31 f4       	brne	.+12     	; 0x229c <vfprintf+0x248>
    2290:	23 2d       	mov	r18, r3
    2292:	2f 7e       	andi	r18, 0xEF	; 239
    2294:	b2 2e       	mov	r11, r18
    2296:	2a e0       	ldi	r18, 0x0A	; 10
    2298:	30 e0       	ldi	r19, 0x00	; 0
    229a:	25 c0       	rjmp	.+74     	; 0x22e6 <vfprintf+0x292>
    229c:	93 2d       	mov	r25, r3
    229e:	99 7f       	andi	r25, 0xF9	; 249
    22a0:	b9 2e       	mov	r11, r25
    22a2:	8f 36       	cpi	r24, 0x6F	; 111
    22a4:	c1 f0       	breq	.+48     	; 0x22d6 <vfprintf+0x282>
    22a6:	18 f4       	brcc	.+6      	; 0x22ae <vfprintf+0x25a>
    22a8:	88 35       	cpi	r24, 0x58	; 88
    22aa:	79 f0       	breq	.+30     	; 0x22ca <vfprintf+0x276>
    22ac:	ae c0       	rjmp	.+348    	; 0x240a <vfprintf+0x3b6>
    22ae:	80 37       	cpi	r24, 0x70	; 112
    22b0:	19 f0       	breq	.+6      	; 0x22b8 <vfprintf+0x264>
    22b2:	88 37       	cpi	r24, 0x78	; 120
    22b4:	21 f0       	breq	.+8      	; 0x22be <vfprintf+0x26a>
    22b6:	a9 c0       	rjmp	.+338    	; 0x240a <vfprintf+0x3b6>
    22b8:	e9 2f       	mov	r30, r25
    22ba:	e0 61       	ori	r30, 0x10	; 16
    22bc:	be 2e       	mov	r11, r30
    22be:	b4 fe       	sbrs	r11, 4
    22c0:	0d c0       	rjmp	.+26     	; 0x22dc <vfprintf+0x288>
    22c2:	fb 2d       	mov	r31, r11
    22c4:	f4 60       	ori	r31, 0x04	; 4
    22c6:	bf 2e       	mov	r11, r31
    22c8:	09 c0       	rjmp	.+18     	; 0x22dc <vfprintf+0x288>
    22ca:	34 fe       	sbrs	r3, 4
    22cc:	0a c0       	rjmp	.+20     	; 0x22e2 <vfprintf+0x28e>
    22ce:	29 2f       	mov	r18, r25
    22d0:	26 60       	ori	r18, 0x06	; 6
    22d2:	b2 2e       	mov	r11, r18
    22d4:	06 c0       	rjmp	.+12     	; 0x22e2 <vfprintf+0x28e>
    22d6:	28 e0       	ldi	r18, 0x08	; 8
    22d8:	30 e0       	ldi	r19, 0x00	; 0
    22da:	05 c0       	rjmp	.+10     	; 0x22e6 <vfprintf+0x292>
    22dc:	20 e1       	ldi	r18, 0x10	; 16
    22de:	30 e0       	ldi	r19, 0x00	; 0
    22e0:	02 c0       	rjmp	.+4      	; 0x22e6 <vfprintf+0x292>
    22e2:	20 e1       	ldi	r18, 0x10	; 16
    22e4:	32 e0       	ldi	r19, 0x02	; 2
    22e6:	f8 01       	movw	r30, r16
    22e8:	b7 fe       	sbrs	r11, 7
    22ea:	07 c0       	rjmp	.+14     	; 0x22fa <vfprintf+0x2a6>
    22ec:	60 81       	ld	r22, Z
    22ee:	71 81       	ldd	r23, Z+1	; 0x01
    22f0:	82 81       	ldd	r24, Z+2	; 0x02
    22f2:	93 81       	ldd	r25, Z+3	; 0x03
    22f4:	0c 5f       	subi	r16, 0xFC	; 252
    22f6:	1f 4f       	sbci	r17, 0xFF	; 255
    22f8:	06 c0       	rjmp	.+12     	; 0x2306 <vfprintf+0x2b2>
    22fa:	60 81       	ld	r22, Z
    22fc:	71 81       	ldd	r23, Z+1	; 0x01
    22fe:	80 e0       	ldi	r24, 0x00	; 0
    2300:	90 e0       	ldi	r25, 0x00	; 0
    2302:	0e 5f       	subi	r16, 0xFE	; 254
    2304:	1f 4f       	sbci	r17, 0xFF	; 255
    2306:	a3 01       	movw	r20, r6
    2308:	30 d2       	rcall	.+1120   	; 0x276a <__ultoa_invert>
    230a:	88 2e       	mov	r8, r24
    230c:	86 18       	sub	r8, r6
    230e:	fb 2d       	mov	r31, r11
    2310:	ff 77       	andi	r31, 0x7F	; 127
    2312:	3f 2e       	mov	r3, r31
    2314:	36 fe       	sbrs	r3, 6
    2316:	0d c0       	rjmp	.+26     	; 0x2332 <vfprintf+0x2de>
    2318:	23 2d       	mov	r18, r3
    231a:	2e 7f       	andi	r18, 0xFE	; 254
    231c:	a2 2e       	mov	r10, r18
    231e:	89 14       	cp	r8, r9
    2320:	58 f4       	brcc	.+22     	; 0x2338 <vfprintf+0x2e4>
    2322:	34 fe       	sbrs	r3, 4
    2324:	0b c0       	rjmp	.+22     	; 0x233c <vfprintf+0x2e8>
    2326:	32 fc       	sbrc	r3, 2
    2328:	09 c0       	rjmp	.+18     	; 0x233c <vfprintf+0x2e8>
    232a:	83 2d       	mov	r24, r3
    232c:	8e 7e       	andi	r24, 0xEE	; 238
    232e:	a8 2e       	mov	r10, r24
    2330:	05 c0       	rjmp	.+10     	; 0x233c <vfprintf+0x2e8>
    2332:	b8 2c       	mov	r11, r8
    2334:	a3 2c       	mov	r10, r3
    2336:	03 c0       	rjmp	.+6      	; 0x233e <vfprintf+0x2ea>
    2338:	b8 2c       	mov	r11, r8
    233a:	01 c0       	rjmp	.+2      	; 0x233e <vfprintf+0x2ea>
    233c:	b9 2c       	mov	r11, r9
    233e:	a4 fe       	sbrs	r10, 4
    2340:	0f c0       	rjmp	.+30     	; 0x2360 <vfprintf+0x30c>
    2342:	fe 01       	movw	r30, r28
    2344:	e8 0d       	add	r30, r8
    2346:	f1 1d       	adc	r31, r1
    2348:	80 81       	ld	r24, Z
    234a:	80 33       	cpi	r24, 0x30	; 48
    234c:	21 f4       	brne	.+8      	; 0x2356 <vfprintf+0x302>
    234e:	9a 2d       	mov	r25, r10
    2350:	99 7e       	andi	r25, 0xE9	; 233
    2352:	a9 2e       	mov	r10, r25
    2354:	09 c0       	rjmp	.+18     	; 0x2368 <vfprintf+0x314>
    2356:	a2 fe       	sbrs	r10, 2
    2358:	06 c0       	rjmp	.+12     	; 0x2366 <vfprintf+0x312>
    235a:	b3 94       	inc	r11
    235c:	b3 94       	inc	r11
    235e:	04 c0       	rjmp	.+8      	; 0x2368 <vfprintf+0x314>
    2360:	8a 2d       	mov	r24, r10
    2362:	86 78       	andi	r24, 0x86	; 134
    2364:	09 f0       	breq	.+2      	; 0x2368 <vfprintf+0x314>
    2366:	b3 94       	inc	r11
    2368:	a3 fc       	sbrc	r10, 3
    236a:	10 c0       	rjmp	.+32     	; 0x238c <vfprintf+0x338>
    236c:	a0 fe       	sbrs	r10, 0
    236e:	06 c0       	rjmp	.+12     	; 0x237c <vfprintf+0x328>
    2370:	b2 14       	cp	r11, r2
    2372:	80 f4       	brcc	.+32     	; 0x2394 <vfprintf+0x340>
    2374:	28 0c       	add	r2, r8
    2376:	92 2c       	mov	r9, r2
    2378:	9b 18       	sub	r9, r11
    237a:	0d c0       	rjmp	.+26     	; 0x2396 <vfprintf+0x342>
    237c:	b2 14       	cp	r11, r2
    237e:	58 f4       	brcc	.+22     	; 0x2396 <vfprintf+0x342>
    2380:	b6 01       	movw	r22, r12
    2382:	80 e2       	ldi	r24, 0x20	; 32
    2384:	90 e0       	ldi	r25, 0x00	; 0
    2386:	b5 d1       	rcall	.+874    	; 0x26f2 <fputc>
    2388:	b3 94       	inc	r11
    238a:	f8 cf       	rjmp	.-16     	; 0x237c <vfprintf+0x328>
    238c:	b2 14       	cp	r11, r2
    238e:	18 f4       	brcc	.+6      	; 0x2396 <vfprintf+0x342>
    2390:	2b 18       	sub	r2, r11
    2392:	02 c0       	rjmp	.+4      	; 0x2398 <vfprintf+0x344>
    2394:	98 2c       	mov	r9, r8
    2396:	21 2c       	mov	r2, r1
    2398:	a4 fe       	sbrs	r10, 4
    239a:	0f c0       	rjmp	.+30     	; 0x23ba <vfprintf+0x366>
    239c:	b6 01       	movw	r22, r12
    239e:	80 e3       	ldi	r24, 0x30	; 48
    23a0:	90 e0       	ldi	r25, 0x00	; 0
    23a2:	a7 d1       	rcall	.+846    	; 0x26f2 <fputc>
    23a4:	a2 fe       	sbrs	r10, 2
    23a6:	16 c0       	rjmp	.+44     	; 0x23d4 <vfprintf+0x380>
    23a8:	a1 fc       	sbrc	r10, 1
    23aa:	03 c0       	rjmp	.+6      	; 0x23b2 <vfprintf+0x35e>
    23ac:	88 e7       	ldi	r24, 0x78	; 120
    23ae:	90 e0       	ldi	r25, 0x00	; 0
    23b0:	02 c0       	rjmp	.+4      	; 0x23b6 <vfprintf+0x362>
    23b2:	88 e5       	ldi	r24, 0x58	; 88
    23b4:	90 e0       	ldi	r25, 0x00	; 0
    23b6:	b6 01       	movw	r22, r12
    23b8:	0c c0       	rjmp	.+24     	; 0x23d2 <vfprintf+0x37e>
    23ba:	8a 2d       	mov	r24, r10
    23bc:	86 78       	andi	r24, 0x86	; 134
    23be:	51 f0       	breq	.+20     	; 0x23d4 <vfprintf+0x380>
    23c0:	a1 fe       	sbrs	r10, 1
    23c2:	02 c0       	rjmp	.+4      	; 0x23c8 <vfprintf+0x374>
    23c4:	8b e2       	ldi	r24, 0x2B	; 43
    23c6:	01 c0       	rjmp	.+2      	; 0x23ca <vfprintf+0x376>
    23c8:	80 e2       	ldi	r24, 0x20	; 32
    23ca:	a7 fc       	sbrc	r10, 7
    23cc:	8d e2       	ldi	r24, 0x2D	; 45
    23ce:	b6 01       	movw	r22, r12
    23d0:	90 e0       	ldi	r25, 0x00	; 0
    23d2:	8f d1       	rcall	.+798    	; 0x26f2 <fputc>
    23d4:	89 14       	cp	r8, r9
    23d6:	30 f4       	brcc	.+12     	; 0x23e4 <vfprintf+0x390>
    23d8:	b6 01       	movw	r22, r12
    23da:	80 e3       	ldi	r24, 0x30	; 48
    23dc:	90 e0       	ldi	r25, 0x00	; 0
    23de:	89 d1       	rcall	.+786    	; 0x26f2 <fputc>
    23e0:	9a 94       	dec	r9
    23e2:	f8 cf       	rjmp	.-16     	; 0x23d4 <vfprintf+0x380>
    23e4:	8a 94       	dec	r8
    23e6:	f3 01       	movw	r30, r6
    23e8:	e8 0d       	add	r30, r8
    23ea:	f1 1d       	adc	r31, r1
    23ec:	80 81       	ld	r24, Z
    23ee:	b6 01       	movw	r22, r12
    23f0:	90 e0       	ldi	r25, 0x00	; 0
    23f2:	7f d1       	rcall	.+766    	; 0x26f2 <fputc>
    23f4:	81 10       	cpse	r8, r1
    23f6:	f6 cf       	rjmp	.-20     	; 0x23e4 <vfprintf+0x390>
    23f8:	22 20       	and	r2, r2
    23fa:	09 f4       	brne	.+2      	; 0x23fe <vfprintf+0x3aa>
    23fc:	4e ce       	rjmp	.-868    	; 0x209a <vfprintf+0x46>
    23fe:	b6 01       	movw	r22, r12
    2400:	80 e2       	ldi	r24, 0x20	; 32
    2402:	90 e0       	ldi	r25, 0x00	; 0
    2404:	76 d1       	rcall	.+748    	; 0x26f2 <fputc>
    2406:	2a 94       	dec	r2
    2408:	f7 cf       	rjmp	.-18     	; 0x23f8 <vfprintf+0x3a4>
    240a:	f6 01       	movw	r30, r12
    240c:	86 81       	ldd	r24, Z+6	; 0x06
    240e:	97 81       	ldd	r25, Z+7	; 0x07
    2410:	02 c0       	rjmp	.+4      	; 0x2416 <vfprintf+0x3c2>
    2412:	8f ef       	ldi	r24, 0xFF	; 255
    2414:	9f ef       	ldi	r25, 0xFF	; 255
    2416:	2b 96       	adiw	r28, 0x0b	; 11
    2418:	cd bf       	out	0x3d, r28	; 61
    241a:	de bf       	out	0x3e, r29	; 62
    241c:	df 91       	pop	r29
    241e:	cf 91       	pop	r28
    2420:	1f 91       	pop	r17
    2422:	0f 91       	pop	r16
    2424:	ff 90       	pop	r15
    2426:	ef 90       	pop	r14
    2428:	df 90       	pop	r13
    242a:	cf 90       	pop	r12
    242c:	bf 90       	pop	r11
    242e:	af 90       	pop	r10
    2430:	9f 90       	pop	r9
    2432:	8f 90       	pop	r8
    2434:	7f 90       	pop	r7
    2436:	6f 90       	pop	r6
    2438:	5f 90       	pop	r5
    243a:	4f 90       	pop	r4
    243c:	3f 90       	pop	r3
    243e:	2f 90       	pop	r2
    2440:	08 95       	ret

00002442 <calloc>:
    2442:	0f 93       	push	r16
    2444:	1f 93       	push	r17
    2446:	cf 93       	push	r28
    2448:	df 93       	push	r29
    244a:	86 9f       	mul	r24, r22
    244c:	80 01       	movw	r16, r0
    244e:	87 9f       	mul	r24, r23
    2450:	10 0d       	add	r17, r0
    2452:	96 9f       	mul	r25, r22
    2454:	10 0d       	add	r17, r0
    2456:	11 24       	eor	r1, r1
    2458:	c8 01       	movw	r24, r16
    245a:	0d d0       	rcall	.+26     	; 0x2476 <malloc>
    245c:	ec 01       	movw	r28, r24
    245e:	00 97       	sbiw	r24, 0x00	; 0
    2460:	21 f0       	breq	.+8      	; 0x246a <calloc+0x28>
    2462:	a8 01       	movw	r20, r16
    2464:	60 e0       	ldi	r22, 0x00	; 0
    2466:	70 e0       	ldi	r23, 0x00	; 0
    2468:	32 d1       	rcall	.+612    	; 0x26ce <memset>
    246a:	ce 01       	movw	r24, r28
    246c:	df 91       	pop	r29
    246e:	cf 91       	pop	r28
    2470:	1f 91       	pop	r17
    2472:	0f 91       	pop	r16
    2474:	08 95       	ret

00002476 <malloc>:
    2476:	0f 93       	push	r16
    2478:	1f 93       	push	r17
    247a:	cf 93       	push	r28
    247c:	df 93       	push	r29
    247e:	82 30       	cpi	r24, 0x02	; 2
    2480:	91 05       	cpc	r25, r1
    2482:	10 f4       	brcc	.+4      	; 0x2488 <malloc+0x12>
    2484:	82 e0       	ldi	r24, 0x02	; 2
    2486:	90 e0       	ldi	r25, 0x00	; 0
    2488:	e0 91 a3 20 	lds	r30, 0x20A3	; 0x8020a3 <__flp>
    248c:	f0 91 a4 20 	lds	r31, 0x20A4	; 0x8020a4 <__flp+0x1>
    2490:	20 e0       	ldi	r18, 0x00	; 0
    2492:	30 e0       	ldi	r19, 0x00	; 0
    2494:	a0 e0       	ldi	r26, 0x00	; 0
    2496:	b0 e0       	ldi	r27, 0x00	; 0
    2498:	30 97       	sbiw	r30, 0x00	; 0
    249a:	19 f1       	breq	.+70     	; 0x24e2 <malloc+0x6c>
    249c:	40 81       	ld	r20, Z
    249e:	51 81       	ldd	r21, Z+1	; 0x01
    24a0:	02 81       	ldd	r16, Z+2	; 0x02
    24a2:	13 81       	ldd	r17, Z+3	; 0x03
    24a4:	48 17       	cp	r20, r24
    24a6:	59 07       	cpc	r21, r25
    24a8:	c8 f0       	brcs	.+50     	; 0x24dc <malloc+0x66>
    24aa:	84 17       	cp	r24, r20
    24ac:	95 07       	cpc	r25, r21
    24ae:	69 f4       	brne	.+26     	; 0x24ca <malloc+0x54>
    24b0:	10 97       	sbiw	r26, 0x00	; 0
    24b2:	31 f0       	breq	.+12     	; 0x24c0 <malloc+0x4a>
    24b4:	12 96       	adiw	r26, 0x02	; 2
    24b6:	0c 93       	st	X, r16
    24b8:	12 97       	sbiw	r26, 0x02	; 2
    24ba:	13 96       	adiw	r26, 0x03	; 3
    24bc:	1c 93       	st	X, r17
    24be:	27 c0       	rjmp	.+78     	; 0x250e <malloc+0x98>
    24c0:	00 93 a3 20 	sts	0x20A3, r16	; 0x8020a3 <__flp>
    24c4:	10 93 a4 20 	sts	0x20A4, r17	; 0x8020a4 <__flp+0x1>
    24c8:	22 c0       	rjmp	.+68     	; 0x250e <malloc+0x98>
    24ca:	21 15       	cp	r18, r1
    24cc:	31 05       	cpc	r19, r1
    24ce:	19 f0       	breq	.+6      	; 0x24d6 <malloc+0x60>
    24d0:	42 17       	cp	r20, r18
    24d2:	53 07       	cpc	r21, r19
    24d4:	18 f4       	brcc	.+6      	; 0x24dc <malloc+0x66>
    24d6:	9a 01       	movw	r18, r20
    24d8:	bd 01       	movw	r22, r26
    24da:	ef 01       	movw	r28, r30
    24dc:	df 01       	movw	r26, r30
    24de:	f8 01       	movw	r30, r16
    24e0:	db cf       	rjmp	.-74     	; 0x2498 <malloc+0x22>
    24e2:	21 15       	cp	r18, r1
    24e4:	31 05       	cpc	r19, r1
    24e6:	f9 f0       	breq	.+62     	; 0x2526 <malloc+0xb0>
    24e8:	28 1b       	sub	r18, r24
    24ea:	39 0b       	sbc	r19, r25
    24ec:	24 30       	cpi	r18, 0x04	; 4
    24ee:	31 05       	cpc	r19, r1
    24f0:	80 f4       	brcc	.+32     	; 0x2512 <malloc+0x9c>
    24f2:	8a 81       	ldd	r24, Y+2	; 0x02
    24f4:	9b 81       	ldd	r25, Y+3	; 0x03
    24f6:	61 15       	cp	r22, r1
    24f8:	71 05       	cpc	r23, r1
    24fa:	21 f0       	breq	.+8      	; 0x2504 <malloc+0x8e>
    24fc:	fb 01       	movw	r30, r22
    24fe:	82 83       	std	Z+2, r24	; 0x02
    2500:	93 83       	std	Z+3, r25	; 0x03
    2502:	04 c0       	rjmp	.+8      	; 0x250c <malloc+0x96>
    2504:	80 93 a3 20 	sts	0x20A3, r24	; 0x8020a3 <__flp>
    2508:	90 93 a4 20 	sts	0x20A4, r25	; 0x8020a4 <__flp+0x1>
    250c:	fe 01       	movw	r30, r28
    250e:	32 96       	adiw	r30, 0x02	; 2
    2510:	44 c0       	rjmp	.+136    	; 0x259a <malloc+0x124>
    2512:	fe 01       	movw	r30, r28
    2514:	e2 0f       	add	r30, r18
    2516:	f3 1f       	adc	r31, r19
    2518:	81 93       	st	Z+, r24
    251a:	91 93       	st	Z+, r25
    251c:	22 50       	subi	r18, 0x02	; 2
    251e:	31 09       	sbc	r19, r1
    2520:	28 83       	st	Y, r18
    2522:	39 83       	std	Y+1, r19	; 0x01
    2524:	3a c0       	rjmp	.+116    	; 0x259a <malloc+0x124>
    2526:	20 91 a1 20 	lds	r18, 0x20A1	; 0x8020a1 <__brkval>
    252a:	30 91 a2 20 	lds	r19, 0x20A2	; 0x8020a2 <__brkval+0x1>
    252e:	23 2b       	or	r18, r19
    2530:	41 f4       	brne	.+16     	; 0x2542 <malloc+0xcc>
    2532:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    2536:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    253a:	20 93 a1 20 	sts	0x20A1, r18	; 0x8020a1 <__brkval>
    253e:	30 93 a2 20 	sts	0x20A2, r19	; 0x8020a2 <__brkval+0x1>
    2542:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
    2546:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
    254a:	21 15       	cp	r18, r1
    254c:	31 05       	cpc	r19, r1
    254e:	41 f4       	brne	.+16     	; 0x2560 <malloc+0xea>
    2550:	2d b7       	in	r18, 0x3d	; 61
    2552:	3e b7       	in	r19, 0x3e	; 62
    2554:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    2558:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    255c:	24 1b       	sub	r18, r20
    255e:	35 0b       	sbc	r19, r21
    2560:	e0 91 a1 20 	lds	r30, 0x20A1	; 0x8020a1 <__brkval>
    2564:	f0 91 a2 20 	lds	r31, 0x20A2	; 0x8020a2 <__brkval+0x1>
    2568:	e2 17       	cp	r30, r18
    256a:	f3 07       	cpc	r31, r19
    256c:	a0 f4       	brcc	.+40     	; 0x2596 <malloc+0x120>
    256e:	2e 1b       	sub	r18, r30
    2570:	3f 0b       	sbc	r19, r31
    2572:	28 17       	cp	r18, r24
    2574:	39 07       	cpc	r19, r25
    2576:	78 f0       	brcs	.+30     	; 0x2596 <malloc+0x120>
    2578:	ac 01       	movw	r20, r24
    257a:	4e 5f       	subi	r20, 0xFE	; 254
    257c:	5f 4f       	sbci	r21, 0xFF	; 255
    257e:	24 17       	cp	r18, r20
    2580:	35 07       	cpc	r19, r21
    2582:	48 f0       	brcs	.+18     	; 0x2596 <malloc+0x120>
    2584:	4e 0f       	add	r20, r30
    2586:	5f 1f       	adc	r21, r31
    2588:	40 93 a1 20 	sts	0x20A1, r20	; 0x8020a1 <__brkval>
    258c:	50 93 a2 20 	sts	0x20A2, r21	; 0x8020a2 <__brkval+0x1>
    2590:	81 93       	st	Z+, r24
    2592:	91 93       	st	Z+, r25
    2594:	02 c0       	rjmp	.+4      	; 0x259a <malloc+0x124>
    2596:	e0 e0       	ldi	r30, 0x00	; 0
    2598:	f0 e0       	ldi	r31, 0x00	; 0
    259a:	cf 01       	movw	r24, r30
    259c:	df 91       	pop	r29
    259e:	cf 91       	pop	r28
    25a0:	1f 91       	pop	r17
    25a2:	0f 91       	pop	r16
    25a4:	08 95       	ret

000025a6 <free>:
    25a6:	cf 93       	push	r28
    25a8:	df 93       	push	r29
    25aa:	00 97       	sbiw	r24, 0x00	; 0
    25ac:	09 f4       	brne	.+2      	; 0x25b0 <free+0xa>
    25ae:	81 c0       	rjmp	.+258    	; 0x26b2 <free+0x10c>
    25b0:	fc 01       	movw	r30, r24
    25b2:	32 97       	sbiw	r30, 0x02	; 2
    25b4:	12 82       	std	Z+2, r1	; 0x02
    25b6:	13 82       	std	Z+3, r1	; 0x03
    25b8:	a0 91 a3 20 	lds	r26, 0x20A3	; 0x8020a3 <__flp>
    25bc:	b0 91 a4 20 	lds	r27, 0x20A4	; 0x8020a4 <__flp+0x1>
    25c0:	10 97       	sbiw	r26, 0x00	; 0
    25c2:	81 f4       	brne	.+32     	; 0x25e4 <free+0x3e>
    25c4:	20 81       	ld	r18, Z
    25c6:	31 81       	ldd	r19, Z+1	; 0x01
    25c8:	82 0f       	add	r24, r18
    25ca:	93 1f       	adc	r25, r19
    25cc:	20 91 a1 20 	lds	r18, 0x20A1	; 0x8020a1 <__brkval>
    25d0:	30 91 a2 20 	lds	r19, 0x20A2	; 0x8020a2 <__brkval+0x1>
    25d4:	28 17       	cp	r18, r24
    25d6:	39 07       	cpc	r19, r25
    25d8:	51 f5       	brne	.+84     	; 0x262e <free+0x88>
    25da:	e0 93 a1 20 	sts	0x20A1, r30	; 0x8020a1 <__brkval>
    25de:	f0 93 a2 20 	sts	0x20A2, r31	; 0x8020a2 <__brkval+0x1>
    25e2:	67 c0       	rjmp	.+206    	; 0x26b2 <free+0x10c>
    25e4:	ed 01       	movw	r28, r26
    25e6:	20 e0       	ldi	r18, 0x00	; 0
    25e8:	30 e0       	ldi	r19, 0x00	; 0
    25ea:	ce 17       	cp	r28, r30
    25ec:	df 07       	cpc	r29, r31
    25ee:	40 f4       	brcc	.+16     	; 0x2600 <free+0x5a>
    25f0:	4a 81       	ldd	r20, Y+2	; 0x02
    25f2:	5b 81       	ldd	r21, Y+3	; 0x03
    25f4:	9e 01       	movw	r18, r28
    25f6:	41 15       	cp	r20, r1
    25f8:	51 05       	cpc	r21, r1
    25fa:	f1 f0       	breq	.+60     	; 0x2638 <free+0x92>
    25fc:	ea 01       	movw	r28, r20
    25fe:	f5 cf       	rjmp	.-22     	; 0x25ea <free+0x44>
    2600:	c2 83       	std	Z+2, r28	; 0x02
    2602:	d3 83       	std	Z+3, r29	; 0x03
    2604:	40 81       	ld	r20, Z
    2606:	51 81       	ldd	r21, Z+1	; 0x01
    2608:	84 0f       	add	r24, r20
    260a:	95 1f       	adc	r25, r21
    260c:	c8 17       	cp	r28, r24
    260e:	d9 07       	cpc	r29, r25
    2610:	59 f4       	brne	.+22     	; 0x2628 <free+0x82>
    2612:	88 81       	ld	r24, Y
    2614:	99 81       	ldd	r25, Y+1	; 0x01
    2616:	84 0f       	add	r24, r20
    2618:	95 1f       	adc	r25, r21
    261a:	02 96       	adiw	r24, 0x02	; 2
    261c:	80 83       	st	Z, r24
    261e:	91 83       	std	Z+1, r25	; 0x01
    2620:	8a 81       	ldd	r24, Y+2	; 0x02
    2622:	9b 81       	ldd	r25, Y+3	; 0x03
    2624:	82 83       	std	Z+2, r24	; 0x02
    2626:	93 83       	std	Z+3, r25	; 0x03
    2628:	21 15       	cp	r18, r1
    262a:	31 05       	cpc	r19, r1
    262c:	29 f4       	brne	.+10     	; 0x2638 <free+0x92>
    262e:	e0 93 a3 20 	sts	0x20A3, r30	; 0x8020a3 <__flp>
    2632:	f0 93 a4 20 	sts	0x20A4, r31	; 0x8020a4 <__flp+0x1>
    2636:	3d c0       	rjmp	.+122    	; 0x26b2 <free+0x10c>
    2638:	e9 01       	movw	r28, r18
    263a:	ea 83       	std	Y+2, r30	; 0x02
    263c:	fb 83       	std	Y+3, r31	; 0x03
    263e:	49 91       	ld	r20, Y+
    2640:	59 91       	ld	r21, Y+
    2642:	c4 0f       	add	r28, r20
    2644:	d5 1f       	adc	r29, r21
    2646:	ec 17       	cp	r30, r28
    2648:	fd 07       	cpc	r31, r29
    264a:	61 f4       	brne	.+24     	; 0x2664 <free+0xbe>
    264c:	80 81       	ld	r24, Z
    264e:	91 81       	ldd	r25, Z+1	; 0x01
    2650:	84 0f       	add	r24, r20
    2652:	95 1f       	adc	r25, r21
    2654:	02 96       	adiw	r24, 0x02	; 2
    2656:	e9 01       	movw	r28, r18
    2658:	88 83       	st	Y, r24
    265a:	99 83       	std	Y+1, r25	; 0x01
    265c:	82 81       	ldd	r24, Z+2	; 0x02
    265e:	93 81       	ldd	r25, Z+3	; 0x03
    2660:	8a 83       	std	Y+2, r24	; 0x02
    2662:	9b 83       	std	Y+3, r25	; 0x03
    2664:	e0 e0       	ldi	r30, 0x00	; 0
    2666:	f0 e0       	ldi	r31, 0x00	; 0
    2668:	12 96       	adiw	r26, 0x02	; 2
    266a:	8d 91       	ld	r24, X+
    266c:	9c 91       	ld	r25, X
    266e:	13 97       	sbiw	r26, 0x03	; 3
    2670:	00 97       	sbiw	r24, 0x00	; 0
    2672:	19 f0       	breq	.+6      	; 0x267a <free+0xd4>
    2674:	fd 01       	movw	r30, r26
    2676:	dc 01       	movw	r26, r24
    2678:	f7 cf       	rjmp	.-18     	; 0x2668 <free+0xc2>
    267a:	8d 91       	ld	r24, X+
    267c:	9c 91       	ld	r25, X
    267e:	11 97       	sbiw	r26, 0x01	; 1
    2680:	9d 01       	movw	r18, r26
    2682:	2e 5f       	subi	r18, 0xFE	; 254
    2684:	3f 4f       	sbci	r19, 0xFF	; 255
    2686:	82 0f       	add	r24, r18
    2688:	93 1f       	adc	r25, r19
    268a:	20 91 a1 20 	lds	r18, 0x20A1	; 0x8020a1 <__brkval>
    268e:	30 91 a2 20 	lds	r19, 0x20A2	; 0x8020a2 <__brkval+0x1>
    2692:	28 17       	cp	r18, r24
    2694:	39 07       	cpc	r19, r25
    2696:	69 f4       	brne	.+26     	; 0x26b2 <free+0x10c>
    2698:	30 97       	sbiw	r30, 0x00	; 0
    269a:	29 f4       	brne	.+10     	; 0x26a6 <free+0x100>
    269c:	10 92 a3 20 	sts	0x20A3, r1	; 0x8020a3 <__flp>
    26a0:	10 92 a4 20 	sts	0x20A4, r1	; 0x8020a4 <__flp+0x1>
    26a4:	02 c0       	rjmp	.+4      	; 0x26aa <free+0x104>
    26a6:	12 82       	std	Z+2, r1	; 0x02
    26a8:	13 82       	std	Z+3, r1	; 0x03
    26aa:	a0 93 a1 20 	sts	0x20A1, r26	; 0x8020a1 <__brkval>
    26ae:	b0 93 a2 20 	sts	0x20A2, r27	; 0x8020a2 <__brkval+0x1>
    26b2:	df 91       	pop	r29
    26b4:	cf 91       	pop	r28
    26b6:	08 95       	ret

000026b8 <strnlen_P>:
    26b8:	fc 01       	movw	r30, r24
    26ba:	05 90       	lpm	r0, Z+
    26bc:	61 50       	subi	r22, 0x01	; 1
    26be:	70 40       	sbci	r23, 0x00	; 0
    26c0:	01 10       	cpse	r0, r1
    26c2:	d8 f7       	brcc	.-10     	; 0x26ba <strnlen_P+0x2>
    26c4:	80 95       	com	r24
    26c6:	90 95       	com	r25
    26c8:	8e 0f       	add	r24, r30
    26ca:	9f 1f       	adc	r25, r31
    26cc:	08 95       	ret

000026ce <memset>:
    26ce:	dc 01       	movw	r26, r24
    26d0:	01 c0       	rjmp	.+2      	; 0x26d4 <memset+0x6>
    26d2:	6d 93       	st	X+, r22
    26d4:	41 50       	subi	r20, 0x01	; 1
    26d6:	50 40       	sbci	r21, 0x00	; 0
    26d8:	e0 f7       	brcc	.-8      	; 0x26d2 <memset+0x4>
    26da:	08 95       	ret

000026dc <strnlen>:
    26dc:	fc 01       	movw	r30, r24
    26de:	61 50       	subi	r22, 0x01	; 1
    26e0:	70 40       	sbci	r23, 0x00	; 0
    26e2:	01 90       	ld	r0, Z+
    26e4:	01 10       	cpse	r0, r1
    26e6:	d8 f7       	brcc	.-10     	; 0x26de <strnlen+0x2>
    26e8:	80 95       	com	r24
    26ea:	90 95       	com	r25
    26ec:	8e 0f       	add	r24, r30
    26ee:	9f 1f       	adc	r25, r31
    26f0:	08 95       	ret

000026f2 <fputc>:
    26f2:	0f 93       	push	r16
    26f4:	1f 93       	push	r17
    26f6:	cf 93       	push	r28
    26f8:	df 93       	push	r29
    26fa:	fb 01       	movw	r30, r22
    26fc:	23 81       	ldd	r18, Z+3	; 0x03
    26fe:	21 fd       	sbrc	r18, 1
    2700:	03 c0       	rjmp	.+6      	; 0x2708 <fputc+0x16>
    2702:	8f ef       	ldi	r24, 0xFF	; 255
    2704:	9f ef       	ldi	r25, 0xFF	; 255
    2706:	2c c0       	rjmp	.+88     	; 0x2760 <fputc+0x6e>
    2708:	22 ff       	sbrs	r18, 2
    270a:	16 c0       	rjmp	.+44     	; 0x2738 <fputc+0x46>
    270c:	46 81       	ldd	r20, Z+6	; 0x06
    270e:	57 81       	ldd	r21, Z+7	; 0x07
    2710:	24 81       	ldd	r18, Z+4	; 0x04
    2712:	35 81       	ldd	r19, Z+5	; 0x05
    2714:	42 17       	cp	r20, r18
    2716:	53 07       	cpc	r21, r19
    2718:	44 f4       	brge	.+16     	; 0x272a <fputc+0x38>
    271a:	a0 81       	ld	r26, Z
    271c:	b1 81       	ldd	r27, Z+1	; 0x01
    271e:	9d 01       	movw	r18, r26
    2720:	2f 5f       	subi	r18, 0xFF	; 255
    2722:	3f 4f       	sbci	r19, 0xFF	; 255
    2724:	20 83       	st	Z, r18
    2726:	31 83       	std	Z+1, r19	; 0x01
    2728:	8c 93       	st	X, r24
    272a:	26 81       	ldd	r18, Z+6	; 0x06
    272c:	37 81       	ldd	r19, Z+7	; 0x07
    272e:	2f 5f       	subi	r18, 0xFF	; 255
    2730:	3f 4f       	sbci	r19, 0xFF	; 255
    2732:	26 83       	std	Z+6, r18	; 0x06
    2734:	37 83       	std	Z+7, r19	; 0x07
    2736:	14 c0       	rjmp	.+40     	; 0x2760 <fputc+0x6e>
    2738:	8b 01       	movw	r16, r22
    273a:	ec 01       	movw	r28, r24
    273c:	fb 01       	movw	r30, r22
    273e:	00 84       	ldd	r0, Z+8	; 0x08
    2740:	f1 85       	ldd	r31, Z+9	; 0x09
    2742:	e0 2d       	mov	r30, r0
    2744:	19 95       	eicall
    2746:	89 2b       	or	r24, r25
    2748:	e1 f6       	brne	.-72     	; 0x2702 <fputc+0x10>
    274a:	d8 01       	movw	r26, r16
    274c:	16 96       	adiw	r26, 0x06	; 6
    274e:	8d 91       	ld	r24, X+
    2750:	9c 91       	ld	r25, X
    2752:	17 97       	sbiw	r26, 0x07	; 7
    2754:	01 96       	adiw	r24, 0x01	; 1
    2756:	16 96       	adiw	r26, 0x06	; 6
    2758:	8d 93       	st	X+, r24
    275a:	9c 93       	st	X, r25
    275c:	17 97       	sbiw	r26, 0x07	; 7
    275e:	ce 01       	movw	r24, r28
    2760:	df 91       	pop	r29
    2762:	cf 91       	pop	r28
    2764:	1f 91       	pop	r17
    2766:	0f 91       	pop	r16
    2768:	08 95       	ret

0000276a <__ultoa_invert>:
    276a:	fa 01       	movw	r30, r20
    276c:	aa 27       	eor	r26, r26
    276e:	28 30       	cpi	r18, 0x08	; 8
    2770:	51 f1       	breq	.+84     	; 0x27c6 <__ultoa_invert+0x5c>
    2772:	20 31       	cpi	r18, 0x10	; 16
    2774:	81 f1       	breq	.+96     	; 0x27d6 <__ultoa_invert+0x6c>
    2776:	e8 94       	clt
    2778:	6f 93       	push	r22
    277a:	6e 7f       	andi	r22, 0xFE	; 254
    277c:	6e 5f       	subi	r22, 0xFE	; 254
    277e:	7f 4f       	sbci	r23, 0xFF	; 255
    2780:	8f 4f       	sbci	r24, 0xFF	; 255
    2782:	9f 4f       	sbci	r25, 0xFF	; 255
    2784:	af 4f       	sbci	r26, 0xFF	; 255
    2786:	b1 e0       	ldi	r27, 0x01	; 1
    2788:	3e d0       	rcall	.+124    	; 0x2806 <__ultoa_invert+0x9c>
    278a:	b4 e0       	ldi	r27, 0x04	; 4
    278c:	3c d0       	rcall	.+120    	; 0x2806 <__ultoa_invert+0x9c>
    278e:	67 0f       	add	r22, r23
    2790:	78 1f       	adc	r23, r24
    2792:	89 1f       	adc	r24, r25
    2794:	9a 1f       	adc	r25, r26
    2796:	a1 1d       	adc	r26, r1
    2798:	68 0f       	add	r22, r24
    279a:	79 1f       	adc	r23, r25
    279c:	8a 1f       	adc	r24, r26
    279e:	91 1d       	adc	r25, r1
    27a0:	a1 1d       	adc	r26, r1
    27a2:	6a 0f       	add	r22, r26
    27a4:	71 1d       	adc	r23, r1
    27a6:	81 1d       	adc	r24, r1
    27a8:	91 1d       	adc	r25, r1
    27aa:	a1 1d       	adc	r26, r1
    27ac:	20 d0       	rcall	.+64     	; 0x27ee <__ultoa_invert+0x84>
    27ae:	09 f4       	brne	.+2      	; 0x27b2 <__ultoa_invert+0x48>
    27b0:	68 94       	set
    27b2:	3f 91       	pop	r19
    27b4:	2a e0       	ldi	r18, 0x0A	; 10
    27b6:	26 9f       	mul	r18, r22
    27b8:	11 24       	eor	r1, r1
    27ba:	30 19       	sub	r19, r0
    27bc:	30 5d       	subi	r19, 0xD0	; 208
    27be:	31 93       	st	Z+, r19
    27c0:	de f6       	brtc	.-74     	; 0x2778 <__ultoa_invert+0xe>
    27c2:	cf 01       	movw	r24, r30
    27c4:	08 95       	ret
    27c6:	46 2f       	mov	r20, r22
    27c8:	47 70       	andi	r20, 0x07	; 7
    27ca:	40 5d       	subi	r20, 0xD0	; 208
    27cc:	41 93       	st	Z+, r20
    27ce:	b3 e0       	ldi	r27, 0x03	; 3
    27d0:	0f d0       	rcall	.+30     	; 0x27f0 <__ultoa_invert+0x86>
    27d2:	c9 f7       	brne	.-14     	; 0x27c6 <__ultoa_invert+0x5c>
    27d4:	f6 cf       	rjmp	.-20     	; 0x27c2 <__ultoa_invert+0x58>
    27d6:	46 2f       	mov	r20, r22
    27d8:	4f 70       	andi	r20, 0x0F	; 15
    27da:	40 5d       	subi	r20, 0xD0	; 208
    27dc:	4a 33       	cpi	r20, 0x3A	; 58
    27de:	18 f0       	brcs	.+6      	; 0x27e6 <__ultoa_invert+0x7c>
    27e0:	49 5d       	subi	r20, 0xD9	; 217
    27e2:	31 fd       	sbrc	r19, 1
    27e4:	40 52       	subi	r20, 0x20	; 32
    27e6:	41 93       	st	Z+, r20
    27e8:	02 d0       	rcall	.+4      	; 0x27ee <__ultoa_invert+0x84>
    27ea:	a9 f7       	brne	.-22     	; 0x27d6 <__ultoa_invert+0x6c>
    27ec:	ea cf       	rjmp	.-44     	; 0x27c2 <__ultoa_invert+0x58>
    27ee:	b4 e0       	ldi	r27, 0x04	; 4
    27f0:	a6 95       	lsr	r26
    27f2:	97 95       	ror	r25
    27f4:	87 95       	ror	r24
    27f6:	77 95       	ror	r23
    27f8:	67 95       	ror	r22
    27fa:	ba 95       	dec	r27
    27fc:	c9 f7       	brne	.-14     	; 0x27f0 <__ultoa_invert+0x86>
    27fe:	00 97       	sbiw	r24, 0x00	; 0
    2800:	61 05       	cpc	r22, r1
    2802:	71 05       	cpc	r23, r1
    2804:	08 95       	ret
    2806:	9b 01       	movw	r18, r22
    2808:	ac 01       	movw	r20, r24
    280a:	0a 2e       	mov	r0, r26
    280c:	06 94       	lsr	r0
    280e:	57 95       	ror	r21
    2810:	47 95       	ror	r20
    2812:	37 95       	ror	r19
    2814:	27 95       	ror	r18
    2816:	ba 95       	dec	r27
    2818:	c9 f7       	brne	.-14     	; 0x280c <__ultoa_invert+0xa2>
    281a:	62 0f       	add	r22, r18
    281c:	73 1f       	adc	r23, r19
    281e:	84 1f       	adc	r24, r20
    2820:	95 1f       	adc	r25, r21
    2822:	a0 1d       	adc	r26, r0
    2824:	08 95       	ret

00002826 <_exit>:
    2826:	f8 94       	cli

00002828 <__stop_program>:
    2828:	ff cf       	rjmp	.-2      	; 0x2828 <__stop_program>
