set ::AESL_AUTOSIM::gTopFileName /net/higgins/z/minsikky/PDES-FPGA-VITIS/pdes_fpga_vitis/solution1/./sim/autowrap/testbench/StateBuffer.cpp_pre.cpp.tb.cpp