// Seed: 3385245727
module module_0 (
    input logic id_0,
    input id_1,
    input id_2
);
  reg id_3;
  always @(1 or id_3) begin
    if (1) begin
      id_3 <= 1;
      forever begin
        id_3 <= id_3;
      end
      id_3 <= 1;
    end
  end
  assign id_3 = 1;
  logic id_4;
  logic id_5 = 1;
endmodule
