// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module V_read_entry201214 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        scalar_simConfig_BLOCK_NUMBERS_V_dout,
        scalar_simConfig_BLOCK_NUMBERS_V_empty_n,
        scalar_simConfig_BLOCK_NUMBERS_V_read,
        simConfig_BLOCK_NUMBERS_V_out_din,
        simConfig_BLOCK_NUMBERS_V_out_full_n,
        simConfig_BLOCK_NUMBERS_V_out_write,
        scalar_simConfig_rowsToSimulate_V_dout,
        scalar_simConfig_rowsToSimulate_V_empty_n,
        scalar_simConfig_rowsToSimulate_V_read,
        simConfig_rowsToSimulate_V_out_din,
        simConfig_rowsToSimulate_V_out_full_n,
        simConfig_rowsToSimulate_V_out_write,
        simConfig_rowBegin_V_dout,
        simConfig_rowBegin_V_empty_n,
        simConfig_rowBegin_V_read,
        simConfig_rowEnd_V_dout,
        simConfig_rowEnd_V_empty_n,
        simConfig_rowEnd_V_read,
        p_read,
        simConfig_rowBegin_V_channel_i_din,
        simConfig_rowBegin_V_channel_i_full_n,
        simConfig_rowBegin_V_channel_i_write,
        simConfig_rowEnd_V_channel_i_din,
        simConfig_rowEnd_V_channel_i_full_n,
        simConfig_rowEnd_V_channel_i_write,
        simConfig_rowsToSimulate_V_channel_i_din,
        simConfig_rowsToSimulate_V_channel_i_full_n,
        simConfig_rowsToSimulate_V_channel_i_write,
        simConfig_BLOCK_NUMBERS_V_channel_i_din,
        simConfig_BLOCK_NUMBERS_V_channel_i_full_n,
        simConfig_BLOCK_NUMBERS_V_channel_i_write,
        simConfig_BLOCK_NUMBERS_V_channel1_i_din,
        simConfig_BLOCK_NUMBERS_V_channel1_i_full_n,
        simConfig_BLOCK_NUMBERS_V_channel1_i_write,
        V_SIZE_channel_i_din,
        V_SIZE_channel_i_full_n,
        V_SIZE_channel_i_write
);

parameter    ap_ST_fsm_state1 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [26:0] scalar_simConfig_BLOCK_NUMBERS_V_dout;
input   scalar_simConfig_BLOCK_NUMBERS_V_empty_n;
output   scalar_simConfig_BLOCK_NUMBERS_V_read;
output  [26:0] simConfig_BLOCK_NUMBERS_V_out_din;
input   simConfig_BLOCK_NUMBERS_V_out_full_n;
output   simConfig_BLOCK_NUMBERS_V_out_write;
input  [26:0] scalar_simConfig_rowsToSimulate_V_dout;
input   scalar_simConfig_rowsToSimulate_V_empty_n;
output   scalar_simConfig_rowsToSimulate_V_read;
output  [26:0] simConfig_rowsToSimulate_V_out_din;
input   simConfig_rowsToSimulate_V_out_full_n;
output   simConfig_rowsToSimulate_V_out_write;
input  [26:0] simConfig_rowBegin_V_dout;
input   simConfig_rowBegin_V_empty_n;
output   simConfig_rowBegin_V_read;
input  [26:0] simConfig_rowEnd_V_dout;
input   simConfig_rowEnd_V_empty_n;
output   simConfig_rowEnd_V_read;
input  [31:0] p_read;
output  [26:0] simConfig_rowBegin_V_channel_i_din;
input   simConfig_rowBegin_V_channel_i_full_n;
output   simConfig_rowBegin_V_channel_i_write;
output  [26:0] simConfig_rowEnd_V_channel_i_din;
input   simConfig_rowEnd_V_channel_i_full_n;
output   simConfig_rowEnd_V_channel_i_write;
output  [26:0] simConfig_rowsToSimulate_V_channel_i_din;
input   simConfig_rowsToSimulate_V_channel_i_full_n;
output   simConfig_rowsToSimulate_V_channel_i_write;
output  [26:0] simConfig_BLOCK_NUMBERS_V_channel_i_din;
input   simConfig_BLOCK_NUMBERS_V_channel_i_full_n;
output   simConfig_BLOCK_NUMBERS_V_channel_i_write;
output  [26:0] simConfig_BLOCK_NUMBERS_V_channel1_i_din;
input   simConfig_BLOCK_NUMBERS_V_channel1_i_full_n;
output   simConfig_BLOCK_NUMBERS_V_channel1_i_write;
output  [31:0] V_SIZE_channel_i_din;
input   V_SIZE_channel_i_full_n;
output   V_SIZE_channel_i_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg scalar_simConfig_BLOCK_NUMBERS_V_read;
reg simConfig_BLOCK_NUMBERS_V_out_write;
reg scalar_simConfig_rowsToSimulate_V_read;
reg simConfig_rowsToSimulate_V_out_write;
reg simConfig_rowBegin_V_read;
reg simConfig_rowEnd_V_read;
reg simConfig_rowBegin_V_channel_i_write;
reg simConfig_rowEnd_V_channel_i_write;
reg simConfig_rowsToSimulate_V_channel_i_write;
reg simConfig_BLOCK_NUMBERS_V_channel_i_write;
reg simConfig_BLOCK_NUMBERS_V_channel1_i_write;
reg V_SIZE_channel_i_write;

reg    real_start;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg    internal_ap_ready;
reg    start_once_reg;
reg    scalar_simConfig_BLOCK_NUMBERS_V_blk_n;
reg    simConfig_BLOCK_NUMBERS_V_out_blk_n;
reg    scalar_simConfig_rowsToSimulate_V_blk_n;
reg    simConfig_rowsToSimulate_V_out_blk_n;
reg    simConfig_rowBegin_V_blk_n;
reg    simConfig_rowEnd_V_blk_n;
reg    simConfig_rowBegin_V_channel_i_blk_n;
reg    simConfig_rowEnd_V_channel_i_blk_n;
reg    simConfig_rowsToSimulate_V_channel_i_blk_n;
reg    simConfig_BLOCK_NUMBERS_V_channel_i_blk_n;
reg    simConfig_BLOCK_NUMBERS_V_channel1_i_blk_n;
reg    V_SIZE_channel_i_blk_n;
reg    ap_condition_126;
reg   [0:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'b1;
#0 start_once_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_126 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if ((1'b1 == real_start)) begin
            start_once_reg <= 1'b1;
        end
    end
end

always @ (*) begin
    if ((ap_CS_fsm_state1 == 1'b1)) begin
        V_SIZE_channel_i_blk_n = V_SIZE_channel_i_full_n;
    end else begin
        V_SIZE_channel_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_126 == 1'b1))) begin
        V_SIZE_channel_i_write = 1'b1;
    end else begin
        V_SIZE_channel_i_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_126 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == real_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_126 == 1'b1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == start_full_n)) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((ap_CS_fsm_state1 == 1'b1)) begin
        scalar_simConfig_BLOCK_NUMBERS_V_blk_n = scalar_simConfig_BLOCK_NUMBERS_V_empty_n;
    end else begin
        scalar_simConfig_BLOCK_NUMBERS_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_126 == 1'b1))) begin
        scalar_simConfig_BLOCK_NUMBERS_V_read = 1'b1;
    end else begin
        scalar_simConfig_BLOCK_NUMBERS_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((ap_CS_fsm_state1 == 1'b1)) begin
        scalar_simConfig_rowsToSimulate_V_blk_n = scalar_simConfig_rowsToSimulate_V_empty_n;
    end else begin
        scalar_simConfig_rowsToSimulate_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_126 == 1'b1))) begin
        scalar_simConfig_rowsToSimulate_V_read = 1'b1;
    end else begin
        scalar_simConfig_rowsToSimulate_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((ap_CS_fsm_state1 == 1'b1)) begin
        simConfig_BLOCK_NUMBERS_V_channel1_i_blk_n = simConfig_BLOCK_NUMBERS_V_channel1_i_full_n;
    end else begin
        simConfig_BLOCK_NUMBERS_V_channel1_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_126 == 1'b1))) begin
        simConfig_BLOCK_NUMBERS_V_channel1_i_write = 1'b1;
    end else begin
        simConfig_BLOCK_NUMBERS_V_channel1_i_write = 1'b0;
    end
end

always @ (*) begin
    if ((ap_CS_fsm_state1 == 1'b1)) begin
        simConfig_BLOCK_NUMBERS_V_channel_i_blk_n = simConfig_BLOCK_NUMBERS_V_channel_i_full_n;
    end else begin
        simConfig_BLOCK_NUMBERS_V_channel_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_126 == 1'b1))) begin
        simConfig_BLOCK_NUMBERS_V_channel_i_write = 1'b1;
    end else begin
        simConfig_BLOCK_NUMBERS_V_channel_i_write = 1'b0;
    end
end

always @ (*) begin
    if ((ap_CS_fsm_state1 == 1'b1)) begin
        simConfig_BLOCK_NUMBERS_V_out_blk_n = simConfig_BLOCK_NUMBERS_V_out_full_n;
    end else begin
        simConfig_BLOCK_NUMBERS_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_126 == 1'b1))) begin
        simConfig_BLOCK_NUMBERS_V_out_write = 1'b1;
    end else begin
        simConfig_BLOCK_NUMBERS_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((ap_CS_fsm_state1 == 1'b1)) begin
        simConfig_rowBegin_V_blk_n = simConfig_rowBegin_V_empty_n;
    end else begin
        simConfig_rowBegin_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_CS_fsm_state1 == 1'b1)) begin
        simConfig_rowBegin_V_channel_i_blk_n = simConfig_rowBegin_V_channel_i_full_n;
    end else begin
        simConfig_rowBegin_V_channel_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_126 == 1'b1))) begin
        simConfig_rowBegin_V_channel_i_write = 1'b1;
    end else begin
        simConfig_rowBegin_V_channel_i_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_126 == 1'b1))) begin
        simConfig_rowBegin_V_read = 1'b1;
    end else begin
        simConfig_rowBegin_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((ap_CS_fsm_state1 == 1'b1)) begin
        simConfig_rowEnd_V_blk_n = simConfig_rowEnd_V_empty_n;
    end else begin
        simConfig_rowEnd_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_CS_fsm_state1 == 1'b1)) begin
        simConfig_rowEnd_V_channel_i_blk_n = simConfig_rowEnd_V_channel_i_full_n;
    end else begin
        simConfig_rowEnd_V_channel_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_126 == 1'b1))) begin
        simConfig_rowEnd_V_channel_i_write = 1'b1;
    end else begin
        simConfig_rowEnd_V_channel_i_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_126 == 1'b1))) begin
        simConfig_rowEnd_V_read = 1'b1;
    end else begin
        simConfig_rowEnd_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((ap_CS_fsm_state1 == 1'b1)) begin
        simConfig_rowsToSimulate_V_channel_i_blk_n = simConfig_rowsToSimulate_V_channel_i_full_n;
    end else begin
        simConfig_rowsToSimulate_V_channel_i_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_126 == 1'b1))) begin
        simConfig_rowsToSimulate_V_channel_i_write = 1'b1;
    end else begin
        simConfig_rowsToSimulate_V_channel_i_write = 1'b0;
    end
end

always @ (*) begin
    if ((ap_CS_fsm_state1 == 1'b1)) begin
        simConfig_rowsToSimulate_V_out_blk_n = simConfig_rowsToSimulate_V_out_full_n;
    end else begin
        simConfig_rowsToSimulate_V_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_condition_126 == 1'b1))) begin
        simConfig_rowsToSimulate_V_out_write = 1'b1;
    end else begin
        simConfig_rowsToSimulate_V_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == real_start) & ((1'b1 == internal_ap_ready) | (1'b0 == start_once_reg)))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign V_SIZE_channel_i_din = p_read;

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

always @ (*) begin
    ap_condition_126 = ((scalar_simConfig_BLOCK_NUMBERS_V_empty_n == 1'b0) | (scalar_simConfig_rowsToSimulate_V_empty_n == 1'b0) | (simConfig_BLOCK_NUMBERS_V_out_full_n == 1'b0) | (simConfig_rowsToSimulate_V_out_full_n == 1'b0) | (simConfig_rowBegin_V_empty_n == 1'b0) | (simConfig_rowBegin_V_channel_i_full_n == 1'b0) | (simConfig_rowEnd_V_empty_n == 1'b0) | (simConfig_rowEnd_V_channel_i_full_n == 1'b0) | (simConfig_rowsToSimulate_V_channel_i_full_n == 1'b0) | (simConfig_BLOCK_NUMBERS_V_channel_i_full_n == 1'b0) | (simConfig_BLOCK_NUMBERS_V_channel1_i_full_n == 1'b0) | (V_SIZE_channel_i_full_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_ready = internal_ap_ready;

assign simConfig_BLOCK_NUMBERS_V_channel1_i_din = scalar_simConfig_BLOCK_NUMBERS_V_dout;

assign simConfig_BLOCK_NUMBERS_V_channel_i_din = scalar_simConfig_BLOCK_NUMBERS_V_dout;

assign simConfig_BLOCK_NUMBERS_V_out_din = scalar_simConfig_BLOCK_NUMBERS_V_dout;

assign simConfig_rowBegin_V_channel_i_din = simConfig_rowBegin_V_dout;

assign simConfig_rowEnd_V_channel_i_din = simConfig_rowEnd_V_dout;

assign simConfig_rowsToSimulate_V_channel_i_din = scalar_simConfig_rowsToSimulate_V_dout;

assign simConfig_rowsToSimulate_V_out_din = scalar_simConfig_rowsToSimulate_V_dout;

assign start_out = real_start;

endmodule //V_read_entry201214
