Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Nov  6 17:06:46 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_up_counter_timing_summary_routed.rpt -pb top_up_counter_timing_summary_routed.pb -rpx top_up_counter_timing_summary_routed.rpx -warn_on_violation
| Design       : top_up_counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (46)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: U_clk_div_10/r_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (46)
-------------------------------------------------
 There are 46 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.777        0.000                      0                   43        0.246        0.000                      0                   43        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.777        0.000                      0                   43        0.246        0.000                      0                   43        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.777ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 U_clk_div_10/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 1.087ns (21.496%)  route 3.970ns (78.504%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.634     5.155    U_clk_div_10/CLK
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_clk_div_10/r_counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.581    U_clk_div_10/r_counter[20]
    SLICE_X62Y12         LUT4 (Prop_lut4_I0_O)        0.296     6.877 f  U_clk_div_10/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.157    U_clk_div_10/r_counter[23]_i_7_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.281 f  U_clk_div_10/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.489     7.770    U_clk_div_10/r_counter[23]_i_6_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.894 f  U_clk_div_10/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.468    U_clk_div_10/r_counter[23]_i_3_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.592 r  U_clk_div_10/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.620    10.212    U_clk_div_10/r_clk
    SLICE_X62Y14         FDCE                                         r  U_clk_div_10/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514    14.855    U_clk_div_10/CLK
    SLICE_X62Y14         FDCE                                         r  U_clk_div_10/r_clk_reg/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y14         FDCE (Setup_fdce_C_D)       -0.105    14.989    U_clk_div_10/r_clk_reg
  -------------------------------------------------------------------
                         required time                         14.989    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             5.140ns  (required time - arrival time)
  Source:                 U_clk_div_10/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.828ns  (logic 1.211ns (25.084%)  route 3.617ns (74.916%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.634     5.155    U_clk_div_10/CLK
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_clk_div_10/r_counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.581    U_clk_div_10/r_counter[20]
    SLICE_X62Y12         LUT4 (Prop_lut4_I0_O)        0.296     6.877 r  U_clk_div_10/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.157    U_clk_div_10/r_counter[23]_i_7_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  U_clk_div_10/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.489     7.770    U_clk_div_10/r_counter[23]_i_6_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_clk_div_10/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.468    U_clk_div_10/r_counter[23]_i_3_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.592 f  U_clk_div_10/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.267     9.859    U_clk_div_10/r_clk
    SLICE_X62Y13         LUT2 (Prop_lut2_I0_O)        0.124     9.983 r  U_clk_div_10/r_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.983    U_clk_div_10/r_counter_0[22]
    SLICE_X62Y13         FDCE                                         r  U_clk_div_10/r_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514    14.855    U_clk_div_10/CLK
    SLICE_X62Y13         FDCE                                         r  U_clk_div_10/r_counter_reg[22]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y13         FDCE (Setup_fdce_C_D)        0.029    15.123    U_clk_div_10/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                  5.140    

Slack (MET) :             5.160ns  (required time - arrival time)
  Source:                 U_clk_div_10/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.854ns  (logic 1.237ns (25.485%)  route 3.617ns (74.515%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.634     5.155    U_clk_div_10/CLK
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_clk_div_10/r_counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.581    U_clk_div_10/r_counter[20]
    SLICE_X62Y12         LUT4 (Prop_lut4_I0_O)        0.296     6.877 r  U_clk_div_10/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.157    U_clk_div_10/r_counter[23]_i_7_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  U_clk_div_10/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.489     7.770    U_clk_div_10/r_counter[23]_i_6_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_clk_div_10/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.468    U_clk_div_10/r_counter[23]_i_3_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.592 f  U_clk_div_10/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.267     9.859    U_clk_div_10/r_clk
    SLICE_X62Y13         LUT2 (Prop_lut2_I0_O)        0.150    10.009 r  U_clk_div_10/r_counter[23]_i_1/O
                         net (fo=1, routed)           0.000    10.009    U_clk_div_10/r_counter_0[23]
    SLICE_X62Y13         FDCE                                         r  U_clk_div_10/r_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.514    14.855    U_clk_div_10/CLK
    SLICE_X62Y13         FDCE                                         r  U_clk_div_10/r_counter_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X62Y13         FDCE (Setup_fdce_C_D)        0.075    15.169    U_clk_div_10/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -10.009    
  -------------------------------------------------------------------
                         slack                                  5.160    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 U_clk_div_10/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 1.211ns (25.893%)  route 3.466ns (74.107%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.634     5.155    U_clk_div_10/CLK
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_clk_div_10/r_counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.581    U_clk_div_10/r_counter[20]
    SLICE_X62Y12         LUT4 (Prop_lut4_I0_O)        0.296     6.877 r  U_clk_div_10/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.157    U_clk_div_10/r_counter[23]_i_7_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  U_clk_div_10/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.489     7.770    U_clk_div_10/r_counter[23]_i_6_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_clk_div_10/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.468    U_clk_div_10/r_counter[23]_i_3_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.592 f  U_clk_div_10/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.116     9.708    U_clk_div_10/r_clk
    SLICE_X62Y12         LUT2 (Prop_lut2_I0_O)        0.124     9.832 r  U_clk_div_10/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.832    U_clk_div_10/r_counter_0[18]
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.515    14.856    U_clk_div_10/CLK
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[18]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X62Y12         FDCE (Setup_fdce_C_D)        0.029    15.149    U_clk_div_10/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 U_clk_div_10/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.211ns (25.955%)  route 3.455ns (74.045%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.634     5.155    U_clk_div_10/CLK
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_clk_div_10/r_counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.581    U_clk_div_10/r_counter[20]
    SLICE_X62Y12         LUT4 (Prop_lut4_I0_O)        0.296     6.877 r  U_clk_div_10/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.157    U_clk_div_10/r_counter[23]_i_7_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  U_clk_div_10/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.489     7.770    U_clk_div_10/r_counter[23]_i_6_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_clk_div_10/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.468    U_clk_div_10/r_counter[23]_i_3_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.592 f  U_clk_div_10/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.105     9.697    U_clk_div_10/r_clk
    SLICE_X62Y12         LUT2 (Prop_lut2_I0_O)        0.124     9.821 r  U_clk_div_10/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.821    U_clk_div_10/r_counter_0[19]
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.515    14.856    U_clk_div_10/CLK
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[19]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X62Y12         FDCE (Setup_fdce_C_D)        0.031    15.151    U_clk_div_10/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.821    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 U_clk_div_10/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 1.237ns (26.303%)  route 3.466ns (73.697%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.634     5.155    U_clk_div_10/CLK
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_clk_div_10/r_counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.581    U_clk_div_10/r_counter[20]
    SLICE_X62Y12         LUT4 (Prop_lut4_I0_O)        0.296     6.877 r  U_clk_div_10/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.157    U_clk_div_10/r_counter[23]_i_7_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  U_clk_div_10/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.489     7.770    U_clk_div_10/r_counter[23]_i_6_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_clk_div_10/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.468    U_clk_div_10/r_counter[23]_i_3_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.592 f  U_clk_div_10/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.116     9.708    U_clk_div_10/r_clk
    SLICE_X62Y12         LUT2 (Prop_lut2_I0_O)        0.150     9.858 r  U_clk_div_10/r_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.858    U_clk_div_10/r_counter_0[21]
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.515    14.856    U_clk_div_10/CLK
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[21]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X62Y12         FDCE (Setup_fdce_C_D)        0.075    15.195    U_clk_div_10/r_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 U_clk_div_10/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.692ns  (logic 1.237ns (26.366%)  route 3.455ns (73.634%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.634     5.155    U_clk_div_10/CLK
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_clk_div_10/r_counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.581    U_clk_div_10/r_counter[20]
    SLICE_X62Y12         LUT4 (Prop_lut4_I0_O)        0.296     6.877 r  U_clk_div_10/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.157    U_clk_div_10/r_counter[23]_i_7_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  U_clk_div_10/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.489     7.770    U_clk_div_10/r_counter[23]_i_6_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_clk_div_10/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.468    U_clk_div_10/r_counter[23]_i_3_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.592 f  U_clk_div_10/r_counter[23]_i_2/O
                         net (fo=24, routed)          1.105     9.697    U_clk_div_10/r_clk
    SLICE_X62Y12         LUT2 (Prop_lut2_I0_O)        0.150     9.847 r  U_clk_div_10/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.847    U_clk_div_10/r_counter_0[20]
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.515    14.856    U_clk_div_10/CLK
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X62Y12         FDCE (Setup_fdce_C_D)        0.075    15.195    U_clk_div_10/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 U_clk_div_10/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 1.211ns (26.810%)  route 3.306ns (73.190%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.634     5.155    U_clk_div_10/CLK
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_clk_div_10/r_counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.581    U_clk_div_10/r_counter[20]
    SLICE_X62Y12         LUT4 (Prop_lut4_I0_O)        0.296     6.877 r  U_clk_div_10/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.157    U_clk_div_10/r_counter[23]_i_7_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  U_clk_div_10/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.489     7.770    U_clk_div_10/r_counter[23]_i_6_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_clk_div_10/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.468    U_clk_div_10/r_counter[23]_i_3_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.592 f  U_clk_div_10/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.956     9.548    U_clk_div_10/r_clk
    SLICE_X62Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.672 r  U_clk_div_10/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.672    U_clk_div_10/r_counter_0[14]
    SLICE_X62Y11         FDCE                                         r  U_clk_div_10/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.516    14.857    U_clk_div_10/CLK
    SLICE_X62Y11         FDCE                                         r  U_clk_div_10/r_counter_reg[14]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X62Y11         FDCE (Setup_fdce_C_D)        0.029    15.125    U_clk_div_10/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 U_clk_div_10/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.506ns  (logic 1.211ns (26.877%)  route 3.295ns (73.123%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.634     5.155    U_clk_div_10/CLK
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_clk_div_10/r_counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.581    U_clk_div_10/r_counter[20]
    SLICE_X62Y12         LUT4 (Prop_lut4_I0_O)        0.296     6.877 r  U_clk_div_10/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.157    U_clk_div_10/r_counter[23]_i_7_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  U_clk_div_10/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.489     7.770    U_clk_div_10/r_counter[23]_i_6_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_clk_div_10/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.468    U_clk_div_10/r_counter[23]_i_3_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.592 f  U_clk_div_10/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.945     9.537    U_clk_div_10/r_clk
    SLICE_X62Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.661 r  U_clk_div_10/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.661    U_clk_div_10/r_counter_0[15]
    SLICE_X62Y11         FDCE                                         r  U_clk_div_10/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.516    14.857    U_clk_div_10/CLK
    SLICE_X62Y11         FDCE                                         r  U_clk_div_10/r_counter_reg[15]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X62Y11         FDCE (Setup_fdce_C_D)        0.031    15.127    U_clk_div_10/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  5.466    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 U_clk_div_10/r_counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.543ns  (logic 1.237ns (27.229%)  route 3.306ns (72.771%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.634     5.155    U_clk_div_10/CLK
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_clk_div_10/r_counter_reg[20]/Q
                         net (fo=2, routed)           1.007     6.581    U_clk_div_10/r_counter[20]
    SLICE_X62Y12         LUT4 (Prop_lut4_I0_O)        0.296     6.877 r  U_clk_div_10/r_counter[23]_i_7/O
                         net (fo=1, routed)           0.280     7.157    U_clk_div_10/r_counter[23]_i_7_n_0
    SLICE_X62Y12         LUT5 (Prop_lut5_I4_O)        0.124     7.281 r  U_clk_div_10/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.489     7.770    U_clk_div_10/r_counter[23]_i_6_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.894 r  U_clk_div_10/r_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.468    U_clk_div_10/r_counter[23]_i_3_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I0_O)        0.124     8.592 f  U_clk_div_10/r_counter[23]_i_2/O
                         net (fo=24, routed)          0.956     9.548    U_clk_div_10/r_clk
    SLICE_X62Y11         LUT2 (Prop_lut2_I0_O)        0.150     9.698 r  U_clk_div_10/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.698    U_clk_div_10/r_counter_0[17]
    SLICE_X62Y11         FDCE                                         r  U_clk_div_10/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.516    14.857    U_clk_div_10/CLK
    SLICE_X62Y11         FDCE                                         r  U_clk_div_10/r_counter_reg[17]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X62Y11         FDCE (Setup_fdce_C_D)        0.075    15.171    U_clk_div_10/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.698    
  -------------------------------------------------------------------
                         slack                                  5.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X55Y11         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  U_fnd_controller/U_clk_div/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.756    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[0]
    SLICE_X55Y11         LUT1 (Prop_lut1_I0_O)        0.042     1.798 r  U_fnd_controller/U_clk_div/r_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.798    U_fnd_controller/U_clk_div/r_counter[0]
    SLICE_X55Y11         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.835     1.962    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X55Y11         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[0]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X55Y11         FDCE (Hold_fdce_C_D)         0.105     1.552    U_fnd_controller/U_clk_div/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 U_clk_div_10/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.314%)  route 0.254ns (57.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.477    U_clk_div_10/CLK
    SLICE_X62Y8          FDCE                                         r  U_clk_div_10/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  U_clk_div_10/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.254     1.872    U_clk_div_10/r_counter[0]
    SLICE_X62Y8          LUT1 (Prop_lut1_I0_O)        0.045     1.917 r  U_clk_div_10/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.917    U_clk_div_10/r_counter_0[0]
    SLICE_X62Y8          FDCE                                         r  U_clk_div_10/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     1.992    U_clk_div_10/CLK
    SLICE_X62Y8          FDCE                                         r  U_clk_div_10/r_counter_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X62Y8          FDCE (Hold_fdce_C_D)         0.092     1.569    U_clk_div_10/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.237ns (45.583%)  route 0.283ns (54.417%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X55Y11         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  U_fnd_controller/U_clk_div/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.155     1.743    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[3]
    SLICE_X57Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.788 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.128     1.916    U_fnd_controller/U_clk_div/r_clk
    SLICE_X57Y11         LUT2 (Prop_lut2_I0_O)        0.051     1.967 r  U_fnd_controller/U_clk_div/r_counter[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.967    U_fnd_controller/U_clk_div/r_counter[8]
    SLICE_X57Y11         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.835     1.962    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X57Y11         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[8]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X57Y11         FDCE (Hold_fdce_C_D)         0.107     1.591    U_fnd_controller/U_clk_div/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.231ns (44.947%)  route 0.283ns (55.053%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X55Y11         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  U_fnd_controller/U_clk_div/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.155     1.743    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[3]
    SLICE_X57Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.788 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.128     1.916    U_fnd_controller/U_clk_div/r_clk
    SLICE_X57Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.961 r  U_fnd_controller/U_clk_div/r_counter[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.961    U_fnd_controller/U_clk_div/r_counter[6]
    SLICE_X57Y11         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.835     1.962    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X57Y11         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[6]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X57Y11         FDCE (Hold_fdce_C_D)         0.092     1.576    U_fnd_controller/U_clk_div/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.231ns (41.987%)  route 0.319ns (58.013%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.564     1.447    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X55Y11         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  U_fnd_controller/U_clk_div/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.155     1.743    U_fnd_controller/U_clk_div/r_counter_reg_n_0_[3]
    SLICE_X57Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.788 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2/O
                         net (fo=17, routed)          0.164     1.952    U_fnd_controller/U_clk_div/r_clk
    SLICE_X55Y11         LUT2 (Prop_lut2_I0_O)        0.045     1.997 r  U_fnd_controller/U_clk_div/r_counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.997    U_fnd_controller/U_clk_div/r_counter[1]
    SLICE_X55Y11         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.835     1.962    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X55Y11         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[1]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X55Y11         FDCE (Hold_fdce_C_D)         0.092     1.539    U_fnd_controller/U_clk_div/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U_clk_div_10/r_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.475    U_clk_div_10/CLK
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y12         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_clk_div_10/r_counter_reg[19]/Q
                         net (fo=2, routed)           0.062     1.678    U_clk_div_10/r_counter[19]
    SLICE_X63Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.789 r  U_clk_div_10/r_counter0_carry__3/O[2]
                         net (fo=1, routed)           0.161     1.950    U_clk_div_10/data0[19]
    SLICE_X62Y12         LUT2 (Prop_lut2_I1_O)        0.108     2.058 r  U_clk_div_10/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     2.058    U_clk_div_10/r_counter_0[19]
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     1.989    U_clk_div_10/CLK
    SLICE_X62Y12         FDCE                                         r  U_clk_div_10/r_counter_reg[19]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X62Y12         FDCE (Hold_fdce_C_D)         0.092     1.567    U_clk_div_10/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U_clk_div_10/r_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.476    U_clk_div_10/CLK
    SLICE_X62Y10         FDCE                                         r  U_clk_div_10/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_clk_div_10/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.062     1.679    U_clk_div_10/r_counter[11]
    SLICE_X63Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.790 r  U_clk_div_10/r_counter0_carry__1/O[2]
                         net (fo=1, routed)           0.161     1.951    U_clk_div_10/data0[11]
    SLICE_X62Y10         LUT2 (Prop_lut2_I1_O)        0.108     2.059 r  U_clk_div_10/r_counter[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.059    U_clk_div_10/r_counter_0[11]
    SLICE_X62Y10         FDCE                                         r  U_clk_div_10/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.864     1.991    U_clk_div_10/CLK
    SLICE_X62Y10         FDCE                                         r  U_clk_div_10/r_counter_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y10         FDCE (Hold_fdce_C_D)         0.092     1.568    U_clk_div_10/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U_clk_div_10/r_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.477    U_clk_div_10/CLK
    SLICE_X62Y8          FDCE                                         r  U_clk_div_10/r_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_clk_div_10/r_counter_reg[3]/Q
                         net (fo=2, routed)           0.062     1.680    U_clk_div_10/r_counter[3]
    SLICE_X63Y8          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.791 r  U_clk_div_10/r_counter0_carry/O[2]
                         net (fo=1, routed)           0.161     1.952    U_clk_div_10/data0[3]
    SLICE_X62Y8          LUT2 (Prop_lut2_I1_O)        0.108     2.060 r  U_clk_div_10/r_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.060    U_clk_div_10/r_counter_0[3]
    SLICE_X62Y8          FDCE                                         r  U_clk_div_10/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     1.992    U_clk_div_10/CLK
    SLICE_X62Y8          FDCE                                         r  U_clk_div_10/r_counter_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X62Y8          FDCE (Hold_fdce_C_D)         0.092     1.569    U_clk_div_10/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U_clk_div_10/r_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.477    U_clk_div_10/CLK
    SLICE_X62Y9          FDCE                                         r  U_clk_div_10/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_clk_div_10/r_counter_reg[7]/Q
                         net (fo=2, routed)           0.062     1.680    U_clk_div_10/r_counter[7]
    SLICE_X63Y9          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.791 r  U_clk_div_10/r_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.161     1.952    U_clk_div_10/data0[7]
    SLICE_X62Y9          LUT2 (Prop_lut2_I1_O)        0.108     2.060 r  U_clk_div_10/r_counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.060    U_clk_div_10/r_counter_0[7]
    SLICE_X62Y9          FDCE                                         r  U_clk_div_10/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     1.992    U_clk_div_10/CLK
    SLICE_X62Y9          FDCE                                         r  U_clk_div_10/r_counter_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X62Y9          FDCE (Hold_fdce_C_D)         0.092     1.569    U_clk_div_10/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.492ns  (arrival time - required time)
  Source:                 U_clk_div_10/r_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clk_div_10/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.360ns (61.615%)  route 0.224ns (38.385%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.476    U_clk_div_10/CLK
    SLICE_X62Y11         FDCE                                         r  U_clk_div_10/r_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_clk_div_10/r_counter_reg[15]/Q
                         net (fo=2, routed)           0.063     1.680    U_clk_div_10/r_counter[15]
    SLICE_X63Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.791 r  U_clk_div_10/r_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.161     1.952    U_clk_div_10/data0[15]
    SLICE_X62Y11         LUT2 (Prop_lut2_I1_O)        0.108     2.060 r  U_clk_div_10/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     2.060    U_clk_div_10/r_counter_0[15]
    SLICE_X62Y11         FDCE                                         r  U_clk_div_10/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.864     1.991    U_clk_div_10/CLK
    SLICE_X62Y11         FDCE                                         r  U_clk_div_10/r_counter_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y11         FDCE (Hold_fdce_C_D)         0.092     1.568    U_clk_div_10/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.492    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y14   U_clk_div_10/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y10   U_clk_div_10/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y11   U_clk_div_10/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y11   U_clk_div_10/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y11   U_clk_div_10/r_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y11   U_clk_div_10/r_counter_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y12   U_clk_div_10/r_counter_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y12   U_clk_div_10/r_counter_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y8    U_clk_div_10/r_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y14   U_clk_div_10/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y10   U_clk_div_10/r_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y11   U_clk_div_10/r_counter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y11   U_clk_div_10/r_counter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y11   U_clk_div_10/r_counter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y11   U_clk_div_10/r_counter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   U_clk_div_10/r_counter_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   U_clk_div_10/r_counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y8    U_clk_div_10/r_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y12   U_clk_div_10/r_counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   U_fnd_controller/U_clk_div/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   U_fnd_controller/U_clk_div/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   U_fnd_controller/U_clk_div/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y12   U_fnd_controller/U_clk_div/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   U_fnd_controller/U_clk_div/r_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y11   U_fnd_controller/U_clk_div/r_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   U_fnd_controller/U_clk_div/r_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y11   U_fnd_controller/U_clk_div/r_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y11   U_fnd_controller/U_clk_div/r_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y11   U_fnd_controller/U_clk_div/r_counter_reg[6]/C



