{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1490744492065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490744492066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 28 20:41:31 2017 " "Processing started: Tue Mar 28 20:41:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490744492066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1490744492066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BSG -c BSG " "Command: quartus_map --read_settings_files=on --write_settings_files=off BSG -c BSG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1490744492067 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1490744492245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BSG.sv 1 1 " "Found 1 design units, including 1 entities, in source file BSG.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BSG " "Found entity 1: BSG" {  } { { "BSG.sv" "" { Text "/home/lucasf/Desktop/BSG/BSG.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490744492301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490744492301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AMBA.sv 1 1 " "Found 1 design units, including 1 entities, in source file AMBA.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AMBA " "Found entity 1: AMBA" {  } { { "AMBA.sv" "" { Text "/home/lucasf/Desktop/BSG/AMBA.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490744492302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490744492302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder " "Found entity 1: encoder" {  } { { "encoder.sv" "" { Text "/home/lucasf/Desktop/BSG/encoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490744492303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490744492303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DADO dado modulador.sv(4) " "Verilog HDL Declaration information at modulador.sv(4): object \"DADO\" differs only in case from object \"dado\" in the same scope" {  } { { "modulador.sv" "" { Text "/home/lucasf/Desktop/BSG/modulador.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1490744492303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulador.sv 1 1 " "Found 1 design units, including 1 entities, in source file modulador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 modulador " "Found entity 1: modulador" {  } { { "modulador.sv" "" { Text "/home/lucasf/Desktop/BSG/modulador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490744492304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490744492304 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BSG " "Elaborating entity \"BSG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1490744492351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AMBA AMBA:AMBA_H " "Elaborating entity \"AMBA\" for hierarchy \"AMBA:AMBA_H\"" {  } { { "BSG.sv" "AMBA_H" { Text "/home/lucasf/Desktop/BSG/BSG.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490744492355 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "controle AMBA.sv(20) " "Verilog HDL warning at AMBA.sv(20): initial value for variable controle should be constant" {  } { { "AMBA.sv" "" { Text "/home/lucasf/Desktop/BSG/AMBA.sv" 20 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1490744492356 "|BSG|AMBA:AMBA_H"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder encoder:encoder_h " "Elaborating entity \"encoder\" for hierarchy \"encoder:encoder_h\"" {  } { { "BSG.sv" "encoder_h" { Text "/home/lucasf/Desktop/BSG/BSG.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490744492357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulador modulador:modulador_h " "Elaborating entity \"modulador\" for hierarchy \"modulador:modulador_h\"" {  } { { "BSG.sv" "modulador_h" { Text "/home/lucasf/Desktop/BSG/BSG.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1490744492358 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "modulador:modulador_h\|Ram0 " "RAM logic \"modulador:modulador_h\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "modulador.sv" "Ram0" { Text "/home/lucasf/Desktop/BSG/modulador.sv" 62 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1490744492469 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "modulador:modulador_h\|Ram1 " "RAM logic \"modulador:modulador_h\|Ram1\" is uninferred due to inappropriate RAM size" {  } { { "modulador.sv" "Ram1" { Text "/home/lucasf/Desktop/BSG/modulador.sv" 99 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1490744492469 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "modulador:modulador_h\|Ram2 " "RAM logic \"modulador:modulador_h\|Ram2\" is uninferred due to inappropriate RAM size" {  } { { "modulador.sv" "Ram2" { Text "/home/lucasf/Desktop/BSG/modulador.sv" 139 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1490744492469 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "modulador:modulador_h\|Ram3 " "RAM logic \"modulador:modulador_h\|Ram3\" is uninferred due to inappropriate RAM size" {  } { { "modulador.sv" "Ram3" { Text "/home/lucasf/Desktop/BSG/modulador.sv" 178 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1490744492469 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1490744492469 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "modulador.sv" "" { Text "/home/lucasf/Desktop/BSG/modulador.sv" 58 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1490744492624 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1490744492625 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lucasf/Desktop/BSG/output_files/BSG.map.smsg " "Generated suppressed messages file /home/lucasf/Desktop/BSG/output_files/BSG.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1490744493445 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1490744493510 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1490744493510 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1490744493562 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1490744493562 ""} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Implemented 147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1490744493562 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1490744493562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490744493569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 28 20:41:33 2017 " "Processing ended: Tue Mar 28 20:41:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490744493569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490744493569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490744493569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1490744493569 ""}
