{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665173850467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665173850468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct  7 23:17:30 2022 " "Processing started: Fri Oct  7 23:17:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665173850468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665173850468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665173850468 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1665173851034 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1665173851034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "/home/alfa/Prog/HDL/dev/day_4/sv/lab_05_7segment_word/top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665173852595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665173852595 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665173852731 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.sv(78) " "Verilog HDL Case Statement information at top.sv(78): all case item expressions in this case statement are onehot" {  } { { "top.sv" "" { Text "/home/alfa/Prog/HDL/dev/day_4/sv/lab_05_7segment_word/top.sv" 78 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1665173852735 "|top"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "top.sv" "" { Text "/home/alfa/Prog/HDL/dev/day_4/sv/lab_05_7segment_word/top.sv" 47 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1665173853586 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1665173853586 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "abcdefgh\[0\] VCC " "Pin \"abcdefgh\[0\]\" is stuck at VCC" {  } { { "top.sv" "" { Text "/home/alfa/Prog/HDL/dev/day_4/sv/lab_05_7segment_word/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665173853625 "|top|abcdefgh[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "abcdefgh\[2\] GND " "Pin \"abcdefgh\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/alfa/Prog/HDL/dev/day_4/sv/lab_05_7segment_word/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665173853625 "|top|abcdefgh[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "abcdefgh\[3\] GND " "Pin \"abcdefgh\[3\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/alfa/Prog/HDL/dev/day_4/sv/lab_05_7segment_word/top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665173853625 "|top|abcdefgh[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "buzzer GND " "Pin \"buzzer\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/alfa/Prog/HDL/dev/day_4/sv/lab_05_7segment_word/top.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665173853625 "|top|buzzer"} { "Warning" "WMLS_MLS_STUCK_PIN" "hsync VCC " "Pin \"hsync\" is stuck at VCC" {  } { { "top.sv" "" { Text "/home/alfa/Prog/HDL/dev/day_4/sv/lab_05_7segment_word/top.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665173853625 "|top|hsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "vsync VCC " "Pin \"vsync\" is stuck at VCC" {  } { { "top.sv" "" { Text "/home/alfa/Prog/HDL/dev/day_4/sv/lab_05_7segment_word/top.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665173853625 "|top|vsync"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[0\] GND " "Pin \"rgb\[0\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/alfa/Prog/HDL/dev/day_4/sv/lab_05_7segment_word/top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665173853625 "|top|rgb[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[1\] GND " "Pin \"rgb\[1\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/alfa/Prog/HDL/dev/day_4/sv/lab_05_7segment_word/top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665173853625 "|top|rgb[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[2\] GND " "Pin \"rgb\[2\]\" is stuck at GND" {  } { { "top.sv" "" { Text "/home/alfa/Prog/HDL/dev/day_4/sv/lab_05_7segment_word/top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1665173853625 "|top|rgb[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1665173853625 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665173853793 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665173854495 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665173854673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665173854673 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_sw\[0\] " "No output dependent on input pin \"key_sw\[0\]\"" {  } { { "top.sv" "" { Text "/home/alfa/Prog/HDL/dev/day_4/sv/lab_05_7segment_word/top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665173854738 "|top|key_sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_sw\[1\] " "No output dependent on input pin \"key_sw\[1\]\"" {  } { { "top.sv" "" { Text "/home/alfa/Prog/HDL/dev/day_4/sv/lab_05_7segment_word/top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665173854738 "|top|key_sw[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_sw\[2\] " "No output dependent on input pin \"key_sw\[2\]\"" {  } { { "top.sv" "" { Text "/home/alfa/Prog/HDL/dev/day_4/sv/lab_05_7segment_word/top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665173854738 "|top|key_sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_sw\[3\] " "No output dependent on input pin \"key_sw\[3\]\"" {  } { { "top.sv" "" { Text "/home/alfa/Prog/HDL/dev/day_4/sv/lab_05_7segment_word/top.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665173854738 "|top|key_sw[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1665173854738 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665173854739 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665173854739 ""} { "Info" "ICUT_CUT_TM_LCELLS" "39 " "Implemented 39 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665173854739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665173854739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "421 " "Peak virtual memory: 421 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665173854756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct  7 23:17:34 2022 " "Processing ended: Fri Oct  7 23:17:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665173854756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665173854756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665173854756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665173854756 ""}
