Fitter report for R32V2020
Fri Jul 26 12:12:20 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. I/O Assignment Warnings
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Fitter RAM Summary
 24. |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_nts3:auto_generated|ALTSYNCRAM
 25. |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_4054:auto_generated|altsyncram_bh53:altsyncram1|ALTSYNCRAM
 26. |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|altsyncram_4h13:altsyncram1|ALTSYNCRAM
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Fri Jul 26 12:12:20 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; R32V2020                                    ;
; Top-level Entity Name              ; R32V2020_RETRO_EP4_top                      ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE6E22C6                                 ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 4,478 / 6,272 ( 71 % )                      ;
;     Total combinational functions  ; 4,309 / 6,272 ( 69 % )                      ;
;     Dedicated logic registers      ; 1,431 / 6,272 ( 23 % )                      ;
; Total registers                    ; 1431                                        ;
; Total pins                         ; 16 / 92 ( 17 % )                            ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 98,432 / 276,480 ( 36 % )                   ;
; Embedded Multiplier 9-bit elements ; 8 / 30 ( 27 % )                             ;
; Total PLLs                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE6E22C6                           ;                                       ;
; Use smart compilation                                              ; On                                    ; Off                                   ;
; Maximum processors allowed for parallel compilation                ; 4                                     ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVCMOS                          ;                                       ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.10        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.4%      ;
;     Processor 3            ;   3.4%      ;
;     Processor 4            ;   3.3%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                         ;
+----------+----------------+--------------+-----------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To      ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+-----------------+---------------+----------------+
; Location ;                ;              ; n_sRamCS        ; PIN_68        ; QSF Assignment ;
; Location ;                ;              ; n_sRamOE        ; PIN_50        ; QSF Assignment ;
; Location ;                ;              ; n_sRamWE        ; PIN_15        ; QSF Assignment ;
; Location ;                ;              ; sramAddress[0]  ; PIN_65        ; QSF Assignment ;
; Location ;                ;              ; sramAddress[10] ; PIN_34        ; QSF Assignment ;
; Location ;                ;              ; sramAddress[11] ; PIN_33        ; QSF Assignment ;
; Location ;                ;              ; sramAddress[13] ; PIN_39        ; QSF Assignment ;
; Location ;                ;              ; sramAddress[14] ; PIN_42        ; QSF Assignment ;
; Location ;                ;              ; sramAddress[15] ; PIN_51        ; QSF Assignment ;
; Location ;                ;              ; sramAddress[17] ; PIN_53        ; QSF Assignment ;
; Location ;                ;              ; sramAddress[18] ; PIN_54        ; QSF Assignment ;
; Location ;                ;              ; sramAddress[1]  ; PIN_64        ; QSF Assignment ;
; Location ;                ;              ; sramAddress[2]  ; PIN_67        ; QSF Assignment ;
; Location ;                ;              ; sramAddress[3]  ; PIN_66        ; QSF Assignment ;
; Location ;                ;              ; sramAddress[4]  ; PIN_69        ; QSF Assignment ;
; Location ;                ;              ; sramAddress[5]  ; PIN_74        ; QSF Assignment ;
; Location ;                ;              ; sramAddress[6]  ; PIN_77        ; QSF Assignment ;
; Location ;                ;              ; sramAddress[7]  ; PIN_76        ; QSF Assignment ;
; Location ;                ;              ; sramAddress[8]  ; PIN_83        ; QSF Assignment ;
; Location ;                ;              ; sramAddress[9]  ; PIN_80        ; QSF Assignment ;
; Location ;                ;              ; sramData[0]     ; PIN_71        ; QSF Assignment ;
; Location ;                ;              ; sramData[1]     ; PIN_70        ; QSF Assignment ;
; Location ;                ;              ; sramData[2]     ; PIN_73        ; QSF Assignment ;
; Location ;                ;              ; sramData[3]     ; PIN_72        ; QSF Assignment ;
; Location ;                ;              ; sramData[4]     ; PIN_43        ; QSF Assignment ;
; Location ;                ;              ; sramData[5]     ; PIN_44        ; QSF Assignment ;
; Location ;                ;              ; sramData[6]     ; PIN_46        ; QSF Assignment ;
; Location ;                ;              ; sramData[7]     ; PIN_49        ; QSF Assignment ;
+----------+----------------+--------------+-----------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5932 ) ; 0.00 % ( 0 / 5932 )        ; 0.00 % ( 0 / 5932 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5932 ) ; 0.00 % ( 0 / 5932 )        ; 0.00 % ( 0 / 5932 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 5583 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 341 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 8 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_Retro_EP4/output_files/R32V2020.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 4,478 / 6,272 ( 71 % )     ;
;     -- Combinational with no register       ; 3047                       ;
;     -- Register only                        ; 169                        ;
;     -- Combinational with a register        ; 1262                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2380                       ;
;     -- 3 input functions                    ; 1012                       ;
;     -- <=2 input functions                  ; 917                        ;
;     -- Register only                        ; 169                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 3508                       ;
;     -- arithmetic mode                      ; 801                        ;
;                                             ;                            ;
; Total registers*                            ; 1,431 / 6,684 ( 21 % )     ;
;     -- Dedicated logic registers            ; 1,431 / 6,272 ( 23 % )     ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 348 / 392 ( 89 % )         ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 16 / 92 ( 17 % )           ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; M9Ks                                        ; 15 / 30 ( 50 % )           ;
; Total block memory bits                     ; 98,432 / 276,480 ( 36 % )  ;
; Total block memory implementation bits      ; 138,240 / 276,480 ( 50 % ) ;
; Embedded Multiplier 9-bit elements          ; 8 / 30 ( 27 % )            ;
; PLLs                                        ; 0 / 2 ( 0 % )              ;
; Global signals                              ; 10                         ;
;     -- Global clocks                        ; 10 / 10 ( 100 % )          ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 16.0% / 15.6% / 16.5%      ;
; Peak interconnect usage (total/H/V)         ; 32.4% / 32.2% / 32.8%      ;
; Maximum fan-out                             ; 1057                       ;
; Highest non-global fan-out                  ; 162                        ;
; Total fan-out                               ; 19788                      ;
; Average fan-out                             ; 3.34                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                  ; sld_hub:auto_hub   ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                ; Low                            ;
;                                             ;                      ;                    ;                                ;
; Total logic elements                        ; 4253 / 6272 ( 68 % ) ; 225 / 6272 ( 4 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 2954                 ; 93                 ; 0                              ;
;     -- Register only                        ; 153                  ; 16                 ; 0                              ;
;     -- Combinational with a register        ; 1146                 ; 116                ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                    ;                                ;
;     -- 4 input functions                    ; 2293                 ; 87                 ; 0                              ;
;     -- 3 input functions                    ; 932                  ; 80                 ; 0                              ;
;     -- <=2 input functions                  ; 875                  ; 42                 ; 0                              ;
;     -- Register only                        ; 153                  ; 16                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Logic elements by mode                      ;                      ;                    ;                                ;
;     -- normal mode                          ; 3308                 ; 200                ; 0                              ;
;     -- arithmetic mode                      ; 792                  ; 9                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Total registers                             ; 1299                 ; 132                ; 0                              ;
;     -- Dedicated logic registers            ; 1299 / 6272 ( 21 % ) ; 132 / 6272 ( 2 % ) ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                    ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Total LABs:  partially or completely used   ; 334 / 392 ( 85 % )   ; 18 / 392 ( 5 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                    ;                                ;
; Virtual pins                                ; 0                    ; 0                  ; 0                              ;
; I/O pins                                    ; 16                   ; 0                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 8 / 30 ( 27 % )      ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 98432                ; 0                  ; 0                              ;
; Total RAM block bits                        ; 138240               ; 0                  ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )      ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 15 / 30 ( 50 % )     ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 10 / 12 ( 83 % )     ; 0 / 12 ( 0 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                      ;                    ;                                ;
; Connections                                 ;                      ;                    ;                                ;
;     -- Input Connections                    ; 402                  ; 200                ; 0                              ;
;     -- Registered Input Connections         ; 247                  ; 140                ; 0                              ;
;     -- Output Connections                   ; 414                  ; 188                ; 0                              ;
;     -- Registered Output Connections        ; 24                   ; 188                ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Internal Connections                        ;                      ;                    ;                                ;
;     -- Total Connections                    ; 19514                ; 1338               ; 4                              ;
;     -- Registered Connections               ; 5778                 ; 897                ; 0                              ;
;                                             ;                      ;                    ;                                ;
; External Connections                        ;                      ;                    ;                                ;
;     -- Top                                  ; 428                  ; 388                ; 0                              ;
;     -- sld_hub:auto_hub                     ; 388                  ; 0                  ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Partition Interface                         ;                      ;                    ;                                ;
;     -- Input Ports                          ; 63                   ; 105                ; 0                              ;
;     -- Output Ports                         ; 38                   ; 122                ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                  ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Registered Ports                            ;                      ;                    ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                  ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 79                 ; 0                              ;
;                                             ;                      ;                    ;                                ;
; Port Connectivity                           ;                      ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 3                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 28                 ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 67                 ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 72                 ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 76                 ; 0                              ;
+---------------------------------------------+----------------------+--------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; i_CLOCK_50 ; 23    ; 1        ; 0            ; 11           ; 7            ; 1057                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; i_SerCts   ; 133   ; 8        ; 13           ; 24           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; i_SerRxd   ; 132   ; 8        ; 13           ; 24           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; i_ps2Clk   ; 127   ; 7        ; 16           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; i_ps2Data  ; 126   ; 7        ; 16           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
; n_reset    ; 125   ; 7        ; 18           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; On           ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; o_SerRts     ; 129   ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_SerTxd     ; 128   ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_hSync      ; 119   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_vSync      ; 121   ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_vid_Blu_Hi ; 124   ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_vid_Blu_Lo ; 120   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_vid_Grn_Hi ; 114   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_vid_Grn_Lo ; 115   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_vid_Red_Hi ; 112   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; o_vid_Red_Lo ; 113   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 15       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; 16       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; 18       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; 20       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; i_SerRxd                ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; i_SerCts                ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 11 ( 45 % )  ; 3.3V          ; --           ;
; 2        ; 0 / 8 ( 0 % )    ; 3.3V          ; --           ;
; 3        ; 0 / 11 ( 0 % )   ; 3.3V          ; --           ;
; 4        ; 0 / 14 ( 0 % )   ; 3.3V          ; --           ;
; 5        ; 0 / 13 ( 0 % )   ; 3.3V          ; --           ;
; 6        ; 0 / 10 ( 0 % )   ; 3.3V          ; --           ;
; 7        ; 11 / 13 ( 85 % ) ; 3.3V          ; --           ;
; 8        ; 4 / 12 ( 33 % )  ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 2        ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVCMOS ;         ; --         ; N               ; no       ; Off          ;
; 16       ; 19         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVCMOS ;         ; --         ; N               ; no       ; Off          ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVCMOS ;         ; --         ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVCMOS ;         ; --         ; N               ; no       ; Off          ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; i_CLOCK_50                                                ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 53       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 54       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; o_vid_Red_Hi                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 156        ; 7        ; o_vid_Red_Lo                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 157        ; 7        ; o_vid_Grn_Hi                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; o_vid_Grn_Lo                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; o_hSync                                                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 164        ; 7        ; o_vid_Blu_Lo                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 165        ; 7        ; o_vSync                                                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; o_vid_Blu_Hi                                              ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; n_reset                                                   ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; On           ;
; 126      ; 175        ; 7        ; i_ps2Data                                                 ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; On           ;
; 127      ; 176        ; 7        ; i_ps2Clk                                                  ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; On           ;
; 128      ; 177        ; 8        ; o_SerTxd                                                  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; o_SerRts                                                  ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; i_SerRxd                                                  ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 182        ; 8        ; i_SerCts                                                  ; input  ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------+
; I/O Assignment Warnings               ;
+--------------+------------------------+
; Pin Name     ; Reason                 ;
+--------------+------------------------+
; o_SerTxd     ; Missing drive strength ;
; o_SerRts     ; Missing drive strength ;
; o_vid_Red_Hi ; Missing drive strength ;
; o_vid_Red_Lo ; Missing drive strength ;
; o_vid_Grn_Hi ; Missing drive strength ;
; o_vid_Grn_Lo ; Missing drive strength ;
; o_vid_Blu_Hi ; Missing drive strength ;
; o_vid_Blu_Lo ; Missing drive strength ;
; o_hSync      ; Missing drive strength ;
; o_vSync      ; Missing drive strength ;
+--------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |R32V2020_RETRO_EP4_top                                                                                                                 ; 4478 (2)    ; 1431 (0)                  ; 0 (0)         ; 98432       ; 15   ; 8            ; 0       ; 4         ; 16   ; 0            ; 3047 (2)     ; 169 (0)           ; 1262 (0)         ; |R32V2020_RETRO_EP4_top                                                                                                                                                                                                                                                                                                                                            ; R32V2020_RETRO_EP4_top            ; work         ;
;    |R32V2020_top:middle|                                                                                                                ; 4251 (0)    ; 1299 (0)                  ; 0 (0)         ; 98432       ; 15   ; 8            ; 0       ; 4         ; 0    ; 0            ; 2952 (0)     ; 153 (0)           ; 1146 (0)         ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle                                                                                                                                                                                                                                                                                                                        ; R32V2020_top                      ; work         ;
;       |BlockRam_Data:Data_RAM|                                                                                                          ; 99 (0)      ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 7 (0)             ; 57 (0)           ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRam_Data:Data_RAM                                                                                                                                                                                                                                                                                                 ; BlockRam_Data                     ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 99 (0)      ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 7 (0)             ; 57 (0)           ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;             |altsyncram_0444:auto_generated|                                                                                            ; 99 (0)      ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (0)       ; 7 (0)             ; 57 (0)           ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated                                                                                                                                                                                                                                  ; altsyncram_0444                   ; work         ;
;                |altsyncram_4h13:altsyncram1|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|altsyncram_4h13:altsyncram1                                                                                                                                                                                                      ; altsyncram_4h13                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 99 (78)     ; 64 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (23)      ; 7 (7)             ; 57 (48)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;       |BlockRam_Stack:Stack_RAM|                                                                                                        ; 100 (0)     ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 7 (0)             ; 57 (0)           ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRam_Stack:Stack_RAM                                                                                                                                                                                                                                                                                               ; BlockRam_Stack                    ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 100 (0)     ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 7 (0)             ; 57 (0)           ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;             |altsyncram_vur3:auto_generated|                                                                                            ; 100 (0)     ; 64 (0)                    ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 7 (0)             ; 57 (0)           ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated                                                                                                                                                                                                                                ; altsyncram_vur3                   ; work         ;
;                |altsyncram_ldp2:altsyncram1|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1                                                                                                                                                                                                    ; altsyncram_ldp2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 100 (78)    ; 64 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (23)      ; 7 (7)             ; 57 (48)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                      ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 22 (22)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 9 (9)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                   ; sld_rom_sr                        ; work         ;
;       |BlockRom_Instruction:Instr_ROM|                                                                                                  ; 99 (0)      ; 66 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 5 (0)             ; 61 (0)           ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRom_Instruction:Instr_ROM                                                                                                                                                                                                                                                                                         ; BlockRom_Instruction              ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 99 (0)      ; 66 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 5 (0)             ; 61 (0)           ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component                                                                                                                                                                                                                                                         ; altsyncram                        ; work         ;
;             |altsyncram_4054:auto_generated|                                                                                            ; 99 (0)      ; 66 (0)                    ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 5 (0)             ; 61 (0)           ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_4054:auto_generated                                                                                                                                                                                                                          ; altsyncram_4054                   ; work         ;
;                |altsyncram_bh53:altsyncram1|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_4054:auto_generated|altsyncram_bh53:altsyncram1                                                                                                                                                                                              ; altsyncram_bh53                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 99 (78)     ; 66 (57)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (21)      ; 5 (5)             ; 61 (52)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_4054:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_4054:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                             ; sld_rom_sr                        ; work         ;
;       |Debouncer:DebounceResetSwitch|                                                                                                   ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 3 (3)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|Debouncer:DebounceResetSwitch                                                                                                                                                                                                                                                                                          ; Debouncer                         ; work         ;
;       |PeripheralInterface:Peripherals|                                                                                                 ; 2343 (131)  ; 693 (36)                  ; 0 (0)         ; 49280       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1647 (94)    ; 78 (1)            ; 618 (41)         ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals                                                                                                                                                                                                                                                                                        ; PeripheralInterface               ; work         ;
;          |ANSIDisplayVGA:SVGA|                                                                                                          ; 966 (788)   ; 203 (203)                 ; 0 (0)         ; 49152       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 762 (584)    ; 4 (4)             ; 200 (200)        ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA                                                                                                                                                                                                                                                                    ; ANSIDisplayVGA                    ; work         ;
;             |DisplayRam2K:\GEN_2KATTRAM:dispAttRam|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KATTRAM:dispAttRam                                                                                                                                                                                                                              ; DisplayRam2K                      ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component                                                                                                                                                                                              ; altsyncram                        ; work         ;
;                   |altsyncram_ldr3:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated                                                                                                                                                               ; altsyncram_ldr3                   ; work         ;
;             |DisplayRam2K:\GEN_2KRAM:dispCharRam|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam                                                                                                                                                                                                                                ; DisplayRam2K                      ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component                                                                                                                                                                                                ; altsyncram                        ; work         ;
;                   |altsyncram_ldr3:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated                                                                                                                                                                 ; altsyncram_ldr3                   ; work         ;
;             |SansBoldRom:\GEN_EXT_SCHARS:fontRom|                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|SansBoldRom:\GEN_EXT_SCHARS:fontRom                                                                                                                                                                                                                                ; SansBoldRom                       ; work         ;
;                |altsyncram:altsyncram_component|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component                                                                                                                                                                                                ; altsyncram                        ; work         ;
;                   |altsyncram_nts3:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_nts3:auto_generated                                                                                                                                                                 ; altsyncram_nts3                   ; work         ;
;             |lpm_divide:Mod0|                                                                                                           ; 89 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (0)       ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|lpm_divide:Mod0                                                                                                                                                                                                                                                    ; lpm_divide                        ; work         ;
;                |lpm_divide_icm:auto_generated|                                                                                          ; 89 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (0)       ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|lpm_divide:Mod0|lpm_divide_icm:auto_generated                                                                                                                                                                                                                      ; lpm_divide_icm                    ; work         ;
;                   |sign_div_unsign_7nh:divider|                                                                                         ; 89 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (0)       ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                          ; sign_div_unsign_7nh               ; work         ;
;                      |alt_u_div_2af:divider|                                                                                            ; 89 (89)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (89)      ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|lpm_divide:Mod0|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                                                                                                                                                                    ; alt_u_div_2af                     ; work         ;
;             |lpm_divide:Mod1|                                                                                                           ; 89 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (0)       ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|lpm_divide:Mod1                                                                                                                                                                                                                                                    ; lpm_divide                        ; work         ;
;                |lpm_divide_icm:auto_generated|                                                                                          ; 89 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (0)       ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|lpm_divide:Mod1|lpm_divide_icm:auto_generated                                                                                                                                                                                                                      ; lpm_divide_icm                    ; work         ;
;                   |sign_div_unsign_7nh:divider|                                                                                         ; 89 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (0)       ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider                                                                                                                                                                                          ; sign_div_unsign_7nh               ; work         ;
;                      |alt_u_div_2af:divider|                                                                                            ; 89 (89)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 89 (89)      ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|lpm_divide:Mod1|lpm_divide_icm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_2af:divider                                                                                                                                                                    ; alt_u_div_2af                     ; work         ;
;          |Debouncer:DebounceSwitch3|                                                                                                    ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 4 (4)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|Debouncer:DebounceSwitch3                                                                                                                                                                                                                                                              ; Debouncer                         ; work         ;
;          |REG_8:LedBuzzerLatch|                                                                                                         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|REG_8:LedBuzzerLatch                                                                                                                                                                                                                                                                   ; REG_8                             ; work         ;
;          |REG_8:NoteLatch|                                                                                                              ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 2 (2)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|REG_8:NoteLatch                                                                                                                                                                                                                                                                        ; REG_8                             ; work         ;
;          |Timer_Unit:timers|                                                                                                            ; 153 (121)   ; 145 (113)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 147 (115)        ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|Timer_Unit:timers                                                                                                                                                                                                                                                                      ; Timer_Unit                        ; work         ;
;             |COUNT_32:ETC|                                                                                                              ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|Timer_Unit:timers|COUNT_32:ETC                                                                                                                                                                                                                                                         ; COUNT_32                          ; work         ;
;          |bufferedUART:UART|                                                                                                            ; 178 (178)   ; 94 (94)                   ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 84 (84)      ; 24 (24)           ; 70 (70)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART                                                                                                                                                                                                                                                                      ; bufferedUART                      ; work         ;
;             |altsyncram:rxBuffer_rtl_0|                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0                                                                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_3ce1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated                                                                                                                                                                                                             ; altsyncram_3ce1                   ; work         ;
;          |counterLoadable:MusicNoteCounter|                                                                                             ; 44 (44)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 0 (0)             ; 19 (19)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter                                                                                                                                                                                                                                                       ; counterLoadable                   ; work         ;
;          |i2c:eepi2cIF|                                                                                                                 ; 58 (58)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 10 (10)           ; 23 (23)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|i2c:eepi2cIF                                                                                                                                                                                                                                                                           ; i2c                               ; work         ;
;          |i2c:i2cIF|                                                                                                                    ; 58 (58)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 10 (10)           ; 23 (23)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|i2c:i2cIF                                                                                                                                                                                                                                                                              ; i2c                               ; work         ;
;          |ps2_keyboard_to_ascii:ps2Keyboard|                                                                                            ; 708 (620)   ; 86 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 622 (592)    ; 20 (2)            ; 66 (32)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard                                                                                                                                                                                                                                                      ; ps2_keyboard_to_ascii             ; work         ;
;             |ps2_keyboard:ps2_keyboard_0|                                                                                               ; 88 (41)     ; 58 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (7)       ; 18 (13)           ; 40 (21)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0                                                                                                                                                                                                                          ; ps2_keyboard                      ; work         ;
;                |debounce:debounce_ps2_clk|                                                                                              ; 23 (23)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 2 (2)             ; 10 (10)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk                                                                                                                                                                                                ; debounce                          ; work         ;
;                |debounce:debounce_ps2_data|                                                                                             ; 24 (24)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 3 (3)             ; 9 (9)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data                                                                                                                                                                                               ; debounce                          ; work         ;
;          |spi:spiMaster|                                                                                                                ; 25 (25)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 21 (21)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|spi:spiMaster                                                                                                                                                                                                                                                                          ; spi                               ; work         ;
;       |R32V2020:R32V2020_CPU|                                                                                                           ; 1617 (317)  ; 405 (0)                   ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 1201 (305)   ; 52 (0)            ; 364 (28)         ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU                                                                                                                                                                                                                                                                                                  ; R32V2020                          ; work         ;
;          |ALU:ALU|                                                                                                                      ; 553 (474)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 546 (467)    ; 0 (0)             ; 7 (7)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|ALU:ALU                                                                                                                                                                                                                                                                                          ; ALU                               ; work         ;
;             |lpm_mult:Mult0|                                                                                                            ; 79 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 79 (0)       ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0                                                                                                                                                                                                                                                                           ; lpm_mult                          ; work         ;
;                |mult_7dt:auto_generated|                                                                                                ; 79 (79)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 79 (79)      ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                                                                                                                                                                                   ; mult_7dt                          ; work         ;
;          |FlowControl:FlowControl|                                                                                                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|FlowControl:FlowControl                                                                                                                                                                                                                                                                          ; FlowControl                       ; work         ;
;          |OneHotStateMachine:StateMachine|                                                                                              ; 17 (17)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 12 (12)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine                                                                                                                                                                                                                                                                  ; OneHotStateMachine                ; work         ;
;          |OpCodeDecoder:opcodeDecoder|                                                                                                  ; 18 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (15)      ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|OpCodeDecoder:opcodeDecoder                                                                                                                                                                                                                                                                      ; OpCodeDecoder                     ; work         ;
;             |OpCode_Cat_Decoder:opc_Cat_Decoder|                                                                                        ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|OpCodeDecoder:opcodeDecoder|OpCode_Cat_Decoder:opc_Cat_Decoder                                                                                                                                                                                                                                   ; OpCode_Cat_Decoder                ; work         ;
;          |RegisterFile:RegisterFile|                                                                                                    ; 713 (34)    ; 393 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 318 (33)     ; 52 (0)            ; 343 (1)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile                                                                                                                                                                                                                                                                        ; RegisterFile                      ; work         ;
;             |COUNT_32:dataRamAddress|                                                                                                   ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 28 (28)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:dataRamAddress                                                                                                                                                                                                                                                ; COUNT_32                          ; work         ;
;             |COUNT_32:peripheralAddress|                                                                                                ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 24 (24)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress                                                                                                                                                                                                                                             ; COUNT_32                          ; work         ;
;             |COUNT_32:programCounter|                                                                                                   ; 49 (49)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 15 (15)           ; 17 (17)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter                                                                                                                                                                                                                                                ; COUNT_32                          ; work         ;
;             |COUNT_32:stackAddress|                                                                                                     ; 35 (35)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 32 (32)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress                                                                                                                                                                                                                                                  ; COUNT_32                          ; work         ;
;             |MUX_16x32:muxA|                                                                                                            ; 266 (266)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 152 (152)    ; 0 (0)             ; 114 (114)        ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxA                                                                                                                                                                                                                                                         ; MUX_16x32                         ; work         ;
;             |MUX_16x32:muxB|                                                                                                            ; 266 (266)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 113 (113)    ; 0 (0)             ; 153 (153)        ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|MUX_16x32:muxB                                                                                                                                                                                                                                                         ; MUX_16x32                         ; work         ;
;             |REG_16:r10Lower|                                                                                                           ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Lower                                                                                                                                                                                                                                                        ; REG_16                            ; work         ;
;             |REG_16:r10Upper|                                                                                                           ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r10Upper                                                                                                                                                                                                                                                        ; REG_16                            ; work         ;
;             |REG_16:r11Lower|                                                                                                           ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Lower                                                                                                                                                                                                                                                        ; REG_16                            ; work         ;
;             |REG_16:r11Upper|                                                                                                           ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r11Upper                                                                                                                                                                                                                                                        ; REG_16                            ; work         ;
;             |REG_16:r12Lower|                                                                                                           ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Lower                                                                                                                                                                                                                                                        ; REG_16                            ; work         ;
;             |REG_16:r12Upper|                                                                                                           ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r12Upper                                                                                                                                                                                                                                                        ; REG_16                            ; work         ;
;             |REG_16:r13Lower|                                                                                                           ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 13 (13)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Lower                                                                                                                                                                                                                                                        ; REG_16                            ; work         ;
;             |REG_16:r13Upper|                                                                                                           ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r13Upper                                                                                                                                                                                                                                                        ; REG_16                            ; work         ;
;             |REG_16:r14Lower|                                                                                                           ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 13 (13)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Lower                                                                                                                                                                                                                                                        ; REG_16                            ; work         ;
;             |REG_16:r14Upper|                                                                                                           ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r14Upper                                                                                                                                                                                                                                                        ; REG_16                            ; work         ;
;             |REG_16:r15Lower|                                                                                                           ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 10 (10)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Lower                                                                                                                                                                                                                                                        ; REG_16                            ; work         ;
;             |REG_16:r15Upper|                                                                                                           ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 7 (7)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r15Upper                                                                                                                                                                                                                                                        ; REG_16                            ; work         ;
;             |REG_16:r8Lower|                                                                                                            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Lower                                                                                                                                                                                                                                                         ; REG_16                            ; work         ;
;             |REG_16:r8Upper|                                                                                                            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r8Upper                                                                                                                                                                                                                                                         ; REG_16                            ; work         ;
;             |REG_16:r9Lower|                                                                                                            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 12 (12)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Lower                                                                                                                                                                                                                                                         ; REG_16                            ; work         ;
;             |REG_16:r9Upper|                                                                                                            ; 16 (16)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 16 (16)          ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_16:r9Upper                                                                                                                                                                                                                                                         ; REG_16                            ; work         ;
;             |REG_32:conditionCodeRegister|                                                                                              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|REG_32:conditionCodeRegister                                                                                                                                                                                                                                           ; REG_32                            ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 225 (1)     ; 132 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 93 (1)       ; 16 (0)            ; 116 (0)          ; |R32V2020_RETRO_EP4_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 224 (0)     ; 132 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (0)       ; 16 (0)            ; 116 (0)          ; |R32V2020_RETRO_EP4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 224 (0)     ; 132 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (0)       ; 16 (0)            ; 116 (0)          ; |R32V2020_RETRO_EP4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 224 (8)     ; 132 (7)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 92 (1)       ; 16 (4)            ; 116 (0)          ; |R32V2020_RETRO_EP4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 219 (0)     ; 125 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (0)       ; 12 (0)            ; 116 (0)          ; |R32V2020_RETRO_EP4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 219 (175)   ; 125 (96)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 91 (76)      ; 12 (11)           ; 116 (90)         ; |R32V2020_RETRO_EP4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 10 (10)          ; |R32V2020_RETRO_EP4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 18 (18)          ; |R32V2020_RETRO_EP4_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; o_SerTxd     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_SerRts     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i_SerCts     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; o_vid_Red_Hi ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_vid_Red_Lo ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_vid_Grn_Hi ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_vid_Grn_Lo ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_vid_Blu_Hi ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_vid_Blu_Lo ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_hSync      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; o_vSync      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; i_CLOCK_50   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; i_SerRxd     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; n_reset      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; i_ps2Clk     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; i_ps2Data    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                         ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; i_SerCts                                                                                                                                    ;                   ;         ;
; i_CLOCK_50                                                                                                                                  ;                   ;         ;
; i_SerRxd                                                                                                                                    ;                   ;         ;
;      - R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|rxdFiltered~0                                                  ; 0                 ; 6       ;
;      - R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|rxFilter~8                                                     ; 0                 ; 6       ;
;      - R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|process_2~0                                                    ; 0                 ; 6       ;
; n_reset                                                                                                                                     ;                   ;         ;
;      - R32V2020_top:middle|Debouncer:DebounceResetSwitch|q_debounce[0]                                                                      ; 0                 ; 6       ;
; i_ps2Clk                                                                                                                                    ;                   ;         ;
;      - R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|sync_ffs[0]        ; 0                 ; 6       ;
; i_ps2Data                                                                                                                                   ;                   ;         ;
;      - R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|sync_ffs[1]~feeder ; 1                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                          ; LCCOMB_X23_Y11_N16 ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                             ; LCCOMB_X26_Y11_N0  ; 7       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                             ; LCCOMB_X26_Y11_N26 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                             ; LCCOMB_X23_Y11_N28 ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~11                                                                                                                                                                                                  ; LCCOMB_X23_Y11_N18 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[18]~1                                                                                                                                                                                                  ; LCCOMB_X23_Y11_N22 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~4                                                                                                                                                         ; LCCOMB_X29_Y15_N14 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~18                                                                                                                                                   ; LCCOMB_X29_Y15_N10 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19                                                                                                                                                   ; LCCOMB_X30_Y15_N18 ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                        ; LCCOMB_X23_Y10_N18 ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                           ; LCCOMB_X23_Y9_N0   ; 7       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                           ; LCCOMB_X23_Y10_N24 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                           ; LCCOMB_X23_Y9_N28  ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~11                                                                                                                                                                                                ; LCCOMB_X23_Y9_N4   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]~1                                                                                                                                                                                                 ; LCCOMB_X22_Y8_N0   ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5                                                                                                                                                       ; LCCOMB_X30_Y14_N14 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~16                                                                                                                                                 ; LCCOMB_X30_Y14_N20 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2]~19                                                                                                                                                 ; LCCOMB_X29_Y14_N20 ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_4054:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                  ; LCCOMB_X24_Y9_N24  ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_4054:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                     ; LCCOMB_X25_Y9_N0   ; 7       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_4054:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                     ; LCCOMB_X25_Y9_N22  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_4054:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                                                                                                                                                                     ; LCCOMB_X24_Y9_N26  ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_4054:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~13                                                                                                                                                                                          ; LCCOMB_X24_Y9_N28  ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_4054:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[27]~1                                                                                                                                                                                          ; LCCOMB_X23_Y10_N30 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_4054:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]~5                                                                                                                                                 ; LCCOMB_X28_Y9_N14  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_4054:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~12                                                                                                                                           ; LCCOMB_X28_Y9_N10  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_4054:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]~19                                                                                                                                           ; LCCOMB_X29_Y9_N4   ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|Debouncer:DebounceResetSwitch|o_PinOut                                                                                                                                                                                                                                                                                                  ; FF_X26_Y17_N17     ; 606     ; Async. clear                          ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; R32V2020_top:middle|Debouncer:DebounceResetSwitch|o_PinOut                                                                                                                                                                                                                                                                                                  ; FF_X26_Y17_N17     ; 63      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|Equal8~1                                                                                                                                                                                                                                                                            ; LCCOMB_X14_Y17_N30 ; 36      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|LessThan0~1                                                                                                                                                                                                                                                                         ; LCCOMB_X8_Y21_N28  ; 28      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|LessThan33~0                                                                                                                                                                                                                                                                        ; LCCOMB_X10_Y19_N0  ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|LessThan3~1                                                                                                                                                                                                                                                                         ; LCCOMB_X24_Y22_N18 ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|LessThan9~6                                                                                                                                                                                                                                                                         ; LCCOMB_X16_Y18_N28 ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|attInverse~5                                                                                                                                                                                                                                                                        ; LCCOMB_X14_Y17_N8  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|charHoriz[4]~11                                                                                                                                                                                                                                                                     ; LCCOMB_X26_Y21_N4  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|charHoriz~10                                                                                                                                                                                                                                                                        ; LCCOMB_X26_Y21_N10 ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|charVert[4]~10                                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y22_N6  ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|cursorHorizRestore[6]~0                                                                                                                                                                                                                                                             ; LCCOMB_X11_Y18_N24 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|cursorHoriz[6]~32                                                                                                                                                                                                                                                                   ; LCCOMB_X12_Y18_N2  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|cursorVertRestore[0]~10                                                                                                                                                                                                                                                             ; LCCOMB_X11_Y18_N14 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispAttWRData~13                                                                                                                                                                                                                                                                    ; LCCOMB_X13_Y15_N12 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteLatch[2]~0                                                                                                                                                                                                                                                                  ; LCCOMB_X13_Y15_N24 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispCharWRData[7]~0                                                                                                                                                                                                                                                                 ; LCCOMB_X13_Y19_N18 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispState.idle                                                                                                                                                                                                                                                                      ; FF_X13_Y19_N13     ; 29      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispWR                                                                                                                                                                                                                                                                              ; FF_X13_Y19_N29     ; 5       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|display_store~18                                                                                                                                                                                                                                                                    ; LCCOMB_X14_Y17_N12 ; 30      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|escState.none~1                                                                                                                                                                                                                                                                     ; LCCOMB_X13_Y15_N28 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|param1[6]~16                                                                                                                                                                                                                                                                        ; LCCOMB_X12_Y17_N28 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|param2[6]~8                                                                                                                                                                                                                                                                         ; LCCOMB_X11_Y16_N20 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|param3[6]~9                                                                                                                                                                                                                                                                         ; LCCOMB_X13_Y16_N8  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|param4[6]~7                                                                                                                                                                                                                                                                         ; LCCOMB_X13_Y16_N2  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|pixelCount[1]~5                                                                                                                                                                                                                                                                     ; LCCOMB_X26_Y21_N14 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|savedCursorVert[4]~0                                                                                                                                                                                                                                                                ; LCCOMB_X13_Y18_N10 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|screen_render~0                                                                                                                                                                                                                                                                     ; LCCOMB_X26_Y21_N18 ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|screen_render~10                                                                                                                                                                                                                                                                    ; LCCOMB_X17_Y20_N4  ; 6       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|screen_render~14                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y22_N30 ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|startAddr[6]~23                                                                                                                                                                                                                                                                     ; LCCOMB_X11_Y18_N2  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|videoR0~4                                                                                                                                                                                                                                                                           ; LCCOMB_X26_Y21_N22 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|Timer_Unit:timers|Equal4~1                                                                                                                                                                                                                                                                              ; LCCOMB_X26_Y7_N20  ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|Timer_Unit:timers|LessThan0~0                                                                                                                                                                                                                                                                           ; LCCOMB_X25_Y5_N26  ; 50      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|Timer_Unit:timers|LessThan1~2                                                                                                                                                                                                                                                                           ; LCCOMB_X29_Y4_N28  ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|Timer_Unit:timers|q_MillisecondCounter[0]~34                                                                                                                                                                                                                                                            ; LCCOMB_X29_Y4_N30  ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|LessThan4~1                                                                                                                                                                                                                                                                           ; LCCOMB_X31_Y15_N24 ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset                                                                                                                                                                                                                                                                            ; FF_X24_Y12_N25     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset                                                                                                                                                                                                                                                                            ; FF_X24_Y12_N25     ; 40      ; Async. clear                          ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|rxBitCount[0]~0                                                                                                                                                                                                                                                                       ; LCCOMB_X30_Y19_N2  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~23                                                                                                                                                                                                                                                                           ; LCCOMB_X31_Y15_N28 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~24                                                                                                                                                                                                                                                                           ; LCCOMB_X31_Y15_N14 ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|rxClockCount[5]~15                                                                                                                                                                                                                                                                    ; LCCOMB_X30_Y19_N6  ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[0]~4                                                                                                                                                                                                                                                              ; LCCOMB_X30_Y19_N28 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|rxFilter~8                                                                                                                                                                                                                                                                            ; LCCOMB_X13_Y23_N28 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|rxInPointer[0]~15                                                                                                                                                                                                                                                                     ; LCCOMB_X30_Y19_N4  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|rxState.idle~4                                                                                                                                                                                                                                                                        ; LCCOMB_X29_Y19_N28 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|txBuffer[0]~0                                                                                                                                                                                                                                                                         ; LCCOMB_X29_Y18_N24 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|txClockCount[0]~9                                                                                                                                                                                                                                                                     ; LCCOMB_X29_Y18_N18 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|txState.stopBit~1                                                                                                                                                                                                                                                                     ; LCCOMB_X29_Y18_N8  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|txd~2                                                                                                                                                                                                                                                                                 ; LCCOMB_X29_Y18_N20 ; 7       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|comb~0                                                                                                                                                                                                                                                                                                  ; LCCOMB_X22_Y7_N16  ; 16      ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|comb~1                                                                                                                                                                                                                                                                                                  ; LCCOMB_X21_Y8_N20  ; 12      ; Clock                                 ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|comb~12                                                                                                                                                                                                                                                                                                 ; LCCOMB_X21_Y8_N14  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|comb~15                                                                                                                                                                                                                                                                                                 ; LCCOMB_X25_Y8_N14  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|comb~2                                                                                                                                                                                                                                                                                                  ; LCCOMB_X25_Y8_N4   ; 11      ; Clock                                 ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|comb~3                                                                                                                                                                                                                                                                                                  ; LCCOMB_X26_Y7_N18  ; 2       ; Clock                                 ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|i2c:eepi2cIF|process_1~1                                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y4_N10  ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|i2c:eepi2cIF|process_1~4                                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y6_N26  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|i2c:eepi2cIF|state.s_idle                                                                                                                                                                                                                                                                               ; FF_X21_Y4_N25      ; 23      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_mode[1]~0                                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y6_N20  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_nbit[0]~0                                                                                                                                                                                                                                                                                ; LCCOMB_X21_Y4_N20  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|i2c:eepi2cIF|w_shift_reg[0]~2                                                                                                                                                                                                                                                                           ; LCCOMB_X21_Y4_N8   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|i2c:i2cIF|process_1~1                                                                                                                                                                                                                                                                                   ; LCCOMB_X19_Y7_N14  ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|i2c:i2cIF|process_1~3                                                                                                                                                                                                                                                                                   ; LCCOMB_X19_Y7_N0   ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|i2c:i2cIF|state.s_idle                                                                                                                                                                                                                                                                                  ; FF_X19_Y8_N17      ; 23      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|i2c:i2cIF|w_mode[1]~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X18_Y9_N30  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|i2c:i2cIF|w_nbit[0]~0                                                                                                                                                                                                                                                                                   ; LCCOMB_X19_Y8_N18  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|i2c:i2cIF|w_shift_reg[0]~2                                                                                                                                                                                                                                                                              ; LCCOMB_X19_Y8_N8   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|i2c_4X_CLK                                                                                                                                                                                                                                                                                              ; FF_X26_Y8_N31      ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|process_0~2                                                                                                                                                                                                                                                                                             ; LCCOMB_X11_Y15_N20 ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new~2                                                                                                                                                                                                                                                           ; LCCOMB_X17_Y18_N16 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[4]~14                                                                                                                                                                                                                          ; LCCOMB_X14_Y15_N30 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result                                                                                                                                                                                                          ; FF_X16_Y16_N25     ; 11      ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result                                                                                                                                                                                                          ; FF_X16_Y16_N25     ; 15      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|process_2~0                                                                                                                                                                                                                               ; LCCOMB_X16_Y19_N20 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|state.translate                                                                                                                                                                                                                                                       ; FF_X17_Y18_N15     ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|q_kbReadData[0]~0                                                                                                                                                                                                                                                                                       ; LCCOMB_X18_Y6_N10  ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|spi:spiMaster|buffer_reg[0]~0                                                                                                                                                                                                                                                                           ; LCCOMB_X21_Y6_N16  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|spi:spiMaster|process_1~0                                                                                                                                                                                                                                                                               ; LCCOMB_X21_Y6_N14  ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[4]~2                                                                                                                                                                                                                                                                            ; LCCOMB_X19_Y6_N4   ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|spi:spiMaster|state                                                                                                                                                                                                                                                                                     ; FF_X19_Y6_N29      ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|w_SPI_Clk                                                                                                                                                                                                                                                                                               ; FF_X11_Y15_N27     ; 12      ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|w_serialClkEn                                                                                                                                                                                                                                                                                           ; FF_X29_Y16_N1      ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|OneHotStateMachine:StateMachine|state[4]                                                                                                                                                                                                                                                                          ; FF_X26_Y7_N19      ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:peripheralAddress|Pre_Q[0]                                                                                                                                                                                                                                                     ; FF_X6_Y4_N9        ; 70      ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:programCounter|Pre_Q~34                                                                                                                                                                                                                                                        ; LCCOMB_X14_Y2_N16  ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|COUNT_32:stackAddress|process_0~3                                                                                                                                                                                                                                                       ; LCCOMB_X18_Y7_N0   ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~1                                                                                                                                                                                                                                                                                  ; LCCOMB_X13_Y11_N26 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~10                                                                                                                                                                                                                                                                                 ; LCCOMB_X12_Y11_N2  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~11                                                                                                                                                                                                                                                                                 ; LCCOMB_X12_Y11_N12 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~12                                                                                                                                                                                                                                                                                 ; LCCOMB_X12_Y11_N30 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~13                                                                                                                                                                                                                                                                                 ; LCCOMB_X13_Y4_N6   ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~14                                                                                                                                                                                                                                                                                 ; LCCOMB_X12_Y11_N24 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~15                                                                                                                                                                                                                                                                                 ; LCCOMB_X12_Y11_N10 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~16                                                                                                                                                                                                                                                                                 ; LCCOMB_X12_Y11_N28 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~17                                                                                                                                                                                                                                                                                 ; LCCOMB_X12_Y11_N22 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~18                                                                                                                                                                                                                                                                                 ; LCCOMB_X12_Y11_N8  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~19                                                                                                                                                                                                                                                                                 ; LCCOMB_X12_Y11_N26 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~2                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y11_N16 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~20                                                                                                                                                                                                                                                                                 ; LCCOMB_X12_Y11_N20 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~21                                                                                                                                                                                                                                                                                 ; LCCOMB_X12_Y11_N14 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~3                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y11_N18 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~4                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y11_N4  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~5                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y11_N6  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~6                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y11_N0  ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~8                                                                                                                                                                                                                                                                                  ; LCCOMB_X18_Y7_N6   ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|RegisterFile:RegisterFile|comb~9                                                                                                                                                                                                                                                                                  ; LCCOMB_X21_Y10_N22 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|o_clkInstrRomAddr                                                                                                                                                                                                                                                                                                 ; LCCOMB_X26_Y7_N30  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|o_writeStackRamEn~1                                                                                                                                                                                                                                                                                               ; LCCOMB_X18_Y7_N8   ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|o_writeToDataRamEnable~1                                                                                                                                                                                                                                                                                          ; LCCOMB_X18_Y8_N20  ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|w_holdHaltCatchFire~1                                                                                                                                                                                                                                                                                             ; LCCOMB_X18_Y7_N26  ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 334     ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y12_N0     ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; i_CLOCK_50                                                                                                                                                                                                                                                                                                                                                  ; PIN_23             ; 1057    ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X25_Y12_N9      ; 72      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X25_Y13_N22 ; 4       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X25_Y12_N4  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_tdo_mux~0                              ; LCCOMB_X25_Y13_N12 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1            ; LCCOMB_X29_Y13_N30 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; FF_X28_Y10_N17     ; 14      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4                            ; LCCOMB_X29_Y11_N20 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                              ; FF_X28_Y10_N23     ; 10      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                              ; FF_X29_Y10_N27     ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~14                           ; LCCOMB_X29_Y11_N0  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                              ; FF_X29_Y10_N9      ; 10      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                              ; FF_X29_Y11_N27     ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~23                           ; LCCOMB_X29_Y11_N2  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][3]                              ; FF_X29_Y11_N9      ; 10      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6                              ; LCCOMB_X24_Y10_N26 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15              ; LCCOMB_X28_Y16_N22 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16              ; LCCOMB_X25_Y12_N14 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~10                                ; LCCOMB_X25_Y12_N18 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X25_Y13_N28 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3                     ; LCCOMB_X28_Y11_N2  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~12                    ; LCCOMB_X28_Y11_N4  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~22                    ; LCCOMB_X28_Y11_N22 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~18      ; LCCOMB_X28_Y14_N14 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X24_Y11_N10 ; 6       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~24 ; LCCOMB_X24_Y11_N12 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X25_Y12_N11     ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X25_Y12_N27     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X25_Y12_N2  ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X25_Y12_N31     ; 44      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X29_Y13_N28 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                               ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; R32V2020_top:middle|Debouncer:DebounceResetSwitch|o_PinOut                                                                                         ; FF_X26_Y17_N17    ; 606     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset                                                                   ; FF_X24_Y12_N25    ; 40      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|comb~0                                                                                         ; LCCOMB_X22_Y7_N16 ; 16      ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|comb~1                                                                                         ; LCCOMB_X21_Y8_N20 ; 12      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|comb~2                                                                                         ; LCCOMB_X25_Y8_N4  ; 11      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|comb~3                                                                                         ; LCCOMB_X26_Y7_N18 ; 2       ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; FF_X16_Y16_N25    ; 11      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|w_SPI_Clk                                                                                      ; FF_X11_Y15_N27    ; 12      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                       ; JTAG_X1_Y12_N0    ; 334     ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; i_CLOCK_50                                                                                                                                         ; PIN_23            ; 1057    ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------------------------------------------------+------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                    ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                                                                               ; Location                                                   ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------------------------------------------------+------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|altsyncram_4h13:altsyncram1|ALTSYNCRAM                                        ; AUTO ; True Dual Port   ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; yes                     ; yes                    ; no                      ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; ../../../Programs/C063-PS2_Kbd_to_ANSI_Screen/C063-PS2_Kbd_to_ANSI_Screen_dat.HEX ; M9K_X27_Y9_N0, M9K_X15_Y9_N0                               ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; R32V2020_top:middle|BlockRam_Stack:Stack_RAM|altsyncram:altsyncram_component|altsyncram_vur3:auto_generated|altsyncram_ldp2:altsyncram1|ALTSYNCRAM                                      ; AUTO ; True Dual Port   ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; None                                                                              ; M9K_X15_Y6_N0, M9K_X15_Y7_N0                               ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; R32V2020_top:middle|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_4054:auto_generated|altsyncram_bh53:altsyncram1|ALTSYNCRAM                                ; AUTO ; True Dual Port   ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4    ; ../../../Programs/C063-PS2_Kbd_to_ANSI_Screen/C063-PS2_Kbd_to_ANSI_Screen_ins.HEX ; M9K_X15_Y5_N0, M9K_X15_Y3_N0, M9K_X15_Y4_N0, M9K_X15_Y2_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; None                                                                              ; M9K_X15_Y17_N0, M9K_X15_Y18_N0                             ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port   ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384 ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2    ; None                                                                              ; M9K_X15_Y16_N0, M9K_X15_Y14_N0                             ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_nts3:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; Single Clock ; 2048         ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 16384 ; 2048                        ; 8                           ; --                          ; --                          ; 16384               ; 2    ; ../../Components/TERMINAL/SansFontBold.HEX                                        ; M9K_X27_Y18_N0, M9K_X27_Y17_N0                             ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ALTSYNCRAM                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128   ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1    ; None                                                                              ; M9K_X27_Y15_N0                                             ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------------------------------------------------------+------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_nts3:auto_generated|ALTSYNCRAM                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(11011011) (333) (219) (DB)   ;(11011011) (333) (219) (DB)   ;(11011011) (333) (219) (DB)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;
;8;(00111100) (74) (60) (3C)    ;(01000010) (102) (66) (42)   ;(10000001) (201) (129) (81)   ;(10011001) (231) (153) (99)   ;(10000001) (201) (129) (81)   ;(01000010) (102) (66) (42)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;16;(11111110) (376) (254) (FE)    ;(11000110) (306) (198) (C6)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(00000000) (0) (0) (00)   ;
;24;(00010000) (20) (16) (10)    ;(00111000) (70) (56) (38)   ;(00111000) (70) (56) (38)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(11000110) (306) (198) (C6)   ;(11111110) (376) (254) (FE)   ;(00000000) (0) (0) (00)   ;
;32;(00111100) (74) (60) (3C)    ;(01000010) (102) (66) (42)   ;(10100101) (245) (165) (A5)   ;(10011001) (231) (153) (99)   ;(10100101) (245) (165) (A5)   ;(01000010) (102) (66) (42)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;40;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00100100) (44) (36) (24)   ;(00011000) (30) (24) (18)   ;(00100100) (44) (36) (24)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;48;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;56;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;
;64;(11111110) (376) (254) (FE)    ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(00000000) (0) (0) (00)   ;
;72;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00111100) (74) (60) (3C)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;80;(11111110) (376) (254) (FE)    ;(11000110) (306) (198) (C6)   ;(01100000) (140) (96) (60)   ;(00110000) (60) (48) (30)   ;(01100000) (140) (96) (60)   ;(11000110) (306) (198) (C6)   ;(11111110) (376) (254) (FE)   ;(00000000) (0) (0) (00)   ;
;88;(00000000) (0) (0) (00)    ;(00100000) (40) (32) (20)   ;(01100000) (140) (96) (60)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(01100000) (140) (96) (60)   ;(00100000) (40) (32) (20)   ;(00000000) (0) (0) (00)   ;
;96;(00000000) (0) (0) (00)    ;(00001000) (10) (8) (08)   ;(00001100) (14) (12) (0C)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(00001100) (14) (12) (0C)   ;(00001000) (10) (8) (08)   ;(00000000) (0) (0) (00)   ;
;104;(00000000) (0) (0) (00)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;112;(00000000) (0) (0) (00)    ;(00100100) (44) (36) (24)   ;(01100110) (146) (102) (66)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(01100110) (146) (102) (66)   ;(00100100) (44) (36) (24)   ;(00000000) (0) (0) (00)   ;
;120;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01101100) (154) (108) (6C)   ;(11101110) (356) (238) (EE)   ;(00000000) (0) (0) (00)   ;
;128;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01110011) (163) (115) (73)   ;(11011110) (336) (222) (DE)   ;(11001100) (314) (204) (CC)   ;(11011110) (336) (222) (DE)   ;(01110011) (163) (115) (73)   ;(00000000) (0) (0) (00)   ;
;136;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111100) (374) (252) (FC)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111000) (370) (248) (F8)   ;(11000000) (300) (192) (C0)   ;
;144;(01100110) (146) (102) (66)    ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;152;(00111100) (74) (60) (3C)    ;(01100000) (140) (96) (60)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;160;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00011110) (36) (30) (1E)   ;(00110000) (60) (48) (30)   ;(01111100) (174) (124) (7C)   ;(00110000) (60) (48) (30)   ;(00011110) (36) (30) (1E)   ;(00000000) (0) (0) (00)   ;
;168;(00111000) (70) (56) (38)    ;(01101100) (154) (108) (6C)   ;(11000110) (306) (198) (C6)   ;(11111110) (376) (254) (FE)   ;(11000110) (306) (198) (C6)   ;(01101100) (154) (108) (6C)   ;(00111000) (70) (56) (38)   ;(00000000) (0) (0) (00)   ;
;176;(00000000) (0) (0) (00)    ;(11000000) (300) (192) (C0)   ;(01100000) (140) (96) (60)   ;(00110000) (60) (48) (30)   ;(00111000) (70) (56) (38)   ;(01101100) (154) (108) (6C)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;184;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01111100) (174) (124) (7C)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;
;192;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11111110) (376) (254) (FE)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(00000000) (0) (0) (00)   ;
;200;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01111100) (174) (124) (7C)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;
;208;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(11011000) (330) (216) (D8)   ;(11011000) (330) (216) (D8)   ;(11011000) (330) (216) (D8)   ;(01110000) (160) (112) (70)   ;(00000000) (0) (0) (00)   ;
;216;(00000000) (0) (0) (00)    ;(01110011) (163) (115) (73)   ;(11001110) (316) (206) (CE)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00001100) (14) (12) (0C)   ;(00000000) (0) (0) (00)   ;
;224;(00000011) (3) (3) (03)    ;(00000110) (6) (6) (06)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(01100000) (140) (96) (60)   ;(11000000) (300) (192) (C0)   ;
;232;(00000000) (0) (0) (00)    ;(11100110) (346) (230) (E6)   ;(00111100) (74) (60) (3C)   ;(00011000) (30) (24) (18)   ;(00111000) (70) (56) (38)   ;(01101100) (154) (108) (6C)   ;(11000111) (307) (199) (C7)   ;(00000000) (0) (0) (00)   ;
;240;(00000011) (3) (3) (03)    ;(00000110) (6) (6) (06)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(01100000) (140) (96) (60)   ;(11000000) (300) (192) (C0)   ;
;248;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(11000011) (303) (195) (C3)   ;(11011011) (333) (219) (DB)   ;(11011011) (333) (219) (DB)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;256;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;264;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;272;(01101100) (154) (108) (6C)    ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;280;(01101100) (154) (108) (6C)    ;(01101100) (154) (108) (6C)   ;(11111110) (376) (254) (FE)   ;(01101100) (154) (108) (6C)   ;(11111110) (376) (254) (FE)   ;(01101100) (154) (108) (6C)   ;(01101100) (154) (108) (6C)   ;(00000000) (0) (0) (00)   ;
;288;(00011000) (30) (24) (18)    ;(00111110) (76) (62) (3E)   ;(01011000) (130) (88) (58)   ;(00111100) (74) (60) (3C)   ;(00011010) (32) (26) (1A)   ;(01111100) (174) (124) (7C)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;296;(00000000) (0) (0) (00)    ;(11000110) (306) (198) (C6)   ;(11001100) (314) (204) (CC)   ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;(01100110) (146) (102) (66)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;304;(00111000) (70) (56) (38)    ;(01101100) (154) (108) (6C)   ;(00111000) (70) (56) (38)   ;(01110110) (166) (118) (76)   ;(11011100) (334) (220) (DC)   ;(11001100) (314) (204) (CC)   ;(01110110) (166) (118) (76)   ;(00000000) (0) (0) (00)   ;
;312;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;320;(00001100) (14) (12) (0C)    ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00011000) (30) (24) (18)   ;(00001100) (14) (12) (0C)   ;(00000000) (0) (0) (00)   ;
;328;(00110000) (60) (48) (30)    ;(00011000) (30) (24) (18)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;(00000000) (0) (0) (00)   ;
;336;(00000000) (0) (0) (00)    ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(11111111) (377) (255) (FF)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;344;(00000000) (0) (0) (00)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;352;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;
;360;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;368;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;376;(00000110) (6) (6) (06)    ;(00001100) (14) (12) (0C)   ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;(01100000) (140) (96) (60)   ;(11000000) (300) (192) (C0)   ;(10000000) (200) (128) (80)   ;(00000000) (0) (0) (00)   ;
;384;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11001110) (316) (206) (CE)   ;(11010110) (326) (214) (D6)   ;(11100110) (346) (230) (E6)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;392;(00011000) (30) (24) (18)    ;(01111000) (170) (120) (78)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;400;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(00000110) (6) (6) (06)   ;(00011100) (34) (28) (1C)   ;(01110000) (160) (112) (70)   ;(11000000) (300) (192) (C0)   ;(11111110) (376) (254) (FE)   ;(00000000) (0) (0) (00)   ;
;408;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(00000110) (6) (6) (06)   ;(00011100) (34) (28) (1C)   ;(00000110) (6) (6) (06)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;416;(00011100) (34) (28) (1C)    ;(00111100) (74) (60) (3C)   ;(01101100) (154) (108) (6C)   ;(11001100) (314) (204) (CC)   ;(11111110) (376) (254) (FE)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00000000) (0) (0) (00)   ;
;424;(11111110) (376) (254) (FE)    ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11111100) (374) (252) (FC)   ;(00000110) (6) (6) (06)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;432;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11000000) (300) (192) (C0)   ;(11111100) (374) (252) (FC)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;440;(11111110) (376) (254) (FE)    ;(00000110) (6) (6) (06)   ;(00001100) (14) (12) (0C)   ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00000000) (0) (0) (00)   ;
;448;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;456;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111110) (176) (126) (7E)   ;(00000110) (6) (6) (06)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;464;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;472;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;
;480;(00001100) (14) (12) (0C)    ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;(01100000) (140) (96) (60)   ;(00110000) (60) (48) (30)   ;(00011000) (30) (24) (18)   ;(00001100) (14) (12) (0C)   ;(00000000) (0) (0) (00)   ;
;488;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;496;(01100000) (140) (96) (60)    ;(00110000) (60) (48) (30)   ;(00011000) (30) (24) (18)   ;(00001100) (14) (12) (0C)   ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;(01100000) (140) (96) (60)   ;(00000000) (0) (0) (00)   ;
;504;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(00001100) (14) (12) (0C)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;512;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11011110) (336) (222) (DE)   ;(11011110) (336) (222) (DE)   ;(11011110) (336) (222) (DE)   ;(11000000) (300) (192) (C0)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;520;(00111000) (70) (56) (38)    ;(01101100) (154) (108) (6C)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111110) (376) (254) (FE)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;528;(11111100) (374) (252) (FC)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111100) (374) (252) (FC)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111100) (374) (252) (FC)   ;(00000000) (0) (0) (00)   ;
;536;(00111100) (74) (60) (3C)    ;(01100110) (146) (102) (66)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;544;(11111000) (370) (248) (F8)    ;(11001100) (314) (204) (CC)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11001100) (314) (204) (CC)   ;(11111000) (370) (248) (F8)   ;(00000000) (0) (0) (00)   ;
;552;(11111110) (376) (254) (FE)    ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11111000) (370) (248) (F8)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11111110) (376) (254) (FE)   ;(00000000) (0) (0) (00)   ;
;560;(11111110) (376) (254) (FE)    ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11111000) (370) (248) (F8)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(00000000) (0) (0) (00)   ;
;568;(00111100) (74) (60) (3C)    ;(01100110) (146) (102) (66)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11001110) (316) (206) (CE)   ;(01100110) (146) (102) (66)   ;(00111110) (76) (62) (3E)   ;(00000000) (0) (0) (00)   ;
;576;(11000110) (306) (198) (C6)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111110) (376) (254) (FE)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;584;(01111110) (176) (126) (7E)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;592;(00011110) (36) (30) (1E)    ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(11001100) (314) (204) (CC)   ;(11001100) (314) (204) (CC)   ;(01111000) (170) (120) (78)   ;(00000000) (0) (0) (00)   ;
;600;(11000110) (306) (198) (C6)    ;(11001100) (314) (204) (CC)   ;(11011000) (330) (216) (D8)   ;(11110000) (360) (240) (F0)   ;(11011000) (330) (216) (D8)   ;(11001100) (314) (204) (CC)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;608;(11000000) (300) (192) (C0)    ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11111110) (376) (254) (FE)   ;(00000000) (0) (0) (00)   ;
;616;(11000110) (306) (198) (C6)    ;(11101110) (356) (238) (EE)   ;(11111110) (376) (254) (FE)   ;(11010110) (326) (214) (D6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;624;(11000110) (306) (198) (C6)    ;(11100110) (346) (230) (E6)   ;(11110110) (366) (246) (F6)   ;(11011110) (336) (222) (DE)   ;(11001110) (316) (206) (CE)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;632;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;640;(11111100) (374) (252) (FC)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111100) (374) (252) (FC)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(00000000) (0) (0) (00)   ;
;648;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11011010) (332) (218) (DA)   ;(11001100) (314) (204) (CC)   ;(01110110) (166) (118) (76)   ;(00000000) (0) (0) (00)   ;
;656;(11111100) (374) (252) (FC)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111100) (374) (252) (FC)   ;(11011000) (330) (216) (D8)   ;(11001100) (314) (204) (CC)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;664;(01111100) (174) (124) (7C)    ;(11000110) (306) (198) (C6)   ;(11000000) (300) (192) (C0)   ;(01111100) (174) (124) (7C)   ;(00000110) (6) (6) (06)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;672;(11111100) (374) (252) (FC)    ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00000000) (0) (0) (00)   ;
;680;(11000110) (306) (198) (C6)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;688;(11000110) (306) (198) (C6)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01101100) (154) (108) (6C)   ;(00111000) (70) (56) (38)   ;(00000000) (0) (0) (00)   ;
;696;(11000110) (306) (198) (C6)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11010110) (326) (214) (D6)   ;(11111110) (376) (254) (FE)   ;(11101110) (356) (238) (EE)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;704;(11000110) (306) (198) (C6)    ;(01101100) (154) (108) (6C)   ;(00111000) (70) (56) (38)   ;(00111000) (70) (56) (38)   ;(01101100) (154) (108) (6C)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;712;(01100110) (146) (102) (66)    ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;720;(11111110) (376) (254) (FE)    ;(00000110) (6) (6) (06)   ;(00001100) (14) (12) (0C)   ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;(01100000) (140) (96) (60)   ;(11111110) (376) (254) (FE)   ;(00000000) (0) (0) (00)   ;
;728;(00111100) (74) (60) (3C)    ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;736;(11000000) (300) (192) (C0)    ;(01100000) (140) (96) (60)   ;(00110000) (60) (48) (30)   ;(00011000) (30) (24) (18)   ;(00001100) (14) (12) (0C)   ;(00000110) (6) (6) (06)   ;(00000010) (2) (2) (02)   ;(00000000) (0) (0) (00)   ;
;744;(00111100) (74) (60) (3C)    ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00001100) (14) (12) (0C)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;752;(00011000) (30) (24) (18)    ;(00111100) (74) (60) (3C)   ;(01111110) (176) (126) (7E)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;760;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;
;768;(00110000) (60) (48) (30)    ;(00011000) (30) (24) (18)   ;(00001100) (14) (12) (0C)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;776;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111100) (174) (124) (7C)   ;(00000110) (6) (6) (06)   ;(01111110) (176) (126) (7E)   ;(11000110) (306) (198) (C6)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;784;(11000000) (300) (192) (C0)    ;(11000000) (300) (192) (C0)   ;(11111100) (374) (252) (FC)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111100) (374) (252) (FC)   ;(00000000) (0) (0) (00)   ;
;792;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111100) (174) (124) (7C)   ;(11000110) (306) (198) (C6)   ;(11000000) (300) (192) (C0)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;800;(00000110) (6) (6) (06)    ;(00000110) (6) (6) (06)   ;(01111110) (176) (126) (7E)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;808;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111100) (174) (124) (7C)   ;(11000110) (306) (198) (C6)   ;(11111110) (376) (254) (FE)   ;(11000000) (300) (192) (C0)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;816;(00111100) (74) (60) (3C)    ;(01100110) (146) (102) (66)   ;(01100000) (140) (96) (60)   ;(11111100) (374) (252) (FC)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;(00000000) (0) (0) (00)   ;
;824;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111110) (176) (126) (7E)   ;(00000110) (6) (6) (06)   ;(01111100) (174) (124) (7C)   ;
;832;(11000000) (300) (192) (C0)    ;(11000000) (300) (192) (C0)   ;(11111100) (374) (252) (FC)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;840;(00011000) (30) (24) (18)    ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;848;(00000110) (6) (6) (06)    ;(00000000) (0) (0) (00)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;
;856;(11000000) (300) (192) (C0)    ;(11000000) (300) (192) (C0)   ;(11000110) (306) (198) (C6)   ;(11001100) (314) (204) (CC)   ;(11111000) (370) (248) (F8)   ;(11001100) (314) (204) (CC)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;864;(00110000) (60) (48) (30)    ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(00011100) (34) (28) (1C)   ;(00000000) (0) (0) (00)   ;
;872;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01101100) (154) (108) (6C)   ;(11111110) (376) (254) (FE)   ;(11010110) (326) (214) (D6)   ;(11010110) (326) (214) (D6)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;880;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11111100) (374) (252) (FC)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;888;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111100) (174) (124) (7C)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;896;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11111100) (374) (252) (FC)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111100) (374) (252) (FC)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;
;904;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111110) (176) (126) (7E)   ;(00000110) (6) (6) (06)   ;(00000110) (6) (6) (06)   ;
;912;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11011110) (336) (222) (DE)   ;(11110000) (360) (240) (F0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(00000000) (0) (0) (00)   ;
;920;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111100) (174) (124) (7C)   ;(11000000) (300) (192) (C0)   ;(01111100) (174) (124) (7C)   ;(00000110) (6) (6) (06)   ;(01111100) (174) (124) (7C)   ;(00000000) (0) (0) (00)   ;
;928;(01100000) (140) (96) (60)    ;(01100000) (140) (96) (60)   ;(11111100) (374) (252) (FC)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;936;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;944;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01101100) (154) (108) (6C)   ;(00111000) (70) (56) (38)   ;(00000000) (0) (0) (00)   ;
;952;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11000110) (306) (198) (C6)   ;(11010110) (326) (214) (D6)   ;(11010110) (326) (214) (D6)   ;(11111110) (376) (254) (FE)   ;(01101100) (154) (108) (6C)   ;(00000000) (0) (0) (00)   ;
;960;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11000110) (306) (198) (C6)   ;(01101100) (154) (108) (6C)   ;(00111000) (70) (56) (38)   ;(01101100) (154) (108) (6C)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;
;968;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01111110) (176) (126) (7E)   ;(00000110) (6) (6) (06)   ;(11111100) (374) (252) (FC)   ;
;976;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11111110) (376) (254) (FE)   ;(00011100) (34) (28) (1C)   ;(00111000) (70) (56) (38)   ;(01110000) (160) (112) (70)   ;(11111110) (376) (254) (FE)   ;(00000000) (0) (0) (00)   ;
;984;(00001110) (16) (14) (0E)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01110000) (160) (112) (70)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00001110) (16) (14) (0E)   ;(00000000) (0) (0) (00)   ;
;992;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;1000;(01110000) (160) (112) (70)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00001110) (16) (14) (0E)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01110000) (160) (112) (70)   ;(00000000) (0) (0) (00)   ;
;1008;(01110110) (166) (118) (76)    ;(11011100) (334) (220) (DC)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1016;(00111000) (70) (56) (38)    ;(01101100) (154) (108) (6C)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01101100) (154) (108) (6C)   ;(00111000) (70) (56) (38)   ;(00000000) (0) (0) (00)   ;
;1024;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(00111100) (74) (60) (3C)   ;(00111100) (74) (60) (3C)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1032;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(11111111) (377) (255) (FF)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1040;(00100100) (44) (36) (24)    ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100111) (47) (39) (27)   ;(00100111) (47) (39) (27)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;
;1048;(00100100) (44) (36) (24)    ;(00100100) (44) (36) (24)   ;(00100111) (47) (39) (27)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00111111) (77) (63) (3F)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1056;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;
;1064;(00100100) (44) (36) (24)    ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;
;1072;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00111111) (77) (63) (3F)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100111) (47) (39) (27)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;
;1080;(00100100) (44) (36) (24)    ;(00100100) (44) (36) (24)   ;(00100111) (47) (39) (27)   ;(00100000) (40) (32) (20)   ;(00100000) (40) (32) (20)   ;(00100111) (47) (39) (27)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;
;1088;(00100100) (44) (36) (24)    ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(11100100) (344) (228) (E4)   ;(11100100) (344) (228) (E4)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;
;1096;(00100100) (44) (36) (24)    ;(00100100) (44) (36) (24)   ;(11100100) (344) (228) (E4)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(11111100) (374) (252) (FC)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1104;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1112;(00100100) (44) (36) (24)    ;(00100100) (44) (36) (24)   ;(11100111) (347) (231) (E7)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1120;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11111100) (374) (252) (FC)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(11100100) (344) (228) (E4)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;
;1128;(00100100) (44) (36) (24)    ;(00100100) (44) (36) (24)   ;(11100100) (344) (228) (E4)   ;(00000100) (4) (4) (04)   ;(00000100) (4) (4) (04)   ;(11100100) (344) (228) (E4)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;
;1136;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11100111) (347) (231) (E7)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;
;1144;(00100100) (44) (36) (24)    ;(00100100) (44) (36) (24)   ;(11100111) (347) (231) (E7)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11100111) (347) (231) (E7)   ;(00100100) (44) (36) (24)   ;(00100100) (44) (36) (24)   ;
;1152;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1160;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1168;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00011111) (37) (31) (1F)   ;(00011111) (37) (31) (1F)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1176;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011111) (37) (31) (1F)   ;(00001111) (17) (15) (0F)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1184;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;
;1192;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;
;1200;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00001111) (17) (15) (0F)   ;(00011111) (37) (31) (1F)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;
;1208;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011111) (37) (31) (1F)   ;(00011111) (37) (31) (1F)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;
;1216;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1224;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(11111000) (370) (248) (F8)   ;(11110000) (360) (240) (F0)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1232;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1240;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1248;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11110000) (360) (240) (F0)   ;(11111000) (370) (248) (F8)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;
;1256;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(11111000) (370) (248) (F8)   ;(11111000) (370) (248) (F8)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;
;1264;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;
;1272;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(11111111) (377) (255) (FF)   ;(11111111) (377) (255) (FF)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;
;1280;(01111000) (170) (120) (78)    ;(00001100) (14) (12) (0C)   ;(01111100) (174) (124) (7C)   ;(11001100) (314) (204) (CC)   ;(01110110) (166) (118) (76)   ;(00000000) (0) (0) (00)   ;(11111110) (376) (254) (FE)   ;(00000000) (0) (0) (00)   ;
;1288;(00111100) (74) (60) (3C)    ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;1296;(00111000) (70) (56) (38)    ;(01000100) (104) (68) (44)   ;(00111000) (70) (56) (38)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1304;(00111100) (74) (60) (3C)    ;(01100110) (146) (102) (66)   ;(01100000) (140) (96) (60)   ;(11111000) (370) (248) (F8)   ;(01100000) (140) (96) (60)   ;(01100110) (146) (102) (66)   ;(11111110) (376) (254) (FE)   ;(00000000) (0) (0) (00)   ;
;1312;(00111000) (70) (56) (38)    ;(01000100) (104) (68) (44)   ;(10111010) (272) (186) (BA)   ;(10100010) (242) (162) (A2)   ;(10111010) (272) (186) (BA)   ;(01000100) (104) (68) (44)   ;(00111000) (70) (56) (38)   ;(00000000) (0) (0) (00)   ;
;1320;(01111110) (176) (126) (7E)    ;(11110100) (364) (244) (F4)   ;(11110100) (364) (244) (F4)   ;(01110100) (164) (116) (74)   ;(00110100) (64) (52) (34)   ;(00110100) (64) (52) (34)   ;(00110100) (64) (52) (34)   ;(00000000) (0) (0) (00)   ;
;1328;(00011110) (36) (30) (1E)    ;(00110000) (60) (48) (30)   ;(00111000) (70) (56) (38)   ;(01101100) (154) (108) (6C)   ;(00111000) (70) (56) (38)   ;(00011000) (30) (24) (18)   ;(11110000) (360) (240) (F0)   ;(00000000) (0) (0) (00)   ;
;1336;(00011000) (30) (24) (18)    ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;1344;(01000000) (100) (64) (40)    ;(11000000) (300) (192) (C0)   ;(01000100) (104) (68) (44)   ;(01001100) (114) (76) (4C)   ;(01010100) (124) (84) (54)   ;(00011110) (36) (30) (1E)   ;(00000100) (4) (4) (04)   ;(00000000) (0) (0) (00)   ;
;1352;(01000000) (100) (64) (40)    ;(11000000) (300) (192) (C0)   ;(01001100) (114) (76) (4C)   ;(01010010) (122) (82) (52)   ;(01000100) (104) (68) (44)   ;(00001000) (10) (8) (08)   ;(00011110) (36) (30) (1E)   ;(00000000) (0) (0) (00)   ;
;1360;(11100000) (340) (224) (E0)    ;(00010000) (20) (16) (10)   ;(01100010) (142) (98) (62)   ;(00010110) (26) (22) (16)   ;(11101010) (352) (234) (EA)   ;(00001111) (17) (15) (0F)   ;(00000010) (2) (2) (02)   ;(00000000) (0) (0) (00)   ;
;1368;(00000000) (0) (0) (00)    ;(00110011) (63) (51) (33)   ;(01100110) (146) (102) (66)   ;(11001100) (314) (204) (CC)   ;(01100110) (146) (102) (66)   ;(00110011) (63) (51) (33)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1376;(00000000) (0) (0) (00)    ;(11001100) (314) (204) (CC)   ;(01100110) (146) (102) (66)   ;(00110011) (63) (51) (33)   ;(01100110) (146) (102) (66)   ;(11001100) (314) (204) (CC)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1384;(11100000) (340) (224) (E0)    ;(10010000) (220) (144) (90)   ;(10010100) (224) (148) (94)   ;(11101110) (356) (238) (EE)   ;(10000100) (204) (132) (84)   ;(10000100) (204) (132) (84)   ;(10000011) (203) (131) (83)   ;(00000000) (0) (0) (00)   ;
;1392;(00011000) (30) (24) (18)    ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1400;(00011000) (30) (24) (18)    ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;1408;(00011100) (34) (28) (1C)    ;(00110110) (66) (54) (36)   ;(00110000) (60) (48) (30)   ;(11111100) (374) (252) (FC)   ;(00110000) (60) (48) (30)   ;(00110000) (60) (48) (30)   ;(11100000) (340) (224) (E0)   ;(00000000) (0) (0) (00)   ;
;1416;(00000000) (0) (0) (00)    ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100000) (140) (96) (60)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00011000) (30) (24) (18)   ;
;1424;(00000000) (0) (0) (00)    ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1432;(00001100) (14) (12) (0C)    ;(00011000) (30) (24) (18)   ;(00110000) (60) (48) (30)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1440;(00010000) (20) (16) (10)    ;(00111000) (70) (56) (38)   ;(01101100) (154) (108) (6C)   ;(11000110) (306) (198) (C6)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1448;(00000000) (0) (0) (00)    ;(11000110) (306) (198) (C6)   ;(11001100) (314) (204) (CC)   ;(00011000) (30) (24) (18)   ;(00100000) (40) (32) (20)   ;(01011011) (133) (91) (5B)   ;(11011011) (333) (219) (DB)   ;(00000000) (0) (0) (00)   ;
;1456;(01000000) (100) (64) (40)    ;(11000000) (300) (192) (C0)   ;(01000110) (106) (70) (46)   ;(01001001) (111) (73) (49)   ;(01000110) (106) (70) (46)   ;(00001001) (11) (9) (09)   ;(00000110) (6) (6) (06)   ;(00000000) (0) (0) (00)   ;
;1464;(11100000) (340) (224) (E0)    ;(00010000) (20) (16) (10)   ;(01100110) (146) (102) (66)   ;(00011001) (31) (25) (19)   ;(11100110) (346) (230) (E6)   ;(00001001) (11) (9) (09)   ;(00000110) (6) (6) (06)   ;(00000000) (0) (0) (00)   ;
;1472;(11110000) (360) (240) (F0)    ;(10000000) (200) (128) (80)   ;(11100110) (346) (230) (E6)   ;(00011001) (31) (25) (19)   ;(11100110) (346) (230) (E6)   ;(00001001) (11) (9) (09)   ;(00000110) (6) (6) (06)   ;(00000000) (0) (0) (00)   ;
;1480;(11110000) (360) (240) (F0)    ;(00010000) (20) (16) (10)   ;(00100110) (46) (38) (26)   ;(01001001) (111) (73) (49)   ;(10000110) (206) (134) (86)   ;(00001001) (11) (9) (09)   ;(00000110) (6) (6) (06)   ;(00000000) (0) (0) (00)   ;
;1488;(00111000) (70) (56) (38)    ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111000) (370) (248) (F8)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(11111000) (370) (248) (F8)   ;(00000000) (0) (0) (00)   ;
;1496;(00000000) (0) (0) (00)    ;(00111000) (70) (56) (38)   ;(01101100) (154) (108) (6C)   ;(11000110) (306) (198) (C6)   ;(11000110) (306) (198) (C6)   ;(01101100) (154) (108) (6C)   ;(00111000) (70) (56) (38)   ;(00000000) (0) (0) (00)   ;
;1504;(00000000) (0) (0) (00)    ;(00111000) (70) (56) (38)   ;(01111100) (174) (124) (7C)   ;(11111110) (376) (254) (FE)   ;(11111110) (376) (254) (FE)   ;(01111100) (174) (124) (7C)   ;(00111000) (70) (56) (38)   ;(00000000) (0) (0) (00)   ;
;1512;(01100110) (146) (102) (66)    ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1520;(00111100) (74) (60) (3C)    ;(01000010) (102) (66) (42)   ;(10111001) (271) (185) (B9)   ;(10100101) (245) (165) (A5)   ;(10111001) (271) (185) (B9)   ;(10101001) (251) (169) (A9)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;
;1528;(11111011) (373) (251) (FB)    ;(01010101) (125) (85) (55)   ;(01010001) (121) (81) (51)   ;(01010001) (121) (81) (51)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1536;(00001100) (14) (12) (0C)    ;(00110000) (60) (48) (30)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;
;1544;(00001100) (14) (12) (0C)    ;(00110000) (60) (48) (30)   ;(01111110) (176) (126) (7E)   ;(01100000) (140) (96) (60)   ;(01111100) (174) (124) (7C)   ;(01100000) (140) (96) (60)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;1552;(00001100) (14) (12) (0C)    ;(00110000) (60) (48) (30)   ;(01111110) (176) (126) (7E)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;1560;(00001100) (14) (12) (0C)    ;(00110000) (60) (48) (30)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1568;(00001100) (14) (12) (0C)    ;(00110000) (60) (48) (30)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1576;(00011000) (30) (24) (18)    ;(01100110) (146) (102) (66)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;
;1584;(00011000) (30) (24) (18)    ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100000) (140) (96) (60)   ;(01111100) (174) (124) (7C)   ;(01100000) (140) (96) (60)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;1592;(00011000) (30) (24) (18)    ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;1600;(00011000) (30) (24) (18)    ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1608;(00011000) (30) (24) (18)    ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1616;(00110000) (60) (48) (30)    ;(00001100) (14) (12) (0C)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;
;1624;(00110000) (60) (48) (30)    ;(00001100) (14) (12) (0C)   ;(01111110) (176) (126) (7E)   ;(01100000) (140) (96) (60)   ;(01111100) (174) (124) (7C)   ;(01100000) (140) (96) (60)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;1632;(00110000) (60) (48) (30)    ;(00001100) (14) (12) (0C)   ;(01111110) (176) (126) (7E)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;1640;(00110000) (60) (48) (30)    ;(00001100) (14) (12) (0C)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1648;(00110000) (60) (48) (30)    ;(00001100) (14) (12) (0C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1656;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00000000) (0) (0) (00)   ;
;1664;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;
;1672;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(01100000) (140) (96) (60)   ;(01111100) (174) (124) (7C)   ;(01100000) (140) (96) (60)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;1680;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;
;1688;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1696;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1704;(00111100) (74) (60) (3C)    ;(01100110) (146) (102) (66)   ;(11000000) (300) (192) (C0)   ;(11000000) (300) (192) (C0)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;
;1712;(00111110) (76) (62) (3E)    ;(01111000) (170) (120) (78)   ;(11011000) (330) (216) (D8)   ;(11111110) (376) (254) (FE)   ;(11011000) (330) (216) (D8)   ;(11011000) (330) (216) (D8)   ;(11011110) (336) (222) (DE)   ;(00000000) (0) (0) (00)   ;
;1720;(00011000) (30) (24) (18)    ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;
;1728;(01111010) (172) (122) (7A)    ;(11001100) (314) (204) (CC)   ;(11001110) (316) (206) (CE)   ;(11010110) (326) (214) (D6)   ;(11100110) (346) (230) (E6)   ;(01100110) (146) (102) (66)   ;(10111100) (274) (188) (BC)   ;(00000000) (0) (0) (00)   ;
;1736;(00110010) (62) (50) (32)    ;(01001100) (114) (76) (4C)   ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(01110110) (166) (118) (76)   ;(01101110) (156) (110) (6E)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;
;1744;(00110010) (62) (50) (32)    ;(01001100) (114) (76) (4C)   ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;
;1752;(00110010) (62) (50) (32)    ;(01001100) (114) (76) (4C)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1760;(11000000) (300) (192) (C0)    ;(00110000) (60) (48) (30)   ;(00001100) (14) (12) (0C)   ;(00110000) (60) (48) (30)   ;(11001100) (314) (204) (CC)   ;(00110000) (60) (48) (30)   ;(11000000) (300) (192) (C0)   ;(00000000) (0) (0) (00)   ;
;1768;(00000110) (6) (6) (06)    ;(00011000) (30) (24) (18)   ;(01100000) (140) (96) (60)   ;(00011000) (30) (24) (18)   ;(01100110) (146) (102) (66)   ;(00011000) (30) (24) (18)   ;(00000110) (6) (6) (06)   ;(00000000) (0) (0) (00)   ;
;1776;(00000110) (6) (6) (06)    ;(00001100) (14) (12) (0C)   ;(01111110) (176) (126) (7E)   ;(00011000) (30) (24) (18)   ;(01111110) (176) (126) (7E)   ;(00110000) (60) (48) (30)   ;(01100000) (140) (96) (60)   ;(00000000) (0) (0) (00)   ;
;1784;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00110010) (62) (50) (32)   ;(01001100) (114) (76) (4C)   ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;1792;(00001100) (14) (12) (0C)    ;(00110000) (60) (48) (30)   ;(01111000) (170) (120) (78)   ;(00001100) (14) (12) (0C)   ;(01111100) (174) (124) (7C)   ;(11001100) (314) (204) (CC)   ;(01110110) (166) (118) (76)   ;(00000000) (0) (0) (00)   ;
;1800;(00001100) (14) (12) (0C)    ;(00110000) (60) (48) (30)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100000) (140) (96) (60)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1808;(00001100) (14) (12) (0C)    ;(00110000) (60) (48) (30)   ;(00000000) (0) (0) (00)   ;(00111000) (70) (56) (38)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1816;(00001100) (14) (12) (0C)    ;(00110000) (60) (48) (30)   ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1824;(00001100) (14) (12) (0C)    ;(00110000) (60) (48) (30)   ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111110) (76) (62) (3E)   ;(00000000) (0) (0) (00)   ;
;1832;(00011000) (30) (24) (18)    ;(01100110) (146) (102) (66)   ;(01111000) (170) (120) (78)   ;(00001100) (14) (12) (0C)   ;(01111100) (174) (124) (7C)   ;(11001100) (314) (204) (CC)   ;(01110110) (166) (118) (76)   ;(00000000) (0) (0) (00)   ;
;1840;(00011000) (30) (24) (18)    ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100000) (140) (96) (60)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1848;(00011000) (30) (24) (18)    ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;(00111000) (70) (56) (38)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1856;(00011000) (30) (24) (18)    ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1864;(00011000) (30) (24) (18)    ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1872;(00110000) (60) (48) (30)    ;(00001100) (14) (12) (0C)   ;(01111000) (170) (120) (78)   ;(00001100) (14) (12) (0C)   ;(01111100) (174) (124) (7C)   ;(11001100) (314) (204) (CC)   ;(01110110) (166) (118) (76)   ;(00000000) (0) (0) (00)   ;
;1880;(00110000) (60) (48) (30)    ;(00001100) (14) (12) (0C)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100000) (140) (96) (60)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1888;(00110000) (60) (48) (30)    ;(00001100) (14) (12) (0C)   ;(00000000) (0) (0) (00)   ;(00111000) (70) (56) (38)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1896;(00110000) (60) (48) (30)    ;(00001100) (14) (12) (0C)   ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1904;(00110000) (60) (48) (30)    ;(00001100) (14) (12) (0C)   ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1912;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111110) (76) (62) (3E)   ;(00000110) (6) (6) (06)   ;(01111100) (174) (124) (7C)   ;
;1920;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(01111000) (170) (120) (78)   ;(00001100) (14) (12) (0C)   ;(01111100) (174) (124) (7C)   ;(11001100) (314) (204) (CC)   ;(01110110) (166) (118) (76)   ;(00000000) (0) (0) (00)   ;
;1928;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01111110) (176) (126) (7E)   ;(01100000) (140) (96) (60)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1936;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(00111000) (70) (56) (38)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1944;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;1952;(01100110) (146) (102) (66)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111110) (76) (62) (3E)   ;(00000000) (0) (0) (00)   ;
;1960;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(01100000) (140) (96) (60)   ;(01100000) (140) (96) (60)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;(00011000) (30) (24) (18)   ;
;1968;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01101100) (154) (108) (6C)   ;(00011010) (32) (26) (1A)   ;(01111110) (176) (126) (7E)   ;(11011000) (330) (216) (D8)   ;(01101110) (156) (110) (6E)   ;(00000000) (0) (0) (00)   ;
;1976;(00011000) (30) (24) (18)    ;(00000000) (0) (0) (00)   ;(01111000) (170) (120) (78)   ;(00001100) (14) (12) (0C)   ;(01111100) (174) (124) (7C)   ;(11001100) (314) (204) (CC)   ;(01110110) (166) (118) (76)   ;(00000000) (0) (0) (00)   ;
;1984;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(01111010) (172) (122) (7A)   ;(11001100) (314) (204) (CC)   ;(11010110) (326) (214) (D6)   ;(01100110) (146) (102) (66)   ;(10111100) (274) (188) (BC)   ;(00000000) (0) (0) (00)   ;
;1992;(00110010) (62) (50) (32)    ;(01001100) (114) (76) (4C)   ;(00000000) (0) (0) (00)   ;(11011100) (334) (220) (DC)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00000000) (0) (0) (00)   ;
;2000;(00110010) (62) (50) (32)    ;(01001100) (114) (76) (4C)   ;(01111000) (170) (120) (78)   ;(00001100) (14) (12) (0C)   ;(01111100) (174) (124) (7C)   ;(11001100) (314) (204) (CC)   ;(01110110) (166) (118) (76)   ;(00000000) (0) (0) (00)   ;
;2008;(00110010) (62) (50) (32)    ;(01001100) (114) (76) (4C)   ;(00000000) (0) (0) (00)   ;(00111100) (74) (60) (3C)   ;(01100110) (146) (102) (66)   ;(01100110) (146) (102) (66)   ;(00111100) (74) (60) (3C)   ;(00000000) (0) (0) (00)   ;
;2016;(00001000) (10) (8) (08)    ;(00001100) (14) (12) (0C)   ;(11111110) (376) (254) (FE)   ;(00000111) (7) (7) (07)   ;(11111110) (376) (254) (FE)   ;(00001100) (14) (12) (0C)   ;(00001000) (10) (8) (08)   ;(00000000) (0) (0) (00)   ;
;2024;(00010000) (20) (16) (10)    ;(00110000) (60) (48) (30)   ;(01111111) (177) (127) (7F)   ;(11100000) (340) (224) (E0)   ;(01111111) (177) (127) (7F)   ;(00110000) (60) (48) (30)   ;(00010000) (20) (16) (10)   ;(00000000) (0) (0) (00)   ;
;2032;(00000000) (0) (0) (00)    ;(00100100) (44) (36) (24)   ;(01111110) (176) (126) (7E)   ;(11000011) (303) (195) (C3)   ;(01111110) (176) (126) (7E)   ;(00100100) (44) (36) (24)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;2040;(00000000) (0) (0) (00)    ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;(01111110) (176) (126) (7E)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_4054:auto_generated|altsyncram_bh53:altsyncram1|ALTSYNCRAM                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(11010100000000000000000001000101) (-1082810377) (-738197435) (-2-11-15-15-15-15-11-11)    ;(01000010100000000000000000000000) (-1907483648) (1115684864) (42800000)   ;(11010100000000000000000000100100) (-1082810438) (-738197468) (-2-11-15-15-15-15-13-12)   ;(11010100000000000000000000000100) (-1082810478) (-738197500) (-2-11-15-15-15-15-15-12)   ;(11010100000000000000000001001100) (-1082810368) (-738197428) (-2-11-15-15-15-15-11-4)   ;(11010100000000000000000000010001) (-1082810461) (-738197487) (-2-11-15-15-15-15-14-15)   ;(11000000111111111111111111111101) (889934589) (-1056964611) (-3-1500000-3)   ;(10100000010000001001000000000000) (-1610186352) (-1606381568) (-5-15-11-15-7000)   ;
;8;(10100000010000000101000000000000) (-1610246352) (-1606397952) (-5-15-11-15-11000)    ;(01000001010100000000000000000000) (-2023483648) (1095761920) (41500000)   ;(01000000010100000001000000000000) (-2123473648) (1078988800) (40501000)   ;(10000100100100000101000000000000) (-891279056) (-2070917120) (-7-11-6-15-11000)   ;(00100011100110010001000000000000) (51242704) (597233664) (23991000)   ;(11000011111111111111111111111110) (1189934590) (-1006632962) (-3-1200000-2)   ;(01000001010100000000000000000000) (-2023483648) (1095761920) (41500000)   ;(01000000010100000000100000000000) (-2123479648) (1078986752) (40500800)   ;
;16;(10000100100000000101000000000000) (-895279056) (-2071965696) (-7-11-7-15-11000)    ;(01000001010100000000000000000000) (-2023483648) (1095761920) (41500000)   ;(01000000010100000001000000000000) (-2123473648) (1078988800) (40501000)   ;(10100001010100000100000000000000) (-1506256352) (-1588576256) (-5-14-10-15-12000)   ;(10100001100100000100000000000000) (-1486256352) (-1584381952) (-5-14-6-15-12000)   ;(10100001011100000100000000000000) (-1496256352) (-1586479104) (-5-14-8-15-12000)   ;(10100000010000001000000000000000) (-1610216352) (-1606385664) (-5-15-11-15-8000)   ;(10100000010000001001000000000000) (-1610186352) (-1606381568) (-5-15-11-15-7000)   ;
;24;(10100000010000001010000000000000) (-1610176352) (-1606377472) (-5-15-11-15-6000)    ;(10100000010000000101000000000000) (-1610246352) (-1606397952) (-5-15-11-15-11000)   ;(01000000101000000000000000000010) (-2097483646) (1084227586) (40A00002)   ;(01000000010100000001100000000000) (-2123469648) (1078990848) (40501800)   ;(10000100100100000101000000000000) (-891279056) (-2070917120) (-7-11-6-15-11000)   ;(00100011100110011010000000000000) (51352704) (597270528) (2399A000)   ;(11000011111111111111111111111110) (1189934590) (-1006632962) (-3-1200000-2)   ;(01000000010100000001100000000001) (-2123469647) (1078990849) (40501801)   ;
;32;(10000101010100001000000000000000) (-811249056) (-2058321920) (-7-10-10-15-8000)    ;(10100001010100000100000000000000) (-1506256352) (-1588576256) (-5-14-10-15-12000)   ;(10100001101000000100000000000000) (-1480256352) (-1583333376) (-5-14-5-15-12000)   ;(10100001100100000100000000000000) (-1486256352) (-1584381952) (-5-14-6-15-12000)   ;(10100001100000000100000000000000) (-1490256352) (-1585430528) (-5-14-7-15-12000)   ;(10100001011100000100000000000000) (-1496256352) (-1586479104) (-5-14-8-15-12000)   ;(10100000010000001000000000000000) (-1610216352) (-1606385664) (-5-15-11-15-8000)   ;(10100000010000001001000000000000) (-1610186352) (-1606381568) (-5-15-11-15-7000)   ;
;40;(10100000010000000110000000000000) (-1610236352) (-1606393856) (-5-15-11-15-10000)    ;(00100000011010000000000000000000) (-262967296) (543686656) (20680000)   ;(01100100100000000110000000000000) (-2002390944) (1686134784) (64806000)   ;(00110001100000001000000000000000) (1845132704) (830504960) (31808000)   ;(01000010100100000000000011111111) (-1903483271) (1116733695) (429000FF)   ;(00100011100110011000000000000000) (51332704) (597262336) (23998000)   ;(11000011000000000000000000010011) (1112156837) (-1023410157) (-3-12-15-15-15-15-14-13)   ;(11010100000000000000000000100001) (-1082810441) (-738197471) (-2-11-15-15-15-15-13-15)   ;
;48;(00101000100000001000000000000000) (745132704) (679510016) (28808000)    ;(01000010100100000000000011111111) (-1903483271) (1116733695) (429000FF)   ;(00100011100110011000000000000000) (51332704) (597262336) (23998000)   ;(11000011000000000000000000001110) (1112156830) (-1023410162) (-3-12-15-15-15-15-15-2)   ;(11010100000000000000000000011100) (-1082810448) (-738197476) (-2-11-15-15-15-15-14-4)   ;(00101000100000001000000000000000) (745132704) (679510016) (28808000)   ;(01000010100100000000000011111111) (-1903483271) (1116733695) (429000FF)   ;(00100011100110011000000000000000) (51332704) (597262336) (23998000)   ;
;56;(11000011000000000000000000001001) (1112156825) (-1023410167) (-3-12-15-15-15-15-15-7)    ;(11010100000000000000000000010111) (-1082810455) (-738197481) (-2-11-15-15-15-15-14-9)   ;(00101000100000001000000000000000) (745132704) (679510016) (28808000)   ;(01000010100100000000000011111111) (-1903483271) (1116733695) (429000FF)   ;(00100011100110011000000000000000) (51332704) (597262336) (23998000)   ;(11000011000000000000000000000100) (1112156818) (-1023410172) (-3-12-15-15-15-15-15-12)   ;(11010100000000000000000000010010) (-1082810460) (-738197486) (-2-11-15-15-15-15-14-14)   ;(00100000011001100001000000000000) (-263557296) (543559680) (20661000)   ;
;64;(11000000111111111111111111101010) (889934566) (-1056964630) (-3-150000-1-6)    ;(10100001011000000100000000000000) (-1500256352) (-1587527680) (-5-14-9-15-12000)   ;(10100001100100000100000000000000) (-1486256352) (-1584381952) (-5-14-6-15-12000)   ;(10100001100000000100000000000000) (-1490256352) (-1585430528) (-5-14-7-15-12000)   ;(10100001011100000100000000000000) (-1496256352) (-1586479104) (-5-14-8-15-12000)   ;(10100000010000001000000000000000) (-1610216352) (-1606385664) (-5-15-11-15-8000)   ;(01000010100000000000000000011011) (-1907483615) (1115684891) (4280001B)   ;(11010100000000000000000000001001) (-1082810471) (-738197495) (-2-11-15-15-15-15-15-7)   ;
;72;(01000010100000000000000001011011) (-1907483515) (1115684955) (4280005B)    ;(11010100000000000000000000000111) (-1082810475) (-738197497) (-2-11-15-15-15-15-15-9)   ;(01000010100000000000000000110010) (-1907483586) (1115684914) (42800032)   ;(11010100000000000000000000000101) (-1082810477) (-738197499) (-2-11-15-15-15-15-15-11)   ;(01000010100000000000000001001010) (-1907483536) (1115684938) (4280004A)   ;(11010100000000000000000000000011) (-1082810479) (-738197501) (-2-11-15-15-15-15-15-13)   ;(10100001100000000100000000000000) (-1490256352) (-1585430528) (-5-14-7-15-12000)   ;(10100001011100000100000000000000) (-1496256352) (-1586479104) (-5-14-8-15-12000)   ;
;80;(10100000010000001001000000000000) (-1610186352) (-1606381568) (-5-15-11-15-7000)    ;(10100000010000000101000000000000) (-1610246352) (-1606397952) (-5-15-11-15-11000)   ;(10100000010000001010000000000000) (-1610176352) (-1606377472) (-5-15-11-15-6000)   ;(01000010101000000000000000000010) (-1897483646) (1117782018) (42A00002)   ;(01000010010100000000000000000000) (-1923483648) (1112539136) (42500000)   ;(10000100100100000101000000000000) (-891279056) (-2070917120) (-7-11-6-15-11000)   ;(00100011100110011010000000000000) (51352704) (597270528) (2399A000)   ;(11000011111111111111111111111110) (1189934590) (-1006632962) (-3-1200000-2)   ;
;88;(01000010010100000000000000000001) (-1923483647) (1112539137) (42500001)    ;(10000101010100001000000000000000) (-811249056) (-2058321920) (-7-10-10-15-8000)   ;(10100001101000000100000000000000) (-1480256352) (-1583333376) (-5-14-5-15-12000)   ;(10100001010100000100000000000000) (-1506256352) (-1588576256) (-5-14-10-15-12000)   ;(10100001100100000100000000000000) (-1486256352) (-1584381952) (-5-14-6-15-12000)   ;(10100001011100000100000000000000) (-1496256352) (-1586479104) (-5-14-8-15-12000)   ;(10100000010000001001000000000000) (-1610186352) (-1606381568) (-5-15-11-15-7000)   ;(10100000010000001010000000000000) (-1610176352) (-1606377472) (-5-15-11-15-6000)   ;
;96;(10100000010000000110000000000000) (-1610236352) (-1606393856) (-5-15-11-15-10000)    ;(01000001101000000000000000000000) (-1997483648) (1101004800) (41A00000)   ;(01000000101000000000000000000100) (-2097483644) (1084227588) (40A00004)   ;(00100000011010100000000000000000) (-262567296) (543817728) (206A0000)   ;(01100100101000000110000000000000) (-1992390944) (1688231936) (64A06000)   ;(00100000101010000000000000000000) (-242967296) (547880960) (20A80000)   ;(01000001100100000000000000000000) (-2003483648) (1099956224) (41900000)   ;(01000000100100000000000000000011) (-2103483645) (1083179011) (40900003)   ;
;104;(00100000011010010000000000000000) (-262767296) (543752192) (20690000)    ;(01100101011000001010000000000000) (-1912330944) (1700831232) (6560A000)   ;(10100001011000000100000000000000) (-1500256352) (-1587527680) (-5-14-9-15-12000)   ;(10100001101000000100000000000000) (-1480256352) (-1583333376) (-5-14-5-15-12000)   ;(10100001100100000100000000000000) (-1486256352) (-1584381952) (-5-14-6-15-12000)   ;(10100001011100000100000000000000) (-1496256352) (-1586479104) (-5-14-8-15-12000)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;256;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;264;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;272;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;280;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;288;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;296;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;304;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;312;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;320;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;328;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;336;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;344;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;352;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;360;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;368;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;376;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;384;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;392;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;400;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;408;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;416;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;424;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;432;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;440;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;448;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;456;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;464;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;472;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;480;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;488;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;496;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;504;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;512;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;520;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;528;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;536;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;544;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;552;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;560;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;568;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;576;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;584;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;592;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;600;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;608;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;616;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;624;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;632;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;640;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;648;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;656;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;664;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;672;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;680;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;688;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;696;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;704;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;712;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;720;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;728;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;736;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;744;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;752;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;760;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;768;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;776;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;784;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;792;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;800;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;808;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;816;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;824;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;832;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;840;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;848;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;856;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;864;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;872;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;880;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;888;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;896;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;904;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;912;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;920;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;928;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;936;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;944;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;952;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;960;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;968;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;976;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;984;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;992;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1000;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1008;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;1016;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |R32V2020_RETRO_EP4_top|R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|altsyncram_4h13:altsyncram1|ALTSYNCRAM                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(01010010001100110011001001010110) (67147478) (1379086934) (52333256)    ;(00110010001100000011001000110000) (1919063764) (842019376) (32303230)   ;(00111110001000000000000000000000) (-979934592) (1042284544) (3E200000)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;(00000000000000000000000000000000) (0) (0) (00)   ;


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 30                ;
; Simple Multipliers (18-bit)           ; 4           ; 1                   ; 15                ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 15                ;
; Embedded Multiplier 9-bit elements    ; 8           ; 2                   ; 30                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 4           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                  ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; R32V2020_top:middle|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|w513w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    R32V2020_top:middle|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y15_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    R32V2020_top:middle|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult3 ;                            ; DSPMULT_X20_Y14_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    R32V2020_top:middle|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult5 ;                            ; DSPMULT_X20_Y16_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
; R32V2020_top:middle|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    R32V2020_top:middle|R32V2020:R32V2020_CPU|ALU:ALU|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7 ;                            ; DSPMULT_X20_Y13_N0 ; Unsigned            ;                                ; no                    ; no                    ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 6,590 / 32,401 ( 20 % ) ;
; C16 interconnects     ; 35 / 1,326 ( 3 % )      ;
; C4 interconnects      ; 3,664 / 21,816 ( 17 % ) ;
; Direct links          ; 727 / 32,401 ( 2 % )    ;
; Global clocks         ; 10 / 10 ( 100 % )       ;
; Local interconnects   ; 2,573 / 10,320 ( 25 % ) ;
; R24 interconnects     ; 68 / 1,289 ( 5 % )      ;
; R4 interconnects      ; 4,428 / 28,186 ( 16 % ) ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.87) ; Number of LABs  (Total = 348) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 13                            ;
; 2                                           ; 4                             ;
; 3                                           ; 8                             ;
; 4                                           ; 5                             ;
; 5                                           ; 11                            ;
; 6                                           ; 6                             ;
; 7                                           ; 11                            ;
; 8                                           ; 6                             ;
; 9                                           ; 7                             ;
; 10                                          ; 6                             ;
; 11                                          ; 13                            ;
; 12                                          ; 12                            ;
; 13                                          ; 15                            ;
; 14                                          ; 32                            ;
; 15                                          ; 40                            ;
; 16                                          ; 159                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.60) ; Number of LABs  (Total = 348) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 138                           ;
; 1 Clock                            ; 217                           ;
; 1 Clock enable                     ; 95                            ;
; 1 Sync. clear                      ; 16                            ;
; 1 Sync. load                       ; 12                            ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 66                            ;
; 2 Clocks                           ; 11                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.57) ; Number of LABs  (Total = 348) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 3                             ;
; 1                                            ; 5                             ;
; 2                                            ; 10                            ;
; 3                                            ; 3                             ;
; 4                                            ; 3                             ;
; 5                                            ; 8                             ;
; 6                                            ; 6                             ;
; 7                                            ; 6                             ;
; 8                                            ; 8                             ;
; 9                                            ; 5                             ;
; 10                                           ; 3                             ;
; 11                                           ; 9                             ;
; 12                                           ; 10                            ;
; 13                                           ; 11                            ;
; 14                                           ; 14                            ;
; 15                                           ; 24                            ;
; 16                                           ; 71                            ;
; 17                                           ; 17                            ;
; 18                                           ; 14                            ;
; 19                                           ; 15                            ;
; 20                                           ; 9                             ;
; 21                                           ; 13                            ;
; 22                                           ; 14                            ;
; 23                                           ; 10                            ;
; 24                                           ; 10                            ;
; 25                                           ; 6                             ;
; 26                                           ; 5                             ;
; 27                                           ; 6                             ;
; 28                                           ; 8                             ;
; 29                                           ; 4                             ;
; 30                                           ; 1                             ;
; 31                                           ; 5                             ;
; 32                                           ; 12                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.81) ; Number of LABs  (Total = 348) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 3                             ;
; 1                                               ; 21                            ;
; 2                                               ; 27                            ;
; 3                                               ; 20                            ;
; 4                                               ; 13                            ;
; 5                                               ; 28                            ;
; 6                                               ; 28                            ;
; 7                                               ; 33                            ;
; 8                                               ; 39                            ;
; 9                                               ; 34                            ;
; 10                                              ; 18                            ;
; 11                                              ; 11                            ;
; 12                                              ; 20                            ;
; 13                                              ; 9                             ;
; 14                                              ; 6                             ;
; 15                                              ; 10                            ;
; 16                                              ; 20                            ;
; 17                                              ; 3                             ;
; 18                                              ; 2                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
; 26                                              ; 0                             ;
; 27                                              ; 0                             ;
; 28                                              ; 0                             ;
; 29                                              ; 0                             ;
; 30                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.59) ; Number of LABs  (Total = 348) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 8                             ;
; 3                                            ; 10                            ;
; 4                                            ; 12                            ;
; 5                                            ; 10                            ;
; 6                                            ; 6                             ;
; 7                                            ; 14                            ;
; 8                                            ; 13                            ;
; 9                                            ; 8                             ;
; 10                                           ; 9                             ;
; 11                                           ; 8                             ;
; 12                                           ; 10                            ;
; 13                                           ; 17                            ;
; 14                                           ; 15                            ;
; 15                                           ; 18                            ;
; 16                                           ; 22                            ;
; 17                                           ; 15                            ;
; 18                                           ; 16                            ;
; 19                                           ; 6                             ;
; 20                                           ; 22                            ;
; 21                                           ; 12                            ;
; 22                                           ; 16                            ;
; 23                                           ; 11                            ;
; 24                                           ; 9                             ;
; 25                                           ; 8                             ;
; 26                                           ; 3                             ;
; 27                                           ; 5                             ;
; 28                                           ; 8                             ;
; 29                                           ; 2                             ;
; 30                                           ; 3                             ;
; 31                                           ; 4                             ;
; 32                                           ; 7                             ;
; 33                                           ; 5                             ;
; 34                                           ; 4                             ;
; 35                                           ; 2                             ;
; 36                                           ; 5                             ;
; 37                                           ; 1                             ;
; 38                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 11    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 19    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                 ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                           ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                   ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                      ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                     ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                       ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.       ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.               ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+-------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 16           ; 0            ; 16           ; 0            ; 0            ; 20        ; 16           ; 0            ; 20        ; 20        ; 0            ; 0            ; 0            ; 3            ; 6            ; 0            ; 0            ; 6            ; 3            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 20        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 20           ; 4            ; 20           ; 20           ; 0         ; 4            ; 20           ; 0         ; 0         ; 20           ; 20           ; 20           ; 17           ; 14           ; 20           ; 20           ; 14           ; 17           ; 20           ; 20           ; 20           ; 20           ; 20           ; 20           ; 20           ; 20           ; 0         ; 20           ; 20           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; o_SerTxd            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_SerRts            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_SerCts            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_vid_Red_Hi        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_vid_Red_Lo        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_vid_Grn_Hi        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_vid_Grn_Lo        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_vid_Blu_Hi        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_vid_Blu_Lo        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_hSync             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; o_vSync             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_CLOCK_50          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_SerRxd            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; n_reset             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_ps2Clk            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; i_ps2Data           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 1.6               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                          ; Destination Register                                                                                                                                                  ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]  ; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|altsyncram_4h13:altsyncram1|ram_block3a0~portb_datain_reg0  ; 0.097             ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]  ; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|altsyncram_4h13:altsyncram1|ram_block3a8~portb_datain_reg0  ; 0.097             ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]  ; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|altsyncram_4h13:altsyncram1|ram_block3a7~portb_datain_reg0  ; 0.097             ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]  ; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|altsyncram_4h13:altsyncram1|ram_block3a6~portb_datain_reg0  ; 0.097             ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]  ; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|altsyncram_4h13:altsyncram1|ram_block3a5~portb_datain_reg0  ; 0.097             ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]  ; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|altsyncram_4h13:altsyncram1|ram_block3a4~portb_datain_reg0  ; 0.097             ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]  ; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|altsyncram_4h13:altsyncram1|ram_block3a3~portb_datain_reg0  ; 0.097             ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]  ; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|altsyncram_4h13:altsyncram1|ram_block3a2~portb_datain_reg0  ; 0.097             ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]  ; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|altsyncram_4h13:altsyncram1|ram_block3a1~portb_datain_reg0  ; 0.097             ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]  ; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|altsyncram_4h13:altsyncram1|ram_block3a9~portb_datain_reg0  ; 0.097             ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[13] ; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|altsyncram_4h13:altsyncram1|ram_block3a13~portb_datain_reg0 ; 0.097             ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[12] ; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|altsyncram_4h13:altsyncram1|ram_block3a12~portb_datain_reg0 ; 0.097             ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11] ; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|altsyncram_4h13:altsyncram1|ram_block3a11~portb_datain_reg0 ; 0.097             ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31] ; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|altsyncram_4h13:altsyncram1|ram_block3a31~portb_datain_reg0 ; 0.097             ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[15] ; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|altsyncram_4h13:altsyncram1|ram_block3a15~portb_datain_reg0 ; 0.097             ;
; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[14] ; R32V2020_top:middle|BlockRam_Data:Data_RAM|altsyncram:altsyncram_component|altsyncram_0444:auto_generated|altsyncram_4h13:altsyncram1|ram_block3a14~portb_datain_reg0 ; 0.097             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 16 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (119006): Selected device EP4CE6E22C6 for design "R32V2020"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C6 is compatible
    Info (176445): Device EP4CE15E22C6 is compatible
    Info (176445): Device EP4CE22E22C6 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../SDC1.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: i_CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|videoR0 is being clocked by i_CLOCK_50
Warning (332060): Node: R32V2020_top:middle|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_4054:auto_generated|altsyncram_bh53:altsyncram1|ram_block3a24~porta_address_reg0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispByteLatch[1] is being clocked by R32V2020_top:middle|BlockRom_Instruction:Instr_ROM|altsyncram:altsyncram_component|altsyncram_4054:auto_generated|altsyncram_bh53:altsyncram1|ram_block3a24~porta_address_reg0
Warning (332060): Node: R32V2020_top:middle|PeripheralInterface:Peripherals|w_SPI_Clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:middle|PeripheralInterface:Peripherals|spi:spiMaster|shift_reg[1] is being clocked by R32V2020_top:middle|PeripheralInterface:Peripherals|w_SPI_Clk
Warning (332060): Node: R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0] is being clocked by R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Warning (332061): Virtual clock i_CLOCK_50 is never referenced in any input or output delay assignment.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000   i_CLOCK_50
Info (176353): Automatically promoted node i_CLOCK_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_Retro_EP4/R32V2020_RETRO_EP4_top.vhd Line: 14
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node R32V2020_top:middle|PeripheralInterface:Peripherals|comb~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node R32V2020_top:middle|PeripheralInterface:Peripherals|comb~1 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|process_1~0
Info (176353): Automatically promoted node R32V2020_top:middle|PeripheralInterface:Peripherals|w_SPI_Clk  File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PeripheralInterface/PeripheralInterface-V002.vhd Line: 114
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node R32V2020_top:middle|PeripheralInterface:Peripherals|comb~2 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result  File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/debounce.vhd Line: 33
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[0] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 90
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[1] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 90
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[2] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 90
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[3] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 90
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[4] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 90
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[5] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 90
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[6] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 90
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[7] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 90
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[8] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 90
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|count_idle[9] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/PS2KB/ps2_keyboard.vhd Line: 90
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node R32V2020_top:middle|PeripheralInterface:Peripherals|comb~3 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node R32V2020_top:middle|Debouncer:DebounceResetSwitch|o_PinOut  File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/Debounce/Debounce.vhd Line: 12
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|cursorVert[4] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd Line: 551
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|cursorVert[1] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd Line: 551
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|cursorVert[0] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd Line: 551
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|ANSIDisplayVGA:SVGA|dispWR File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/TERMINAL/ANSIDisplayVGA.vhd Line: 168
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|Pre_Q[15] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd Line: 36
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|Pre_Q[14] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd Line: 36
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|Pre_Q[13] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd Line: 36
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|Pre_Q[12] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd Line: 36
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|Pre_Q[11] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd Line: 36
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|counterLoadable:MusicNoteCounter|Pre_Q[18] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/COUNTER/CounterLoadable.vhd Line: 36
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|func_reset  File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[2] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[3] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[4] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[5] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[6] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[0] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[1] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|dataOut[7] File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 175
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|rxCurrentByteBuffer[4]~2 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 209
        Info (176357): Destination node R32V2020_top:middle|PeripheralInterface:Peripherals|bufferedUART:UART|rxBuffer~23 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Components/UART/bufferedUART.vhd Line: 80
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "n_sRamCS" is assigned to location or region, but does not exist in design
    Warning (15706): Node "n_sRamOE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "n_sRamWE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramAddress[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramAddress[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramAddress[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramAddress[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramAddress[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramAddress[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramAddress[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramAddress[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramAddress[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramAddress[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramAddress[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramAddress[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramAddress[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramAddress[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramAddress[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramAddress[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramAddress[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramData[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramData[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramData[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramData[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramData[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramData[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramData[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sramData[7]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 14% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:03
Info (11888): Total time spent on timing analysis during the Fitter is 1.17 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin i_SerCts uses I/O standard 3.3-V LVCMOS at 133 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_Retro_EP4/R32V2020_RETRO_EP4_top.vhd Line: 19
    Info (169178): Pin i_CLOCK_50 uses I/O standard 3.3-V LVCMOS at 23 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_Retro_EP4/R32V2020_RETRO_EP4_top.vhd Line: 14
    Info (169178): Pin i_SerRxd uses I/O standard 3.3-V LVCMOS at 132 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_Retro_EP4/R32V2020_RETRO_EP4_top.vhd Line: 16
    Info (169178): Pin n_reset uses I/O standard 3.3-V LVCMOS at 125 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_Retro_EP4/R32V2020_RETRO_EP4_top.vhd Line: 13
    Info (169178): Pin i_ps2Clk uses I/O standard 3.3-V LVCMOS at 127 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_Retro_EP4/R32V2020_RETRO_EP4_top.vhd Line: 30
    Info (169178): Pin i_ps2Data uses I/O standard 3.3-V LVCMOS at 126 File: C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_Retro_EP4/R32V2020_RETRO_EP4_top.vhd Line: 31
Info (144001): Generated suppressed messages file C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_Retro_EP4/output_files/R32V2020.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 5566 megabytes
    Info: Processing ended: Fri Jul 26 12:12:21 2019
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:27


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/HPz420/Documents/GitHub/R32V2020/VHDL/Top_Level_Builds/R32V2020_Build_V002_Retro_EP4/output_files/R32V2020.fit.smsg.


