<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p344" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_344{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_344{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_344{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_344{left:69px;bottom:408px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t5_344{left:69px;bottom:391px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t6_344{left:158px;bottom:1068px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t7_344{left:244px;bottom:1068px;letter-spacing:0.13px;}
#t8_344{left:100px;bottom:1045px;letter-spacing:-0.12px;}
#t9_344{left:101px;bottom:1028px;letter-spacing:-0.14px;}
#ta_344{left:230px;bottom:1028px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tb_344{left:467px;bottom:1028px;letter-spacing:-0.15px;}
#tc_344{left:647px;bottom:1028px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#td_344{left:87px;bottom:1004px;letter-spacing:-0.18px;}
#te_344{left:143px;bottom:1004px;letter-spacing:-0.14px;}
#tf_344{left:81px;bottom:979px;letter-spacing:-0.19px;}
#tg_344{left:95px;bottom:962px;}
#th_344{left:81px;bottom:946px;letter-spacing:-0.16px;}
#ti_344{left:138px;bottom:979px;letter-spacing:-0.15px;}
#tj_344{left:152px;bottom:962px;}
#tk_344{left:138px;bottom:946px;letter-spacing:-0.15px;}
#tl_344{left:189px;bottom:979px;letter-spacing:-0.14px;}
#tm_344{left:445px;bottom:979px;letter-spacing:-0.16px;}
#tn_344{left:539px;bottom:979px;letter-spacing:-0.14px;}
#to_344{left:539px;bottom:958px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#tp_344{left:823px;bottom:956px;}
#tq_344{left:835px;bottom:958px;letter-spacing:-0.07px;}
#tr_344{left:539px;bottom:936px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ts_344{left:539px;bottom:920px;letter-spacing:-0.11px;}
#tt_344{left:539px;bottom:903px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#tu_344{left:539px;bottom:886px;letter-spacing:-0.11px;}
#tv_344{left:189px;bottom:862px;letter-spacing:-0.14px;}
#tw_344{left:539px;bottom:862px;letter-spacing:-0.16px;}
#tx_344{left:539px;bottom:840px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#ty_344{left:539px;bottom:823px;letter-spacing:-0.11px;}
#tz_344{left:539px;bottom:807px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t10_344{left:539px;bottom:790px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t11_344{left:539px;bottom:773px;letter-spacing:-0.09px;}
#t12_344{left:539px;bottom:752px;letter-spacing:-0.11px;}
#t13_344{left:539px;bottom:735px;letter-spacing:-0.11px;}
#t14_344{left:539px;bottom:718px;letter-spacing:-0.13px;}
#t15_344{left:189px;bottom:694px;letter-spacing:-0.14px;}
#t16_344{left:539px;bottom:694px;letter-spacing:-0.14px;}
#t17_344{left:77px;bottom:669px;letter-spacing:-0.15px;}
#t18_344{left:95px;bottom:652px;}
#t19_344{left:77px;bottom:635px;letter-spacing:-0.17px;}
#t1a_344{left:138px;bottom:669px;letter-spacing:-0.15px;}
#t1b_344{left:152px;bottom:652px;}
#t1c_344{left:138px;bottom:635px;letter-spacing:-0.15px;}
#t1d_344{left:189px;bottom:669px;letter-spacing:-0.15px;}
#t1e_344{left:539px;bottom:669px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1f_344{left:189px;bottom:645px;letter-spacing:-0.15px;}
#t1g_344{left:539px;bottom:645px;letter-spacing:-0.12px;}
#t1h_344{left:539px;bottom:628px;letter-spacing:-0.12px;}
#t1i_344{left:539px;bottom:611px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1j_344{left:539px;bottom:594px;letter-spacing:-0.12px;}
#t1k_344{left:189px;bottom:570px;letter-spacing:-0.14px;}
#t1l_344{left:539px;bottom:570px;letter-spacing:-0.14px;}
#t1m_344{left:77px;bottom:545px;letter-spacing:-0.15px;}
#t1n_344{left:95px;bottom:529px;}
#t1o_344{left:77px;bottom:512px;letter-spacing:-0.15px;}
#t1p_344{left:138px;bottom:545px;letter-spacing:-0.12px;}
#t1q_344{left:152px;bottom:529px;}
#t1r_344{left:138px;bottom:512px;letter-spacing:-0.15px;}
#t1s_344{left:189px;bottom:545px;letter-spacing:-0.16px;}
#t1t_344{left:445px;bottom:545px;letter-spacing:-0.1px;}
#t1u_344{left:539px;bottom:545px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1v_344{left:189px;bottom:521px;letter-spacing:-0.13px;}
#t1w_344{left:539px;bottom:521px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1x_344{left:539px;bottom:504px;letter-spacing:-0.12px;}
#t1y_344{left:539px;bottom:487px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1z_344{left:539px;bottom:470px;letter-spacing:-0.12px;}
#t20_344{left:189px;bottom:446px;letter-spacing:-0.14px;}
#t21_344{left:539px;bottom:446px;letter-spacing:-0.14px;}
#t22_344{left:134px;bottom:347px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t23_344{left:219px;bottom:347px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t24_344{left:100px;bottom:324px;letter-spacing:-0.12px;}
#t25_344{left:101px;bottom:307px;letter-spacing:-0.14px;}
#t26_344{left:228px;bottom:307px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t27_344{left:462px;bottom:307px;letter-spacing:-0.14px;}
#t28_344{left:644px;bottom:307px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t29_344{left:87px;bottom:283px;letter-spacing:-0.18px;}
#t2a_344{left:143px;bottom:283px;letter-spacing:-0.14px;}
#t2b_344{left:81px;bottom:258px;letter-spacing:-0.17px;}
#t2c_344{left:142px;bottom:258px;letter-spacing:-0.17px;}
#t2d_344{left:189px;bottom:258px;letter-spacing:-0.15px;}
#t2e_344{left:440px;bottom:258px;letter-spacing:-0.13px;}
#t2f_344{left:534px;bottom:258px;letter-spacing:-0.12px;}
#t2g_344{left:189px;bottom:234px;letter-spacing:-0.1px;}
#t2h_344{left:534px;bottom:234px;letter-spacing:-0.11px;}
#t2i_344{left:534px;bottom:217px;letter-spacing:-0.12px;}
#t2j_344{left:534px;bottom:200px;letter-spacing:-0.11px;}
#t2k_344{left:189px;bottom:176px;letter-spacing:-0.13px;}
#t2l_344{left:534px;bottom:176px;letter-spacing:-0.14px;}
#t2m_344{left:77px;bottom:151px;letter-spacing:-0.16px;}
#t2n_344{left:138px;bottom:151px;letter-spacing:-0.17px;}
#t2o_344{left:188px;bottom:151px;letter-spacing:-0.15px;}
#t2p_344{left:440px;bottom:151px;letter-spacing:-0.13px;}
#t2q_344{left:534px;bottom:151px;letter-spacing:-0.12px;}
#t2r_344{left:77px;bottom:127px;letter-spacing:-0.16px;}
#t2s_344{left:138px;bottom:127px;letter-spacing:-0.17px;}
#t2t_344{left:188px;bottom:127px;letter-spacing:-0.15px;}
#t2u_344{left:440px;bottom:127px;letter-spacing:-0.13px;}
#t2v_344{left:534px;bottom:127px;letter-spacing:-0.12px;}

.s1_344{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_344{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_344{font-size:14px;font-family:Verdana_156;color:#000;}
.s4_344{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_344{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
.s6_344{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s7_344{font-size:18px;font-family:Symbol_15c;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts344" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Symbol_15c;
	src: url("fonts/Symbol_15c.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg344Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg344" style="-webkit-user-select: none;"><object width="935" height="1210" data="344/344.svg" type="image/svg+xml" id="pdf344" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_344" class="t s1_344">2-328 </span><span id="t2_344" class="t s1_344">Vol. 4 </span>
<span id="t3_344" class="t s2_344">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_344" class="t s3_344">Table 2-49 lists the MSRs of uncore PMU for Intel processors with a CPUID Signature DisplayFamily_DisplayModel </span>
<span id="t5_344" class="t s3_344">value of 06_97H, 06_9AH, 06_BAH, 06_B7H, or 06_BFH. </span>
<span id="t6_344" class="t s4_344">Table 2-48. </span><span id="t7_344" class="t s4_344">MSRs Supported by 12th and 13th Generation Intel® Core™ Processor E-core </span>
<span id="t8_344" class="t s5_344">Register </span>
<span id="t9_344" class="t s5_344">Address </span><span id="ta_344" class="t s5_344">Register Name / Bit Fields </span><span id="tb_344" class="t s5_344">Scope </span><span id="tc_344" class="t s5_344">Bit Description </span>
<span id="td_344" class="t s5_344">Hex </span><span id="te_344" class="t s5_344">Dec </span>
<span id="tf_344" class="t s6_344">D10H </span>
<span id="tg_344" class="t s6_344">- </span>
<span id="th_344" class="t s6_344">D1FH </span>
<span id="ti_344" class="t s6_344">3220 </span>
<span id="tj_344" class="t s6_344">- </span>
<span id="tk_344" class="t s6_344">3359 </span>
<span id="tl_344" class="t s6_344">IA32_L2_QOS_MASK_[0-15] </span><span id="tm_344" class="t s6_344">Module </span><span id="tn_344" class="t s6_344">IA32_CR_L2_QOS_MASK_[0-15] </span>
<span id="to_344" class="t s6_344">If CPUID.(EAX=10H, ECX=1):EDX.COS_MAX[15:0] </span><span id="tp_344" class="t s7_344">≥ </span><span id="tq_344" class="t s6_344">0. </span>
<span id="tr_344" class="t s6_344">Controls MLC (L2) Intel RDT allocation. For more </span>
<span id="ts_344" class="t s6_344">details on CAT/RDT, see Chapter 18, “Debug, Branch </span>
<span id="tt_344" class="t s6_344">Profile, TSC, and Intel® Resource Director Technology </span>
<span id="tu_344" class="t s6_344">(Intel® RDT) Features.” </span>
<span id="tv_344" class="t s6_344">19:0 </span><span id="tw_344" class="t s6_344">WAYS_MASK </span>
<span id="tx_344" class="t s6_344">Setting a 1 in this bit X allows threads with CLOS &lt;n&gt; </span>
<span id="ty_344" class="t s6_344">(where N is [0-7]) to allocate to way X in the MLC. </span>
<span id="tz_344" class="t s6_344">Ones are only allowed to be written to ways that </span>
<span id="t10_344" class="t s6_344">physically exist in the MLC (CPUID.4.2:EBX[31:22] will </span>
<span id="t11_344" class="t s6_344">indicate this). </span>
<span id="t12_344" class="t s6_344">Writing a 1 to a value beyond the highest way or a </span>
<span id="t13_344" class="t s6_344">non-contiguous set of 1s will cause a #GP on the </span>
<span id="t14_344" class="t s6_344">WRMSR to this MSR. </span>
<span id="t15_344" class="t s6_344">31:20 </span><span id="t16_344" class="t s6_344">Reserved </span>
<span id="t17_344" class="t s6_344">1309H </span>
<span id="t18_344" class="t s6_344">- </span>
<span id="t19_344" class="t s6_344">130BH </span>
<span id="t1a_344" class="t s6_344">4873 </span>
<span id="t1b_344" class="t s6_344">- </span>
<span id="t1c_344" class="t s6_344">4875 </span>
<span id="t1d_344" class="t s6_344">MSR_RELOAD_FIXED_CTRx </span><span id="t1e_344" class="t s6_344">Reload value for IA32_FIXED_CTRx (R/W) </span>
<span id="t1f_344" class="t s6_344">47:0 </span><span id="t1g_344" class="t s6_344">Value loaded into IA32_FIXED_CTRx when a PEBS </span>
<span id="t1h_344" class="t s6_344">record is generated while PEBS_EN_FIXEDx = 1 and </span>
<span id="t1i_344" class="t s6_344">PEBS_OUTPUT = 01B in IA32_PEBS_ENABLE, and </span>
<span id="t1j_344" class="t s6_344">FIXED_CTRx is overflowed. </span>
<span id="t1k_344" class="t s6_344">63:48 </span><span id="t1l_344" class="t s6_344">Reserved </span>
<span id="t1m_344" class="t s6_344">14C1H </span>
<span id="t1n_344" class="t s6_344">- </span>
<span id="t1o_344" class="t s6_344">14C6H </span>
<span id="t1p_344" class="t s6_344">5313 </span>
<span id="t1q_344" class="t s6_344">- </span>
<span id="t1r_344" class="t s6_344">5318 </span>
<span id="t1s_344" class="t s6_344">MSR_RELOAD_PMCx </span><span id="t1t_344" class="t s6_344">Core </span><span id="t1u_344" class="t s6_344">Reload value for IA32_PMCx (R/W) </span>
<span id="t1v_344" class="t s6_344">47:0 </span><span id="t1w_344" class="t s6_344">Value loaded into IA32_PMCx when a PEBS record is </span>
<span id="t1x_344" class="t s6_344">generated while PEBS_EN_PMCx = 1 and </span>
<span id="t1y_344" class="t s6_344">PEBS_OUTPUT = 01B in IA32_PEBS_ENABLE, and </span>
<span id="t1z_344" class="t s6_344">PMCx is overflowed. </span>
<span id="t20_344" class="t s6_344">63:48 </span><span id="t21_344" class="t s6_344">Reserved </span>
<span id="t22_344" class="t s4_344">Table 2-49. </span><span id="t23_344" class="t s4_344">Uncore PMU MSRs Supported by 12th and 13th Generation Intel® Core™ Processors </span>
<span id="t24_344" class="t s5_344">Register </span>
<span id="t25_344" class="t s5_344">Address </span><span id="t26_344" class="t s5_344">Register Name / Bit Fields </span><span id="t27_344" class="t s5_344">Scope </span><span id="t28_344" class="t s5_344">Bit Description </span>
<span id="t29_344" class="t s5_344">Hex </span><span id="t2a_344" class="t s5_344">Dec </span>
<span id="t2b_344" class="t s6_344">396H </span><span id="t2c_344" class="t s6_344">918 </span><span id="t2d_344" class="t s6_344">MSR_UNC_CBO_CONFIG </span><span id="t2e_344" class="t s6_344">Package </span><span id="t2f_344" class="t s6_344">Uncore C-Box Configuration Information (R/O) </span>
<span id="t2g_344" class="t s6_344">3:0 </span><span id="t2h_344" class="t s6_344">Specifies the number of C-Box units with </span>
<span id="t2i_344" class="t s6_344">programmable counters (including processor cores </span>
<span id="t2j_344" class="t s6_344">and processor graphics). </span>
<span id="t2k_344" class="t s6_344">63:4 </span><span id="t2l_344" class="t s6_344">Reserved </span>
<span id="t2m_344" class="t s6_344">2000H </span><span id="t2n_344" class="t s6_344">8192 </span><span id="t2o_344" class="t s6_344">MSR_UNC_CBO_0_PERFEVTSEL0 </span><span id="t2p_344" class="t s6_344">Package </span><span id="t2q_344" class="t s6_344">Uncore C-Box 0, Counter 0 Event Select MSR </span>
<span id="t2r_344" class="t s6_344">2001H </span><span id="t2s_344" class="t s6_344">8193 </span><span id="t2t_344" class="t s6_344">MSR_UNC_CBO_0_PERFEVTSEL1 </span><span id="t2u_344" class="t s6_344">Package </span><span id="t2v_344" class="t s6_344">Uncore C-Box 0, Counter 1 Event Select MSR </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
