// Seed: 1091158054
module module_0 (
    input supply1 id_0,
    input tri0 id_1
);
  wor id_3 = id_0;
  assign module_1.id_13 = 0;
  assign id_3 = {1'd0, 1'h0, ~id_0, (id_0)};
  tri0  id_4;
  wand  id_5 = 1 - 1'o0 <-> id_4;
  uwire id_6;
  assign id_4 = id_6;
  genvar id_7;
  assign id_7 = 1'h0;
endmodule
module module_1 (
    inout wor id_0,
    output tri id_1,
    output supply1 id_2,
    input tri1 id_3,
    output tri id_4,
    output wand id_5,
    output supply1 id_6,
    output wand id_7,
    input supply0 id_8,
    input supply1 id_9,
    input wand id_10,
    input supply1 id_11,
    output supply0 id_12,
    input wor id_13,
    input wire id_14,
    output wand id_15,
    output tri id_16,
    output uwire id_17,
    input wire id_18,
    input wand id_19
);
  assign id_1 = 1'b0;
  module_0 modCall_1 (
      id_14,
      id_11
  );
endmodule
