// Seed: 2636911829
module module_0 (
    output id_2,
    input reg id_3,
    input id_4,
    input id_5,
    output reg id_6,
    input id_7
);
  assign id_5 = id_6;
  type_11(
      1, 1
  );
  assign id_5 = 1;
  always
    case (1'b0)
      id_1: begin
        id_2 <= 1 && 1'h0;
        if (id_6)
          if (id_6[1] * id_2) begin
            SystemTFIdentifier(id_1);
          end else id_6[1'h0] <= (id_3);
      end
      id_7: id_6 = id_6 - 1;
    endcase
  logic id_8;
endmodule
