<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/cmp/git/tek7854mpu/debugger/debug_hdl/testbench_isim_beh1.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="6" />
   <wvobject fp_name="/testbench/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/led" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">led</obj_property>
      <obj_property name="ObjectShortName">led</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/clk_period" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">clk_period</obj_property>
      <obj_property name="ObjectShortName">clk_period</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/ser_data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ser_data[7:0]</obj_property>
      <obj_property name="ObjectShortName">ser_data[7:0]</obj_property>
      <obj_property name="Radix">ASCIIRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/transmitter/state" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">state</obj_property>
      <obj_property name="ObjectShortName">state</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/transmitter/baud_clk_edge" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">baud_clk_edge</obj_property>
      <obj_property name="ObjectShortName">baud_clk_edge</obj_property>
   </wvobject>
</wave_config>
