// Seed: 3990337263
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  logic id_4;
  ;
  assign id_2[1&&1] = id_2;
  wire id_5;
endmodule
module module_1 #(
    parameter id_17 = 32'd53,
    parameter id_21 = 32'd81,
    parameter id_23 = 32'd14
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22
);
  inout wire id_22;
  input wire _id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire _id_17;
  output wire id_16;
  output reg id_15;
  output uwire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  module_0 modCall_1 (
      id_22,
      id_7,
      id_22
  );
  input wire id_9;
  inout wire id_8;
  inout logic [7:0] id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire _id_23, id_24;
  assign id_20 = id_2;
  assign id_7  = ~-1;
  wire id_25;
  assign id_5 = -1;
  id_26 :
  assert property (@(id_1 or id_2 or posedge id_23) 1) begin : LABEL_0
    id_27;
    id_7[-1'b0] = id_3;
    id_15 <= !-1;
  end
  assign id_10 = id_20;
  assign id_14 = 1 & -1;
  wire id_28;
  wire [1 : id_23] id_29, id_30;
  assign id_15 = id_26;
  wire id_31;
  logic [id_17 : id_21] id_32;
endmodule
