Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May 28 17:43:42 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file VGA_Controller_timing_summary_routed.rpt -pb VGA_Controller_timing_summary_routed.pb -rpx VGA_Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : VGA_Controller
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: U_VGA_Decoder/U_Pix_Clk_Gen/pclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.468        0.000                      0                    3        0.308        0.000                      0                    3        4.500        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.468        0.000                      0                    3        0.308        0.000                      0                    3        4.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.468ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.308ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.468ns  (required time - arrival time)
  Source:                 U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.525ns  (logic 0.580ns (38.025%)  route 0.945ns (61.975%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.624     5.145    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]_0
    SLICE_X7Y50          FDCE                                         r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]/Q
                         net (fo=2, routed)           0.945     6.546    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter[1]
    SLICE_X7Y50          LUT2 (Prop_lut2_I1_O)        0.124     6.670 r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.670    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter[1]_i_1_n_0
    SLICE_X7Y50          FDCE                                         r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.508    14.849    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]_0
    SLICE_X7Y50          FDCE                                         r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]/C
                         clock pessimism              0.296    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X7Y50          FDCE (Setup_fdce_C_D)        0.029    15.139    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  8.468    

Slack (MET) :             8.486ns  (required time - arrival time)
  Source:                 U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGA_Decoder/U_Pix_Clk_Gen/pclk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.608ns (39.142%)  route 0.945ns (60.858%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.624     5.145    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]_0
    SLICE_X7Y50          FDCE                                         r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDCE (Prop_fdce_C_Q)         0.456     5.601 r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]/Q
                         net (fo=2, routed)           0.945     6.546    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter[1]
    SLICE_X7Y50          LUT2 (Prop_lut2_I1_O)        0.152     6.698 r  U_VGA_Decoder/U_Pix_Clk_Gen/pclk_i_1/O
                         net (fo=1, routed)           0.000     6.698    U_VGA_Decoder/U_Pix_Clk_Gen/pclk_i_1_n_0
    SLICE_X7Y50          FDCE                                         r  U_VGA_Decoder/U_Pix_Clk_Gen/pclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.508    14.849    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]_0
    SLICE_X7Y50          FDCE                                         r  U_VGA_Decoder/U_Pix_Clk_Gen/pclk_reg/C
                         clock pessimism              0.296    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X7Y50          FDCE (Setup_fdce_C_D)        0.075    15.185    U_VGA_Decoder/U_Pix_Clk_Gen/pclk_reg
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  8.486    

Slack (MET) :             8.749ns  (required time - arrival time)
  Source:                 U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.580ns (46.541%)  route 0.666ns (53.459%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.624     5.145    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]_0
    SLICE_X7Y50          FDCE                                         r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDCE (Prop_fdce_C_Q)         0.456     5.601 f  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.666     6.267    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter[0]
    SLICE_X7Y50          LUT1 (Prop_lut1_I0_O)        0.124     6.391 r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.391    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter[0]_i_1_n_0
    SLICE_X7Y50          FDCE                                         r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.508    14.849    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]_0
    SLICE_X7Y50          FDCE                                         r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/C
                         clock pessimism              0.296    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X7Y50          FDCE (Setup_fdce_C_D)        0.031    15.141    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                  8.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGA_Decoder/U_Pix_Clk_Gen/pclk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.185ns (44.556%)  route 0.230ns (55.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.592     1.475    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]_0
    SLICE_X7Y50          FDCE                                         r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.230     1.846    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter[0]
    SLICE_X7Y50          LUT2 (Prop_lut2_I0_O)        0.044     1.890 r  U_VGA_Decoder/U_Pix_Clk_Gen/pclk_i_1/O
                         net (fo=1, routed)           0.000     1.890    U_VGA_Decoder/U_Pix_Clk_Gen/pclk_i_1_n_0
    SLICE_X7Y50          FDCE                                         r  U_VGA_Decoder/U_Pix_Clk_Gen/pclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.863     1.990    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]_0
    SLICE_X7Y50          FDCE                                         r  U_VGA_Decoder/U_Pix_Clk_Gen/pclk_reg/C
                         clock pessimism             -0.515     1.475    
    SLICE_X7Y50          FDCE (Hold_fdce_C_D)         0.107     1.582    U_VGA_Decoder/U_Pix_Clk_Gen/pclk_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.592     1.475    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]_0
    SLICE_X7Y50          FDCE                                         r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDCE (Prop_fdce_C_Q)         0.141     1.616 f  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.230     1.846    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter[0]
    SLICE_X7Y50          LUT1 (Prop_lut1_I0_O)        0.045     1.891 r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.891    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter[0]_i_1_n_0
    SLICE_X7Y50          FDCE                                         r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.863     1.990    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]_0
    SLICE_X7Y50          FDCE                                         r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X7Y50          FDCE (Hold_fdce_C_D)         0.092     1.567    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.689%)  route 0.230ns (55.311%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.592     1.475    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]_0
    SLICE_X7Y50          FDCE                                         r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y50          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/Q
                         net (fo=3, routed)           0.230     1.846    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter[0]
    SLICE_X7Y50          LUT2 (Prop_lut2_I0_O)        0.045     1.891 r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.891    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter[1]_i_1_n_0
    SLICE_X7Y50          FDCE                                         r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.863     1.990    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]_0
    SLICE_X7Y50          FDCE                                         r  U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X7Y50          FDCE (Hold_fdce_C_D)         0.091     1.566    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y50    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y50    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y50    U_VGA_Decoder/U_Pix_Clk_Gen/pclk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    U_VGA_Decoder/U_Pix_Clk_Gen/pclk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    U_VGA_Decoder/U_Pix_Clk_Gen/pclk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    U_VGA_Decoder/U_Pix_Clk_Gen/pclk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    U_VGA_Decoder/U_Pix_Clk_Gen/p_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y50    U_VGA_Decoder/U_Pix_Clk_Gen/pclk_reg/C



