Altera SOPC Builder Version 10.10 Build 149
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2010.11.04 06:11:53 (*) mk_custom_sdk starting
# 2010.11.04 06:11:53 (*) Reading project /data/swbuild/job/20101104/0600/21900645/build/verilog/niosII_stratixIV_4sgx230/ghrd/./ghrd_4sgx230_sopc.ptf.

# 2010.11.04 06:11:54 (*) Finding all CPUs
# 2010.11.04 06:11:54 (*) Finding all available components
# 2010.11.04 06:11:54 (*) Reading /data/swbuild/job/20101104/0600/21900645/build/verilog/niosII_stratixIV_4sgx230/ghrd/./.sopc_builder/install.ptf

# 2010.11.04 06:11:54 (*) Found 63 components

# 2010.11.04 06:11:55 (*) Finding all peripherals

# 2010.11.04 06:11:55 (*) Finding software components

# 2010.11.04 06:11:56 (*) (Legacy SDK Generation Skipped)
# 2010.11.04 06:11:56 (*) (All TCL Script Generation Skipped)
# 2010.11.04 06:11:56 (*) (No Libraries Built)
# 2010.11.04 06:11:56 (*) (Contents Generation Skipped)
# 2010.11.04 06:11:56 (*) mk_custom_sdk finishing

# 2010.11.04 06:11:56 (*) Starting generation for system: ghrd_4sgx230_sopc.

.
.
.
...
...
.
.
.
.
...
.
...

# 2010.11.04 06:11:58 (*) Running Generator Program for cpu

# 2010.11.04 06:12:01 (*) Starting Nios II generation
# 2010.11.04 06:12:02 (*)   Checking for plaintext license.
# 2010.11.04 06:12:02 (*)   Couldn't query license setup in Quartus directory /acds_builds/SJ/nightly/10.1/149/l32/acds/quartus
# 2010.11.04 06:12:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
# 2010.11.04 06:12:02 (*)   Plaintext license not found.
# 2010.11.04 06:12:02 (*)   Checking for encrypted license (non-evaluation).
# 2010.11.04 06:12:02 (*)   Couldn't query license setup in Quartus directory /acds_builds/SJ/nightly/10.1/149/l32/acds/quartus
# 2010.11.04 06:12:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
# 2010.11.04 06:12:03 (*)   Encrypted license found.  SOF will not be time-limited.
# 2010.11.04 06:12:03 (*)   Getting CPU configuration settings
# 2010.11.04 06:12:03 (*)   Elaborating CPU configuration settings
# 2010.11.04 06:12:03 (*)   Creating all objects for CPU
# 2010.11.04 06:12:03 (*)     Testbench
# 2010.11.04 06:12:03 (*)     Instruction decoding
# 2010.11.04 06:12:03 (*)       Instruction fields
# 2010.11.04 06:12:04 (*)       Instruction decodes
# 2010.11.04 06:12:05 (*)       Signals for RTL simulation waveforms
# 2010.11.04 06:12:05 (*)       Instruction controls
# 2010.11.04 06:12:06 (*)     Pipeline frontend
# 2010.11.04 06:12:06 (*)       Micro-ITLB
# 2010.11.04 06:12:06 (*)     Pipeline backend
# 2010.11.04 06:12:09 (*)       Micro-DTLB
# 2010.11.04 06:12:09 (*)     TLB
# 2010.11.04 06:12:15 (*)   Generating HDL from CPU objects
# 2010.11.04 06:12:23 (*)   Creating encrypted HDL
# 2010.11.04 06:12:26 (*) Done Nios II generation

# 2010.11.04 06:12:27 (*) Running Generator Program for tlb_miss_ram_1k

# 2010.11.04 06:12:30 (*) Running Generator Program for ddr3_top

# 2010.11.04 06:12:31 (*) Running Generator Program for ext_flash

# 2010.11.04 06:12:33 (*) Running Generator Program for ext_flash_1

# 2010.11.04 06:12:35 (*) Running Generator Program for timer_1ms

# 2010.11.04 06:12:38 (*) Running Generator Program for sysid

# 2010.11.04 06:12:41 (*) Running Generator Program for jtag_uart

# 2010.11.04 06:12:44 (*) Running Generator Program for uart

# 2010.11.04 06:12:47 (*) Running Generator Program for sgdma_rx

# 2010.11.04 06:12:51 (*) Running Generator Program for sgdma_tx

# 2010.11.04 06:12:55 (*) Running Generator Program for descriptor_memory

# 2010.11.04 06:12:58 (*) Running Generator Program for led_pio

# 2010.11.04 06:13:01 (*) Running Generator Program for button_pio

# 2010.11.04 06:13:04 (*) Running Generator Program for dipsw_pio

# 2010.11.04 06:13:07 (*) Running Generator Program for pb_cpu_to_ddr3_top

# 2010.11.04 06:13:11 (*) Running Generator Program for pb_dma_to_ddr3_top

# 2010.11.04 06:13:14 (*) Running Generator Program for pb_cpu_to_fsm

# 2010.11.04 06:13:18 (*) Running Generator Program for pb_cpu_to_io

# 2010.11.04 06:13:22 (*) Running Generator Program for pb_dma_to_descriptor_memory

.


# 2010.11.04 06:13:25 (*) Running Test Generator Program for ddr3_top

# 2010.11.04 06:13:27 (*) Making arbitration and system (top) modules.

# 2010.11.04 06:13:58 (*) Generating Quartus symbol for top level: ghrd_4sgx230_sopc

# 2010.11.04 06:13:58 (*) Generating Symbol /data/swbuild/job/20101104/0600/21900645/build/verilog/niosII_stratixIV_4sgx230/ghrd/./ghrd_4sgx230_sopc.bsf

# 2010.11.04 06:13:58 (*) Creating command-line system-generation script: /data/swbuild/job/20101104/0600/21900645/build/verilog/niosII_stratixIV_4sgx230/ghrd/./ghrd_4sgx230_sopc_generation_script

# 2010.11.04 06:13:59 (*) Running setup for HDL simulator: modelsim


# 2010.11.04 06:14:00 (*) Completed generation for system: ghrd_4sgx230_sopc.
# 2010.11.04 06:14:00 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : /data/swbuild/job/20101104/0600/21900645/build/verilog/niosII_stratixIV_4sgx230/ghrd/./ghrd_4sgx230_sopc.ptf 
  System HDL Model : /data/swbuild/job/20101104/0600/21900645/build/verilog/niosII_stratixIV_4sgx230/ghrd/./ghrd_4sgx230_sopc.v 
  System Generation Script : /data/swbuild/job/20101104/0600/21900645/build/verilog/niosII_stratixIV_4sgx230/ghrd/./ghrd_4sgx230_sopc_generation_script 

# 2010.11.04 06:14:00 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
