
---------- Begin Simulation Statistics ----------
sim_seconds                                  5.900486                       # Number of seconds simulated
sim_ticks                                5900485568000                       # Number of ticks simulated
final_tick                               5900485568000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 710527                       # Simulator instruction rate (inst/s)
host_op_rate                                  1138344                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4498640648                       # Simulator tick rate (ticks/s)
host_mem_usage                                 674308                       # Number of bytes of host memory used
host_seconds                                  1311.62                       # Real time elapsed on the host
sim_insts                                   931937826                       # Number of instructions simulated
sim_ops                                    1493068858                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 5900485568000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1180800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1228160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    890163968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       890163968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            18450                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      13908812                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13908812                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               8026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             200119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                208146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          8026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             8026                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       150862833                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            150862833                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       150862833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              8026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            200119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            151070978                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 5900485568000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5900485568000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382884778                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56350726                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936674                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           277                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 5900485568000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5900485568000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1341649905                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    5900485568000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      11800971136                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931937826                       # Number of instructions committed
system.cpu.committedOps                    1493068858                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1492560087                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4324                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1081154                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29585126                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1492560087                       # number of integer instructions
system.cpu.num_fp_insts                          4324                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2936287759                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1546170705                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6422                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3209                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159292021                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523371039                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439235497                       # number of memory refs
system.cpu.num_load_insts                   382884771                       # Number of load instructions
system.cpu.num_store_insts                   56350726                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                11800971136                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30937651                       # Number of branches fetched
system.cpu.op_class::No_OpClass                506517      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915492245     61.32%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270015      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2561987      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      776      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     530      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382883793     25.64%     96.23% # Class of executed instruction
system.cpu.op_class::MemWrite                56350036      3.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 978      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1493068858                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5900485568000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.983377                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439235504                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3128767                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.386134                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.983377                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          290                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881599775                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881599775                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5900485568000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379776779                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379776779                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       718075                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         718075                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     380494854                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        380494854                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    380494854                       # number of overall hits
system.cpu.dcache.overall_hits::total       380494854                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3107999                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3107999                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55632651                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55632651                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     58740650                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       58740650                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     58740650                       # number of overall misses
system.cpu.dcache.overall_misses::total      58740650                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  76396621500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76396621500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4101699880000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4101699880000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4178096501500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4178096501500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4178096501500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4178096501500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382884778                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382884778                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56350726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56350726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439235504                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439235504                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439235504                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439235504                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008117                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008117                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987257                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.133734                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133734                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.133734                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133734                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24580.645457                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24580.645457                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73728.283773                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73728.283773                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 71127.856118                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71127.856118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 71127.856118                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71127.856118                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5775                       # number of writebacks
system.cpu.dcache.writebacks::total              5775                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3107999                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3107999                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55632651                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55632651                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     58740650                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58740650                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     58740650                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58740650                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  73288622500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  73288622500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4046067229000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4046067229000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4119355851500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4119355851500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4119355851500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4119355851500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.133734                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.133734                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.133734                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.133734                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23580.645457                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23580.645457                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72728.283773                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72728.283773                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70127.856118                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70127.856118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70127.856118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70127.856118                       # average overall mshr miss latency
system.cpu.dcache.replacements                3128255                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5900485568000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5900485568000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5900485568000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           451.910194                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1341649905                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               757                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1772324.841480                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   451.910194                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.882637                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.882637                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2683300567                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2683300567                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5900485568000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1341649148                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1341649148                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1341649148                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1341649148                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1341649148                       # number of overall hits
system.cpu.icache.overall_hits::total      1341649148                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          757                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           757                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          757                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            757                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          757                       # number of overall misses
system.cpu.icache.overall_misses::total           757                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    245438000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    245438000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    245438000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    245438000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    245438000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    245438000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1341649905                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1341649905                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1341649905                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1341649905                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1341649905                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1341649905                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 324224.570674                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 324224.570674                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 324224.570674                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 324224.570674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 324224.570674                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 324224.570674                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          293                       # number of writebacks
system.cpu.icache.writebacks::total               293                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          757                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          757                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          757                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    244681000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    244681000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    244681000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    244681000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    244681000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    244681000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 323224.570674                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 323224.570674                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 323224.570674                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 323224.570674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 323224.570674                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 323224.570674                       # average overall mshr miss latency
system.cpu.icache.replacements                    293                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 5900485568000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 5900485568000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5900485568000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.798311                       # Cycle average of tags in use
system.l2.tags.total_refs                   117497939                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1712467                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     68.613257                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.218035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.790594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2046.789682                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999409                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999902                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1558                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 941696075                       # Number of tag accesses
system.l2.tags.data_accesses                941696075                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 5900485568000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5775                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5775                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        55627997                       # number of WriteClean hits
system.l2.WriteClean_hits::total             55627997                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27811739                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27811739                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1699                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1699                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1413777                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1413777                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    14                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1415476                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1415490                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   14                       # number of overall hits
system.l2.overall_hits::cpu.data              1415476                       # number of overall hits
system.l2.overall_hits::total                 1415490                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27800144                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27800144                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            19069                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19069                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           743                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              743                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694222                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694222                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 743                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1713291                       # number of demand (read+write) misses
system.l2.demand_misses::total                1714034                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                743                       # number of overall misses
system.l2.overall_misses::cpu.data            1713291                       # number of overall misses
system.l2.overall_misses::total               1714034                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3659525894500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3659525894500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  10871099000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10871099000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    243379500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    243379500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53781957500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53781957500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     243379500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   64653056500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      64896436000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    243379500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  64653056500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     64896436000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5775                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5775                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     55627997                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         55627997                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55611883                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55611883                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3107999                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3107999                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               757                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3128767                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3129524                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              757                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3128767                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3129524                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499896                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499896                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.918191                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.918191                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.981506                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.981506                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545117                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545117                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.981506                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547593                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547698                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.981506                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547593                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547698                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 131636.940244                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 131636.940244                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 570092.768368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 570092.768368                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 327563.257066                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 327563.257066                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31744.338995                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31744.338995                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 327563.257066                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 37736.179376                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 37861.813710                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 327563.257066                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 37736.179376                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 37861.813710                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                18359                       # number of writebacks
system.l2.writebacks::total                     18359                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27800144                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27800144                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        19069                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19069                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          743                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          743                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694222                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            743                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1713291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1714034                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           743                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1713291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1714034                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3381524454500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3381524454500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  10680409000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10680409000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    235949500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    235949500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36839737500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36839737500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    235949500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  47520146500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  47756096000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    235949500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  47520146500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  47756096000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499896                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499896                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.918191                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.918191                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.981506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.981506                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545117                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545117                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.981506                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547698                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.981506                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547698                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 121636.940244                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 121636.940244                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 560092.768368                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 560092.768368                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 317563.257066                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 317563.257066                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21744.338995                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21744.338995                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 317563.257066                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 27736.179376                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 27861.813710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 317563.257066                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 27736.179376                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 27861.813710                       # average overall mshr miss latency
system.l2.replacements                        1710419                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 5900485568000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14955.959220                       # Cycle average of tags in use
system.l3.tags.total_refs                    59037633                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     19190                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   3076.479052                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        308.594804                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14647.364416                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.018835                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.894004                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.912839                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16268                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 236169722                       # Number of tag accesses
system.l3.tags.data_accesses                236169722                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 5900485568000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        18359                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            18359                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        27813568                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27813568                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13906698                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13906698                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                 25                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    25                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693103                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693106                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data               1693128                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693131                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    3                       # number of overall hits
system.l3.overall_hits::cpu.data              1693128                       # number of overall hits
system.l3.overall_hits::total                 1693131                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13895154                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13895154                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            17336                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17336                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          740                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         1119                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1859                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 740                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               18455                       # number of demand (read+write) misses
system.l3.demand_misses::total                  19195                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                740                       # number of overall misses
system.l3.overall_misses::cpu.data              18455                       # number of overall misses
system.l3.overall_misses::total                 19195                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2929935843500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2929935843500                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data  10237085500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   10237085500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    227745000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    425714000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    653459000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     227745000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data   10662799500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      10890544500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    227745000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data  10662799500                       # number of overall miss cycles
system.l3.overall_miss_latency::total     10890544500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        18359                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        18359                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     27813568                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27813568                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27801852                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27801852                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          17361                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             17361                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          743                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694222                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1694965                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               743                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711583                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1712326                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              743                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711583                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1712326                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499792                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499792                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.998560                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.998560                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.995962                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000660                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.001097                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.995962                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.010782                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.011210                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.995962                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.010782                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.011210                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 210860.264197                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 210860.264197                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 590510.238809                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 590510.238809                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 307763.513514                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 380441.465594                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 351511.027434                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 307763.513514                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 577772.934164                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 567363.610315                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 307763.513514                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 577772.934164                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 567363.610315                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                 2071                       # number of writebacks
system.l3.writebacks::total                      2071                       # number of writebacks
system.l3.UpgradeReq_mshr_misses::cpu.data     13895154                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13895154                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        17336                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17336                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          740                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         1119                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1859                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            740                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          18455                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             19195                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           740                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         18455                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            19195                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2790984303500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2790984303500                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data  10063725500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  10063725500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst    220345000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    414524000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    634869000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst    220345000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data  10478249500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  10698594500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst    220345000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data  10478249500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  10698594500                       # number of overall MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499792                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499792                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.998560                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.998560                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.995962                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000660                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.001097                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.995962                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.010782                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.011210                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.995962                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.010782                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.011210                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 200860.264197                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 200860.264197                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 580510.238809                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 580510.238809                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 297763.513514                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 370441.465594                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 341511.027434                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 297763.513514                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 567772.934164                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 557363.610315                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 297763.513514                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 567772.934164                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 557363.610315                       # average overall mshr miss latency
system.l3.replacements                           2806                       # number of replacements
system.membus.snoop_filter.tot_requests      13916712                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13897522                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 5900485568000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1859                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2071                       # Transaction distribution
system.membus.trans_dist::WriteClean         13906741                       # Transaction distribution
system.membus.trans_dist::CleanEvict              292                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13895159                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17331                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17331                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1859                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     27842643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     27842643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27842643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    891392128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    891392128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               891392128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13914349                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13914349    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13914349                       # Request fanout histogram
system.membus.reqLayer2.occupancy         95531144000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           97181000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     61869955                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     58740431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       41721316                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     41721315                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5900485568000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3108756                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        24143                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          293                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        97348306                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4814983                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55611883                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55611883                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20768                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20768                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           757                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3107999                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    176237552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             176239359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3760802496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3760869696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43431180                       # Total snoops (count)
system.tol2bus.snoopTraffic                2671275328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102172587                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.408342                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.491527                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60451270     59.17%     59.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41721316     40.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102172587                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       114383041000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1135500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32499092000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     31224065                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     29511739                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops       13907193                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops     13907193                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 5900485568000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1694965                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        20430                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41720309                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1692263                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27801852                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27801852                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            17361                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           17361                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1694965                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88551811                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1890832192                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        13909547                       # Total snoops (count)
system.tol3bus.snoopTraffic                 890163968                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         43423725                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.320267                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.466579                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               29516532     67.97%     67.97% # Request fanout histogram
system.tol3bus.snoop_fanout::1               13907193     32.03%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           43423725                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        57350743500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16469415000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
