/dts-v1/;

#include "mt7621.dtsi"

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	compatible = "xiaomi,mir3g", "mediatek,mt7621-soc";
	model = "Xiaomi Mi Router 3G";

	memory@0 {
		device_type = "memory";
		reg = <0x0 0x10000000>;
	};

	chosen {
		bootargs = "console=ttyS0,115200n8";
	};

	gpio-leds {
		compatible = "gpio-leds";

		power {
			label = "mir3g:blue:power";
			gpios = <&gpio0 24 GPIO_ACTIVE_LOW>;
		};

		usb {
			label = "mir3g:green:usb";
			gpios = <&gpio0 15 GPIO_ACTIVE_LOW>;
		};

		internet {
			label = "mir3g:green:wan";
			gpios = <&gpio0 13 GPIO_ACTIVE_LOW>;
		};
	};

	gpio-keys-polled {
		compatible = "gpio-keys-polled";
		#address-cells = <1>;
		#size-cells = <0>;
		poll-interval = <20>;

		reset {
			label = "reset";
			gpios = <&gpio0 18 GPIO_ACTIVE_HIGH>;
			linux,code = <KEY_RESTART>;
		};
	};
};

&nand {
	status = "okay";

	partition@0 {
		label = "Bootloader";
		reg = <0x0 0x80000>;
		read-only;
	};

	partition@80000 {
		label = "Config";
		reg = <0x80000 0x40000>;
		read-only;
	};

	partition@c0000 {
		label = "Bdata";
		reg = <0xc0000 0x40000>;
		read-only;
	};

	factory: partition@100000 {
		label = "Factory";
		reg = <0x100000 0x40000>;
		read-only;
	};

	partition@140000 {
		label = "crash";
		reg = <0x140000 0x40000>;
		read-only;
	};

	partition@180000 {
		label = "crash_syslog";
		reg = <0x180000 0x40000>;
		read-only;
	};


	partition@1c0000 {
		label = "reserved0";
		reg = <0x1c0000 0x40000>;
		read-only;
	};


	partition@200000 {
		label = "kernel";
		reg = <0x200000 0x400000>;
	};


	partition@600000 {
		label = "kernel1";
		reg = <0x600000 0x400000>;
		read-only;
	};


	partition@a00000 {
		label = "ubi";
		reg = <0xa00000 0x2000000>;
	};


	partition@2a00000 {
		label = "rootfs1";
		reg = <0x2a00000 0x2000000>;
		read-only;
	};


	partition@4a00000 {
		label = "overlay";
		reg = <0x4a00000 0x3580000>;
		read-only;
	};

};

&pcie {
	status = "okay";

	pcie0 {
		mt76@0,0 {
			reg = <0x0000 0 0 0 0>;
			device_type = "pci";
			mediatek,mtd-eeprom = <&factory 0x8000>;
			ieee80211-freq-limit = <5000000 6000000>;
		};
	};

	pcie1 {
		mt76@1,0 {
			reg = <0x0000 0 0 0 0>;
			device_type = "pci";
			mediatek,mtd-eeprom = <&factory 0x0000>;
			ieee80211-freq-limit = <2400000 2500000>;
		};
	};
};

&ethernet {
	mtd-mac-address = <&factory 0xe000>;
	/* mediatek,portmap = "lwlll"; */
};

&pinctrl {
	state_default: pinctrl0 {
		gpio {
			ralink,group = "uart3", "jtag";
			ralink,function = "gpio";
		};
	};
};
