INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_2/Experiment_2.srcs/sources_1/new/Adder_test_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_test_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_2/Experiment_2.srcs/sources_1/new/add8_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_2/Experiment_2.srcs/sources_1/new/cl_add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cl_add4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Experiment_2/Experiment_2.srcs/sim_1/new/Adder_test_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder_test_2_tb
