Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr 12 11:08:42 2022
| Host         : labish-OptiPlex-9010 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file DEMO_wrapper_control_sets_placed.rpt
| Design       : DEMO_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    85 |
|    Minimum number of control sets                        |    85 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   119 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    85 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    48 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             209 |           70 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           28 |
| Yes          | No                    | No                     |             422 |          101 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             458 |          128 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                                                                        Enable Signal                                                                       |                                                                  Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_2_n_0                                                                        |                                                                                                                                                   |                1 |              1 |         1.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                   |                1 |              2 |         2.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                            | DEMO_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                2 |              4 |         2.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                            | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                            | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_2_n_0                                                                        | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_END[7]_i_1_n_0                                                               |                2 |              4 |         2.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_RX_Bit_Count[3]_i_1_n_0                                                                   |                                                                                                                                                   |                3 |              4 |         1.33 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | DEMO_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_StatusReg[7]_i_1_n_0                                                                      |                                                                                                                                                   |                3 |              7 |         2.33 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_2_n_0                                                                      | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_SPI_START[7]_i_1_n_0                                                             |                2 |              7 |         3.50 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                             | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                           |                3 |              7 |         2.33 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                             | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                             | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/p_1_in[7]                                                                                 | DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_TX26_out                                                                                  |                                                                                                                                                   |                3 |              8 |         2.67 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                             | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                           |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                           |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/p_1_in[23]                                                                                | DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                      | DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                   |                4 |              8 |         2.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                      | DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt                                                                               | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_TX_Byte_Cnt[7]_i_1_n_0                                                           |                3 |              8 |         2.67 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                           |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                             | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/p_1_in[15]                                                                                      | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_2_n_0                                                                           | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/r_Next[7]_i_1_n_0                                                                  |                4 |              8 |         2.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                   |                3 |              8 |         2.67 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                   |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                5 |              8 |         1.60 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                            | DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/LED/r_LED                                                                        |                3 |              8 |         2.67 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                       | DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/p_1_in[15]                                                                                | DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                      | DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/p_1_in[31]                                                                                      | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                             | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                3 |              8 |         2.67 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]_i_2_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                           |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                           |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[31]                                                                           |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                             | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/p_1_in[23]                                                                                      | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                   |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/SPI/E[0]                                                                                        | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                2 |              8 |         4.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                3 |              8 |         2.67 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/p_1_in[31]                                                                                | DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                1 |              8 |         8.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                            | DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |                3 |             10 |         3.33 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                            | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                            | DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             11 |         2.75 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                            | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |                6 |             13 |         2.17 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                   |                4 |             13 |         3.25 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                   |                2 |             14 |         7.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                   |                2 |             14 |         7.00 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                   |                3 |             16 |         5.33 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                   |                5 |             17 |         3.40 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             19 |         3.17 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                   |                9 |             20 |         2.22 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                 | DEMO_i/PL_SPI_DDS_v1_0_0/inst/PL_SPI_DDS_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                    |               23 |             32 |         1.39 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                           | DEMO_i/LED_Connector_v1_0_0/inst/LED_Connector_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                              |               13 |             32 |         2.46 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                   |                9 |             34 |         3.78 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                   |                8 |             35 |         4.38 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                   |               12 |             44 |         3.67 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                   |                8 |             44 |         5.50 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                   |                8 |             44 |         5.50 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                   |               10 |             44 |         4.40 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                   |                8 |             47 |         5.88 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG | DEMO_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                   |                8 |             47 |         5.88 |
|  DEMO_i/processing_system7_0/inst/FCLK_CLK0_BUFG |                                                                                                                                                            |                                                                                                                                                   |               71 |            210 |         2.96 |
+--------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


