axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
axi_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
axi_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
clk_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
rst_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../../Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
xpm_fifo.sv,systemverilog,xil_defaultlib,../../../../../../../../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_processing_system7_0_0_sim_netlist.vhdl,vhdl,xil_defaultlib,c:/Users/11702534/Desktop/Examen FPGA/Oef_FPGA/Oef_FPGA/Oef_17/Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0_sim_netlist.vhdl,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
PWM_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/39d5/hdl/PWM_v1_0_S00_AXI.vhd,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
PWMGen.vhd,vhdl,xil_defaultlib,../../../bd/design_1/PWMGen.vhd,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
PWM_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ipshared/39d5/hdl/PWM_v1_0.vhd,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_PWM_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_PWM_0_0/sim/design_1_PWM_0_0.vhd,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1_auto_pc_0_sim_netlist.vhdl,vhdl,xil_defaultlib,c:/Users/11702534/Desktop/Examen FPGA/Oef_FPGA/Oef_FPGA/Oef_17/Oef_17.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ipshared/70cf/hdl"incdir="../../../../Oef_17.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
