
---------- Begin Simulation Statistics ----------
simSeconds                                   0.011218                       # Number of seconds simulated (Second)
simTicks                                  11217964000                       # Number of ticks simulated (Tick)
finalTick                                 11217964000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    298.50                       # Real time elapsed on the host (Second)
hostTickRate                                 37581543                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16921956                       # Number of bytes of host memory used (Byte)
simInsts                                     50000003                       # Number of instructions simulated (Count)
simOps                                       50001835                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   167506                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     167512                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         22435935                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        67527887                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    12012                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       61810747                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 513493                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             17538036                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           9941382                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                3706                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            22139992                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.791814                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.646702                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   7897770     35.67%     35.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1387899      6.27%     41.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1700031      7.68%     49.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2138551      9.66%     59.28% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2334457     10.54%     69.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2324255     10.50%     80.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2017994      9.11%     89.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1172214      5.29%     94.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1166821      5.27%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              22139992                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  370478     11.83%     11.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   9828      0.31%     12.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   35155      1.12%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     13.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1575694     50.32%     63.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1140150     36.41%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                12      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         4022      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      37276071     60.31%     60.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        36493      0.06%     60.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         32960      0.05%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            1      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp           12      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           71      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult           25      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            2      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     60.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     15521653     25.11%     85.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      8939322     14.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          115      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       61810747                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.754989                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             3131317                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.050660                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                149405817                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                85084674                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        59648986                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                       473                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                      623                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses              185                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    64937804                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                          238                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          60362875                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      14916665                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1320416                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           23573627                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       11711635                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      8656962                       # Number of stores executed (Count)
system.cpu.numRate                           2.690455                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            3417                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          295943                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000003                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50001835                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.448719                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.448719                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               2.228568                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          2.228568                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   69350682                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  40798282                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                         114                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        177                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 439291923                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                     1817                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 11217964000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       16928480                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       9639094                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1248900                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1686206                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                16391704                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          11990027                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            599240                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              7807778                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 7333419                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.939245                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1294538                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect               3210                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          719536                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             506315                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           213221                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted        80812                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        17538648                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            8306                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            508763                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     18782015                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.662219                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.631555                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         6963150     37.07%     37.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2458834     13.09%     50.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          990634      5.27%     55.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          856094      4.56%     60.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          763866      4.07%     64.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          558635      2.97%     67.04% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         6190802     32.96%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     18782015                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000003                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50001835                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    19527329                       # Number of memory references committed (Count)
system.cpu.commit.loads                      12107072                       # Number of loads committed (Count)
system.cpu.commit.amos                           4597                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1832                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    9907542                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                         99                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49286364                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                791774                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         3632      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     30414699     60.83%     60.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        28533      0.06%     60.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        27587      0.06%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp           12      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           29      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult           12      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            2      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     60.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     12111625     24.22%     85.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      7415660     14.83%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           44      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50001835                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       6190802                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       18736107                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          18736107                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      18736107                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         18736107                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       854851                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          854851                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       854851                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         854851                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  18727801802                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  18727801802                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  18727801802                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  18727801802                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     19590958                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      19590958                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     19590958                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     19590958                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.043635                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.043635                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.043635                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.043635                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 21907.679586                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 21907.679586                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 21907.679586                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 21907.679586                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          267                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        13588                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          139                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          237                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       1.920863                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    57.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       274544                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            274544                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       562968                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        562968                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       562968                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       562968                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       291883                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       291883                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       291883                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       291883                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   3692834261                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   3692834261                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   3692834261                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   3692834261                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.014899                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.014899                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.014899                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.014899                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 12651.762045                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 12651.762045                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 12651.762045                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 12651.762045                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 289879                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           54                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           54                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data           12                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total           12                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       823000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       823000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           66                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           66                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.181818                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.181818                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data 68583.333333                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total 68583.333333                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data           12                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total           12                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     11601819                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        11601819                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       573481                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        573481                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   5453313000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   5453313000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     12175300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     12175300                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.047102                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.047102                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data  9509.143285                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total  9509.143285                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       317914                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       317914                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       255567                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       255567                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   2155114000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   2155114000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.020991                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.020991                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data  8432.677145                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total  8432.677145                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data         4477                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total            4477                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data          120                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total           120                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data      1695500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total      1695500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data         4597                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total         4597                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.026104                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.026104                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 14129.166667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 14129.166667                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrHits::cpu.data            2                       # number of SwapReq MSHR hits (Count)
system.cpu.dcache.SwapReq.mshrHits::total            2                       # number of SwapReq MSHR hits (Count)
system.cpu.dcache.SwapReq.mshrMisses::cpu.data          118                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total          118                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data      1628500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total      1628500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.025669                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.025669                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 13800.847458                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 13800.847458                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      7134288                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        7134288                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       281370                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       281370                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  13274488802                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  13274488802                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      7415658                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      7415658                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.037943                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.037943                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 47178.053104                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 47178.053104                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       245054                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       245054                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        36316                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        36316                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1537720261                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1537720261                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.004897                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004897                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 42342.776214                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 42342.776214                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2030.801419                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             14031600                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             289879                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              48.405024                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2030.801419                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.991602                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.991602                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           24                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          422                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          603                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          999                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          157056895                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         157056895                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1750820                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               5311206                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  13670277                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                893077                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 514612                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              6824727                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 95404                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               74233186                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                425069                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker        32906                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total        32906                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker        32906                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total        32906                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        96258                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        96258                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        96258                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        96258                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   5844734500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   5844734500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   5844734500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   5844734500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       129164                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       129164                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       129164                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       129164                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.745239                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.745239                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.745239                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.745239                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 60719.467473                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 60719.467473                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 60719.467473                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 60719.467473                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        96258                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        96258                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        96258                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        96258                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   5748476500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   5748476500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   5748476500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   5748476500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.745239                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.745239                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.745239                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.745239                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 59719.467473                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 59719.467473                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 59719.467473                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 59719.467473                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        96172                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker        32906                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total        32906                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        96258                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        96258                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   5844734500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   5844734500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       129164                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       129164                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.745239                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.745239                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 60719.467473                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 60719.467473                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        96258                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        96258                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   5748476500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   5748476500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.745239                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.745239                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 59719.467473                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 59719.467473                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.991837                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       129081                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        96242                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     1.341213                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1540500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.991837                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999490                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999490                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       354586                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       354586                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             637963                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       81511222                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    16391704                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            9134272                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      20840531                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1210766                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                      12781                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                20481                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          8633                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        14220                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  10484611                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  6273                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      211                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           22139992                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.681854                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.031293                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4982145     22.50%     22.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2233295     10.09%     32.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2308398     10.43%     43.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2452430     11.08%     54.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1400334      6.32%     60.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1713930      7.74%     68.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1239514      5.60%     73.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   778798      3.52%     77.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  5031148     22.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             22139992                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.730600                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        3.633066                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       10474161                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          10474161                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      10474161                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         10474161                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        10187                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           10187                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        10187                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          10187                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    473397872                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    473397872                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    473397872                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    473397872                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     10484348                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      10484348                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     10484348                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     10484348                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000972                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000972                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000972                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000972                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 46470.783548                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 46470.783548                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 46470.783548                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 46470.783548                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs       157552                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs         2004                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      78.618762                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         6270                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              6270                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         1869                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          1869                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         1869                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         1869                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         8318                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         8318                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         8318                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         8318                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    389558885                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    389558885                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    389558885                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    389558885                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000793                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000793                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000793                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000793                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 46833.239360                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 46833.239360                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 46833.239360                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 46833.239360                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   6270                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     10474161                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        10474161                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        10187                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         10187                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    473397872                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    473397872                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     10484348                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     10484348                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000972                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000972                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 46470.783548                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 46470.783548                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         1869                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         1869                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         8318                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         8318                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    389558885                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    389558885                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000793                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000793                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 46833.239360                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 46833.239360                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1983.119674                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              3930916                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               6270                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             626.940351                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1983.119674                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.968320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.968320                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           25                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3         1875                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          137                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           83883102                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          83883102                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    514612                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2901670                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    82180                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               67539899                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                57322                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 16928480                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 9639094                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  8844                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       599                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    80345                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           7713                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         249593                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       362195                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               611788                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 60091827                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                59649171                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  29653986                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  44138741                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.658644                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.671836                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          890                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          890                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          890                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          890                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker          338                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total          338                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker          338                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total          338                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker     22103500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total     22103500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker     22103500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total     22103500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker         1228                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total         1228                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker         1228                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total         1228                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.275244                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.275244                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.275244                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.275244                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 65394.970414                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 65394.970414                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 65394.970414                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 65394.970414                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker          338                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total          338                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker          338                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total          338                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker     21765500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total     21765500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker     21765500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total     21765500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.275244                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.275244                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.275244                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.275244                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 64394.970414                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 64394.970414                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 64394.970414                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 64394.970414                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements          322                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          890                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          890                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker          338                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total          338                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker     22103500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total     22103500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker         1228                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total         1228                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.275244                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.275244                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 65394.970414                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 65394.970414                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker          338                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total          338                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker     21765500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total     21765500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.275244                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.275244                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 64394.970414                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 64394.970414                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    15.915124                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs         1127                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs          322                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     3.500000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1277500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    15.915124                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.994695                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.994695                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3           16                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses         2794                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses         2794                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     2733831                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 4821407                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 5611                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                7713                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2218837                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 5746                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    936                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           12107071                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.071672                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            12.064698                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11948035     98.69%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               121859      1.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  891      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  648      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  716      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  979      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  736      0.01%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1140      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1633      0.01%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 3190      0.03%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              10718      0.09%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1661      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                979      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               5740      0.05%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                898      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                757      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               3512      0.03%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                328      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                121      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                104      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 82      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 79      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 68      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 45      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 93      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 74      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 34      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 87      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 32      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 26      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1806      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             6780                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             12107071                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  14915478                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                   91504                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              15006982                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  8657077                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  37079                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              8694156                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      23572555                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      128583                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  23701138                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                  10485207                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     411                       # read misses (Count)
system.cpu.mmu.itb.readAccesses              10485618                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                      10485207                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         411                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                  10485618                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 514612                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2290297                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 4620624                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          52567                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  13942920                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                718972                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               71942419                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 44099                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  28365                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  75117                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 449747                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           62202                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            48637409                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    88262043                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 83534694                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                       313                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              33542218                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 15095167                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    2254                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                2269                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    770479                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         80130707                       # The number of ROB reads (Count)
system.cpu.rob.writes                       138477900                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000003                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50001835                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb.walker            6                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.mmu.itb.walker            1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.inst                   2686                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 248812                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    251505                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb.walker            6                       # number of overall hits (Count)
system.l2.overallHits::cpu.mmu.itb.walker            1                       # number of overall hits (Count)
system.l2.overallHits::cpu.inst                  2686                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                248812                       # number of overall hits (Count)
system.l2.overallHits::total                   251505                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        96173                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker          337                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 5632                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                40710                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  142852                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        96173                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker          337                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                5632                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               40710                       # number of overall misses (Count)
system.l2.overallMisses::total                 142852                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   5601279500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker     21227500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst       374176500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      2742470500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         8739154000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   5601279500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker     21227500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      374176500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     2742470500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        8739154000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        96179                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker          338                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               8318                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             289522                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                394357                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        96179                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker          338                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              8318                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            289522                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               394357                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker     0.999938                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker     0.997041                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.677086                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.140611                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.362240                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker     0.999938                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker     0.997041                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.677086                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.140611                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.362240                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 58241.705052                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 62989.614243                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 66437.588778                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 67366.015721                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    61176.280346                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 58241.705052                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 62989.614243                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 66437.588778                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 67366.015721                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   61176.280346                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                10226                       # number of writebacks (Count)
system.l2.writebacks::total                     10226                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker           26                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker           37                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    63                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker           26                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker           37                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   63                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        96147                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker          300                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             5632                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            40710                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              142789                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        96147                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker          300                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            5632                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           40710                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             142789                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   5408089000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker     18780500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst    362912500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   2661050500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     8450832500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   5408089000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker     18780500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    362912500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   2661050500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    8450832500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999667                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.887574                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.677086                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.140611                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.362081                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999667                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.887574                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.677086                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.140611                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.362081                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 56248.130467                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 62601.666667                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 64437.588778                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 65366.015721                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 59184.058296                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 56248.130467                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 62601.666667                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 64437.588778                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 65366.015721                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 59184.058296                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          11935                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        52345                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          52345                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data           2364                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total              2364                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data           41                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              41                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data         2405                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total          2405                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.017048                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.017048                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           41                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           41                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       415500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       415500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.017048                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.017048                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 10134.146341                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 10134.146341                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst            2686                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               2686                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          5632                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             5632                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    374176500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    374176500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         8318                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           8318                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.677086                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.677086                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 66437.588778                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 66437.588778                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         5632                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         5632                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    362912500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    362912500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.677086                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.677086                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 64437.588778                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 64437.588778                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              11493                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 11493                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            22479                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               22479                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1455975000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1455975000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          33972                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             33972                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.661692                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.661692                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 64770.452422                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 64770.452422                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        22479                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           22479                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1411017000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1411017000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.661692                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.661692                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 62770.452422                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 62770.452422                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.mmu.dtb.walker            6                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.mmu.itb.walker            1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.data         237319                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            237326                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        96173                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker          337                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        18231                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          114741                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   5601279500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker     21227500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   1286495500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6909002500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        96179                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker          338                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       255550                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        352067                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.999938                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker     0.997041                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.071340                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.325907                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 58241.705052                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 62989.614243                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 70566.370468                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 60213.894772                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker           26                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker           37                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            63                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        96147                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker          300                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        18231                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       114678                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   5408089000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker     18780500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1250033500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   6676903000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999667                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.887574                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.071340                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.325728                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 56248.130467                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 62601.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 68566.370468                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 58223.050629                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.misses::cpu.data              74                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 74                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data        89500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total         89500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data            74                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               74                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data             1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total                1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data  1209.459459                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total  1209.459459                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data           74                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total             74                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data       841000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total       841000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 11364.864865                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 11364.864865                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks         6270                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             6270                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         6270                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         6270                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       274544                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           274544                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       274544                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       274544                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 12168.618340                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       519678                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     265797                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.955169                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                   118976000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   12168.618340                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.742714                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.742714                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          15017                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   20                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  346                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  454                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                14150                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                   47                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.916565                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    6120846                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   6120846                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     10226.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     96147.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples       300.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      5632.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     40403.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001858009652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          584                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          584                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              295302                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               9603                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      142789                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      10226                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    142789                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    10226                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    307                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      49.61                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                142789                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                10226                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  115216                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   17099                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    4083                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    3367                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     939                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     685                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     867                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     175                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    320                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    347                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    534                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    582                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    598                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    601                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    605                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    602                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    605                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    614                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    613                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    613                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    602                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    587                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    588                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    584                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    584                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    584                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          584                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     243.722603                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1330.857404                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511           537     91.95%     91.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023           31      5.31%     97.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535            7      1.20%     98.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-2047            3      0.51%     98.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559            2      0.34%     99.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.17%     99.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-4095            2      0.34%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31231            1      0.17%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           584                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          584                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.424658                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.365780                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.476334                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              242     41.44%     41.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               14      2.40%     43.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              241     41.27%     85.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               54      9.25%     94.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               13      2.23%     96.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                9      1.54%     98.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                4      0.68%     98.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                6      1.03%     99.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                1      0.17%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           584                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   19648                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 9138496                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               654464                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              814630533.66903293                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              58340711.38042518                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   11217827000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      73311.94                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      6153408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker        19200                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst       360448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      2585792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       651264                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 548531623.028920412064                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 1711540.525535649620                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 32131320.799389265478                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 230504572.844056189060                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 58055454.626169241965                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        96147                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker          300                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst         5632                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        40710                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        10226                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   2262536370                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      8929636                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    179878464                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   1348313210                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 540339917642                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     23532.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     29765.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31938.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     33119.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  52839812.01                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      6153408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker        19200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst       360448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      2605440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        9138496                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       360448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       360448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       654464                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       654464                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        96147                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker          300                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst         5632                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        40710                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          142789                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        10226                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          10226                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    548531623                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker      1711541                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst       32131321                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      232256049                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         814630534                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     32131321                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      32131321                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     58340711                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         58340711                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     58340711                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    548531623                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker      1711541                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      32131321                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     232256049                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        872971245                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               142482                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               10176                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1141                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1580                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1719                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1763                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        32960                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1568                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        34456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        33469                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          978                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1412                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1246                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1521                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1689                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         1359                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         2198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         1357                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         2005                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         1311                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         1153                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         1103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         1798                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         1344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         1931                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         1066                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         1389                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         1122                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29          878                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30          899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         1396                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          420                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          362                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          461                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          408                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          475                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          574                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          311                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          415                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          163                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          395                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          243                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           98                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          192                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          449                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          347                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          361                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          228                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          537                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          261                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          342                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          475                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          330                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          248                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          217                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          189                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29           92                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          109                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1307362536                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             474750024                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3799657680                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9175.63                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26667.63                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              114869                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               3342                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            80.62                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           32.84                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        34434                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   283.663821                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   155.370895                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   333.953977                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        16717     48.55%     48.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         6705     19.47%     68.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2270      6.59%     74.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1336      3.88%     78.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          964      2.80%     81.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          932      2.71%     84.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          890      2.58%     86.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          722      2.10%     88.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3898     11.32%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        34434                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               9118848                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             651264                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              812.879057                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               58.055455                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.53                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.30                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               77.44                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    73468440.864000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    97646325.840000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   505485708.806400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  20998717.152000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1994943783.167931                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 9240910204.780771                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 222726745.651204                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  12156179926.262390                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1083.635134                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    297682024                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    504000000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  10416281976                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    33963209.280000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    45128773.267200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   93838721.491199                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  17247738.144000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1994943783.167931                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 7120512823.132812                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1851958632.115208                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  11157593680.598379                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   994.618425                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2797806402                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    504000000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   7916157598                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              120310                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         10226                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             54054                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                74                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              22479                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             22479                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          120310                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             41                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       349973                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       349977                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  349977                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      9792960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total      9792976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  9792976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             142906                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   142906    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               142906                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy           273660500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          773375092                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         207184                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       123763                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             360464                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       284770                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         6270                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           113538                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq               74                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp              74                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             33972                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            33972                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           8318                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        352146                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq          2405                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp         2405                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        22906                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       873885                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          998                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       288609                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1186398                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       933632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     36100240                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        21632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      6155456                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                43210960                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           12014                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    659520                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            408852                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.147127                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.357846                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  349225     85.42%     85.42% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   59101     14.46%     99.87% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     526      0.13%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              408852                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          535188000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           8327481                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         290765993                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            356463                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          96770972                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        789558                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       392124                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        60150                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  11217964000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.014031                       # Number of seconds simulated (Second)
simTicks                                  14031423500                       # Number of ticks simulated (Tick)
finalTick                                 25249387500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    311.17                       # Real time elapsed on the host (Second)
hostTickRate                                 45091902                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   16922980                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      100003142                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   321364                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     321374                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         28062848                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        68324747                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     5576                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       62557987                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 578166                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             18329026                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          10453556                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                2679                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            28012607                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.233208                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.636783                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  13779130     49.19%     49.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1257388      4.49%     53.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1739749      6.21%     59.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2173912      7.76%     67.65% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2199194      7.85%     75.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2375971      8.48%     83.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2021952      7.22%     91.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1231466      4.40%     95.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1233845      4.40%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              28012607                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  302958      9.54%      9.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      9.54% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                     695      0.02%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      9.56% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1636972     51.56%     61.12% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1234457     38.88%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 9      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1401      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      36440433     58.25%     58.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        10938      0.02%     58.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         13452      0.02%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            4      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp           14      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          137      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult           56      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     58.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     16811581     26.87%     85.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      9279825     14.83%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          146      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       62557987                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.229210                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             3175091                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.050754                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                156881091                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                86665136                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        59990587                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                       749                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     1121                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses              294                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    65731311                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                          366                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          60855402                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      16071589                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1572627                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           25041080                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       11840468                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      8969491                       # Number of stores executed (Count)
system.cpu.numRate                           2.168540                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             598                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           50241                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    49999997                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50001307                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.561257                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.561257                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.781715                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.781715                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   69450374                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  40833526                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                         148                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        288                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 487153608                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                       65                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 25249387500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       18282564                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      10020597                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      1195449                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1708672                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                16995112                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          12407208                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            693324                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              8003056                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 7346409                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.917950                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1350818                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect               3391                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups          741785                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits             497335                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses           244450                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted        92862                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        18329276                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            2897                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            572288                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     24512118                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     2.039861                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.546281                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        12494302     50.97%     50.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         2625789     10.71%     61.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          978287      3.99%     65.68% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          874852      3.57%     69.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          968482      3.95%     73.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          501976      2.05%     75.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6         6068430     24.76%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            6                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     24512118                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             49999997                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50001307                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    20596458                       # Number of memory references committed (Count)
system.cpu.commit.loads                      12965010                       # Number of loads committed (Count)
system.cpu.commit.amos                           1587                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1310                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    9985590                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                         65                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49385344                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                813614                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1310      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     29386806     58.77%     58.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7689      0.02%     58.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         8992      0.02%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp           13      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           26      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult           13      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     58.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     12966584     25.93%     84.74% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      7629861     15.26%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           13      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50001307                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       6068430                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       19923146                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          19923146                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      19923146                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         19923146                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       850384                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          850384                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       850384                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         850384                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  16867474081                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  16867474081                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  16867474081                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  16867474081                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     20773530                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      20773530                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     20773530                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     20773530                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.040936                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.040936                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.040936                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.040936                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 19835.126344                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 19835.126344                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 19835.126344                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 19835.126344                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          752                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         5977                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          254                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           92                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       2.960630                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    64.967391                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       234702                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            234702                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       528761                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        528761                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       528761                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       528761                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       321623                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       321623                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       321623                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       321623                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   6885754539                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   6885754539                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   6885754539                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   6885754539                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.015482                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.015482                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.015482                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.015482                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 21409.397148                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 21409.397148                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 21409.397148                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 21409.397148                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 321623                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data           12                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total           12                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            4                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            4                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       306000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       306000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data           16                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total           16                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.250000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        76500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        76500                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data            4                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            4                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     12501144                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        12501144                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       642526                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        642526                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  13430134000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  13430134000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     13143670                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     13143670                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.048885                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.048885                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 20902.086453                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 20902.086453                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       351594                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       351594                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       290932                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       290932                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   6441334500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   6441334500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.022135                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.022135                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 22140.343792                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 22140.343792                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data         1587                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total            1587                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data         1587                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total         1587                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data      7422002                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        7422002                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       207858                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       207858                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   3437340081                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   3437340081                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      7629860                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      7629860                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.027243                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.027243                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 16536.963124                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 16536.963124                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       177167                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       177167                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        30691                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        30691                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    444420039                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    444420039                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.004022                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004022                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 14480.467857                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 14480.467857                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             25247407                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             323671                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              78.003303                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          384                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          771                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          861                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          166522687                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         166522687                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  1863690                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              10829574                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  13735031                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1006584                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 577728                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              6795684                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                127995                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               75936237                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                568425                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker        36959                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total        36959                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker        36959                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total        36959                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        97839                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        97839                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        97839                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        97839                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   5904420500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   5904420500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   5904420500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   5904420500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       134798                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       134798                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       134798                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       134798                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.725819                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.725819                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.725819                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.725819                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 60348.332465                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 60348.332465                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 60348.332465                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 60348.332465                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        97839                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        97839                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        97839                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        97839                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   5806582500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   5806582500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   5806582500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   5806582500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.725819                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.725819                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.725819                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.725819                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 59348.342685                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 59348.342685                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 59348.342685                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 59348.342685                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        97838                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker        36959                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total        36959                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        97839                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        97839                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   5904420500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   5904420500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       134798                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       134798                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.725819                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.725819                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 60348.332465                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 60348.332465                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        97839                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        97839                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   5806582500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   5806582500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.725819                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.725819                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 59348.342685                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 59348.342685                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       134880                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        97854                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     1.378380                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       367434                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       367434                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             643852                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       84266527                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    16995112                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            9194562                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      26662797                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1397710                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       1522                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 2618                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           637                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         2326                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  10896203                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  2789                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       29                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           28012607                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.008302                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.115066                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 10459637     37.34%     37.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2145848      7.66%     45.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2471301      8.82%     53.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2538156      9.06%     62.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1491974      5.33%     68.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1451665      5.18%     73.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1302027      4.65%     78.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   686921      2.45%     80.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  5465078     19.51%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             28012607                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.605609                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        3.002779                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       10891481                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          10891481                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      10891481                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         10891481                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         4676                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            4676                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         4676                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           4676                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    109952982                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    109952982                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    109952982                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    109952982                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     10896157                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      10896157                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     10896157                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     10896157                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000429                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000429                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000429                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000429                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 23514.324636                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 23514.324636                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 23514.324636                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 23514.324636                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        23309                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          589                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      39.573854                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         4081                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              4081                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          595                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           595                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          595                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          595                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         4081                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         4081                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         4081                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         4081                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     86983487                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     86983487                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     86983487                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     86983487                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000375                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000375                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000375                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000375                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 21314.258025                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 21314.258025                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 21314.258025                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 21314.258025                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   4081                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     10891481                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        10891481                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         4676                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          4676                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    109952982                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    109952982                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     10896157                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     10896157                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000429                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000429                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 23514.324636                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 23514.324636                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          595                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          595                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         4081                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         4081                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     86983487                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     86983487                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000375                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000375                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 21314.258025                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 21314.258025                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             17447125                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               6129                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2846.651167                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           78                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           62                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           27                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3         1359                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          522                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           87173337                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          87173337                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    577728                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    9356013                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    21371                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               68330323                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                60121                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 18282564                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                10020597                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  3174                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                       841                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    12894                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           7291                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         275598                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       412910                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               688508                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 60534964                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                59990881                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  29411264                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  43947244                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        2.137733                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.669240                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          337                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          337                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          337                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          337                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           34                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           34                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           34                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           34                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      2152500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      2152500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      2152500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      2152500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          371                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          371                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          371                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          371                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.091644                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.091644                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.091644                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.091644                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 63308.823529                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 63308.823529                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 63308.823529                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 63308.823529                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           34                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           34                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           34                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           34                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      2118500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      2118500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      2118500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      2118500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.091644                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.091644                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.091644                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.091644                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 62308.823529                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 62308.823529                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 62308.823529                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 62308.823529                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           34                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          337                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          337                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           34                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           34                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      2152500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      2152500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          371                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          371                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.091644                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.091644                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 63308.823529                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 63308.823529                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           34                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           34                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      2118500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      2118500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.091644                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.091644                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 62308.823529                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 62308.823529                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          472                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           50                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     9.440000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          776                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          776                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     2923570                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 5317549                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 7147                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                7291                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2389141                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 2446                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   3174                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           12965011                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              4.332366                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            18.521394                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               12697053     97.93%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                99829      0.77%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                  346      0.00%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  225      0.00%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  299      0.00%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  403      0.00%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  429      0.00%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  457      0.00%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  831      0.01%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 1338      0.01%     98.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              73967      0.57%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              34178      0.26%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               1001      0.01%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              22969      0.18%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               4102      0.03%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                378      0.00%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              15330      0.12%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               2987      0.02%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                172      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 52      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 31      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 33      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                231      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                101      0.00%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1443      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                797      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 37      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1858      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                527      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 40      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3567      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            10336                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             12965011                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  16070591                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  115438                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              16186029                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  8969732                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  16045                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              8985777                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      25040323                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      131483                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  25171806                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                  10896219                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     131                       # read misses (Count)
system.cpu.mmu.itb.readAccesses              10896350                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                      10896219                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         131                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                  10896350                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 577728                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  2478853                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                10513419                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1917                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  14044437                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                396253                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               73367361                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 25683                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                  91224                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  46280                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 139426                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents           31926                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            49297296                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    89682022                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 84769688                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                       556                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              33278206                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 16019099                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      75                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  84                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    758291                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         86774271                       # The number of ROB reads (Count)
system.cpu.rob.writes                       140203862                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 49999997                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50001307                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb.walker            1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.inst                   2956                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 218366                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    221323                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb.walker            1                       # number of overall hits (Count)
system.l2.overallHits::cpu.inst                  2956                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                218366                       # number of overall hits (Count)
system.l2.overallHits::total                   221323                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        97838                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           34                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 1125                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                92427                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  191424                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        97838                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           34                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                1125                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               92427                       # number of overall misses (Count)
system.l2.overallMisses::total                 191424                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   5657977000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      2058500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        75296000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      5943343500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        11678675000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   5657977000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      2058500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       75296000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     5943343500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       11678675000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        97839                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           34                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               4081                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             310793                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                412747                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        97839                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           34                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              4081                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            310793                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               412747                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker     0.999990                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.275668                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.297391                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.463780                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker     0.999990                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.275668                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.297391                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.463780                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 57830.055807                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 60544.117647                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 66929.777778                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 64303.109481                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    61009.460674                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 57830.055807                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 60544.117647                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 66929.777778                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 64303.109481                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   61009.460674                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 5947                       # number of writebacks (Count)
system.l2.writebacks::total                      5947                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker            1                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker           10                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    11                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker            1                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker           10                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   11                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        97837                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           24                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             1125                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            92427                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              191413                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        97837                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           24                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1125                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           92427                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             191413                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   5462292500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      1554500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     73046000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   5758489500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    11295382500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   5462292500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      1554500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     73046000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   5758489500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   11295382500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999980                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.705882                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.275668                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.297391                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.463754                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999980                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.705882                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.275668                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.297391                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.463754                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 55830.539571                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 64770.833333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 64929.777778                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 62303.109481                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 59010.529588                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 55830.539571                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 64770.833333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 64929.777778                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 62303.109481                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 59010.529588                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           7101                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       122438                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         122438                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data          10805                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total             10805                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data           25                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              25                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data        10830                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total         10830                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.002308                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.002308                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           25                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           25                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       257000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       257000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.002308                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.002308                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        10280                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        10280                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst            2956                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               2956                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1125                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1125                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     75296000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     75296000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         4081                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           4081                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.275668                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.275668                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 66929.777778                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 66929.777778                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1125                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1125                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     73046000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     73046000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.275668                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.275668                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 64929.777778                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 64929.777778                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              15018                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 15018                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             4857                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                4857                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    322804000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      322804000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          19875                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             19875                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.244377                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.244377                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 66461.601812                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 66461.601812                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         4857                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            4857                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    313090000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    313090000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.244377                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.244377                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 64461.601812                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 64461.601812                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.mmu.dtb.walker            1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.data         203348                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            203349                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        97838                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           34                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        87570                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          185442                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   5657977000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      2058500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   5620539500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  11280575000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        97839                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           34                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       290918                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        388791                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.999990                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.301013                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.476971                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 57830.055807                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 60544.117647                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 64183.390431                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 60830.744923                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker            1                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker           10                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            11                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        97837                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           24                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        87570                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       185431                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   5462292500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      1554500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5445399500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  10909246500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999980                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.705882                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.301013                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.476943                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 55830.539571                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 64770.833333                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 62183.390431                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 58831.837719                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         4081                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             4081                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         4081                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         4081                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       234702                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           234702                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       234702                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       234702                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 14821.079626                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       485933                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     253800                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.914630                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   14821.079626                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.904607                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.904607                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14572                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   99                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  374                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  753                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 9892                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 3454                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.889404                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    6517175                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   6517175                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      5947.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     97837.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        24.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1125.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     92391.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002963029652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          344                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          344                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              388402                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               5638                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      191413                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       5947                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    191413                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     5947                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     36                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      56.80                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                191413                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 5947                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  156230                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   31773                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2040                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     636                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     292                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     178                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      98                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                      56                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                      34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    178                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    314                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    341                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    339                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    348                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    354                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    356                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    359                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    365                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    356                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    350                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    347                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    347                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    345                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    344                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          344                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     556.694767                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    163.930732                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   2183.362864                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511           271     78.78%     78.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023           51     14.83%     93.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535            8      2.33%     95.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-2047            3      0.87%     96.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559            5      1.45%     98.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.29%     98.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.29%     98.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.29%     99.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22016-22527            2      0.58%     99.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::23552-24063            1      0.29%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           344                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          344                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.296512                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.239787                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.470562                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              153     44.48%     44.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               11      3.20%     47.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              141     40.99%     88.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               23      6.69%     95.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               11      3.20%     98.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.29%     98.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                2      0.58%     99.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                1      0.29%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                1      0.29%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           344                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    2304                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                12250432                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               380608                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              873071217.61380804                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              27125401.78122341                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   14031531000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      71096.12                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      6261568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         1536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        72000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      5913024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       380800                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 446253225.839844405651                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 109468.579577831144                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 5131339.667710835114                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 421412980.657308220863                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 27139085.353670638055                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        97837                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           24                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst         1125                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        92427                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         5947                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   2260776366                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       754034                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     36352988                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   2747285926                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 785230069428                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     23107.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     31418.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     32313.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     29723.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 132038014.03                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      6261568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         1536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        72000                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      5915328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       12250432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        72000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        72000                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       380608                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       380608                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        97837                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           24                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst         1125                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        92427                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          191413                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         5947                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           5947                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    446253226                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker       109469                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        5131340                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      421577184                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         873071218                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      5131340                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       5131340                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     27125402                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         27125402                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     27125402                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    446253226                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker       109469                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       5131340                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     421577184                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        900196619                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               191377                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                5950                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3456                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         3116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         3846                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2982                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         2901                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        33199                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         2417                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        34967                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         2893                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        34206                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         2091                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3011                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         2769                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2749                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         2515                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         2903                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         2919                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         4457                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         2981                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         3418                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         2893                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         2462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         2943                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         3235                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         3501                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         3913                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         3970                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         3557                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         3001                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         2549                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         2381                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         3176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          313                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          222                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          197                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          239                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          239                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          126                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          240                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          144                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          121                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           96                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          188                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          191                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          259                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          244                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          226                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          230                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          160                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          126                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25           98                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          151                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29           81                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          285                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1697602830                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             637668164                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         5045169314                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8870.46                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26362.46                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              153696                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1434                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            80.31                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           24.10                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        42195                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   299.293092                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   175.883516                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   315.773418                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        16931     40.13%     40.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         9213     21.83%     61.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         3183      7.54%     69.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2650      6.28%     75.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         2932      6.95%     82.73% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1702      4.03%     86.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          872      2.07%     88.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          698      1.65%     90.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4014      9.51%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        42195                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              12248128                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             380800                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              872.907015                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               27.139085                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.69                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.54                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.14                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               78.62                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    80978395.680000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    107659738.872000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   588972684.652797                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  11696439.552000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 2496450484.214351                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 11633475651.638315                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 220997517.619202                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  15140230912.228794                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1079.023159                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    285528128                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    630700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  13115195372                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    50623582.464000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    67295111.184000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   216019605.580798                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  10666611.648000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 2496450484.214351                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 9869102991.115168                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1576673686.156812                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  14286832072.363207                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1018.202613                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2364958024                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    630700000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  11035765476                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              186555                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          5947                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            123592                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               4857                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              4857                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          186556                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             25                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       512389                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       512389                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  512389                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     12630976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     12630976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 12630976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             191438                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   191438    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               191438                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy           409078000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1032833794                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         320977                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       191882                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             392871                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       240649                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         4081                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           185947                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             19875                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            19875                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           4081                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        388791                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq         10830                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp        10830                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        12243                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       964869                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          102                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       293515                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1270729                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       522368                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     34911680                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         2176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      6261632                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                41697856                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            7101                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    380608                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            430678                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.144783                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.351883                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  368323     85.52%     85.52% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   62355     14.48%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              430678                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          542968000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           4086988                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         316214487                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             38990                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          98186302                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        847153                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       423576                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        62354                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               1                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  14031423500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
