
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003556                       # Number of seconds simulated
sim_ticks                                  3555700620                       # Number of ticks simulated
final_tick                               530587480263                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  86990                       # Simulator instruction rate (inst/s)
host_op_rate                                   109912                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 306248                       # Simulator tick rate (ticks/s)
host_mem_usage                               16878284                       # Number of bytes of host memory used
host_seconds                                 11610.53                       # Real time elapsed on the host
sim_insts                                  1010000002                       # Number of instructions simulated
sim_ops                                    1276137574                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       257536                       # Number of bytes read from this memory
system.physmem.bytes_read::total               262656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        58880                       # Number of bytes written to this memory
system.physmem.bytes_written::total             58880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         2012                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2052                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             460                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  460                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst      1439941                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data     72429045                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                73868986                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst      1439941                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1439941                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16559324                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16559324                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16559324                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst      1439941                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data     72429045                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               90428311                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                   25                       # Number of system calls
system.switch_cpus.numCycles                  8526861                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups          3142867                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted      2550919                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect       213897                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       1311235                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          1237898                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS           334361                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect         9295                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles      3290891                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts               17311758                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             3142867                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      1572259                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               3654979                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         1124731                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles         572549                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.PendingTrapStallCycles           34                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines           1620725                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         99964                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      8424254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.533341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.326355                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          4769275     56.61%     56.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           228580      2.71%     59.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           260934      3.10%     62.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           473309      5.62%     68.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           217694      2.58%     70.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           327946      3.89%     74.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           179119      2.13%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           153261      1.82%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1814136     21.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      8424254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.368584                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.030262                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          3472359                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        523993                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles           3488720                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         35497                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         903681                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       533919                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2156                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts       20610269                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          5112                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         903681                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          3662543                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          140126                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       122548                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles           3329648                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        265698                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts       19797491                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          4368                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         142916                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents         77333                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.FullRegisterEvents         1461                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands     27715404                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      92226693                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups     92226693                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps      17055177                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         10660083                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4208                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2554                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            680190                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads      1847808                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       944490                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        15237                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       327579                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded           18599302                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4240                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued          14976567                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        28675                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      6273377                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     18799947                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          803                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      8424254                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.777791                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.920631                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      2938313     34.88%     34.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1781246     21.14%     56.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1232827     14.63%     70.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       849547     10.08%     80.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       701800      8.33%     89.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       383864      4.56%     93.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       376057      4.46%     98.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        86636      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        73964      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      8424254                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          108384     76.81%     76.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     76.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15258     10.81%     87.63% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         17454     12.37%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12482963     83.35%     83.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       211948      1.42%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         1647      0.01%     84.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1496165      9.99%     94.77% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       783844      5.23%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14976567                       # Type of FU issued
system.switch_cpus.iq.rate                   1.756399                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              141099                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.009421                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     38547161                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes     24877093                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     14543414                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses       15117666                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        30347                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       719800                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          243                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          183                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       237752                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         903681                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           56777                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          8922                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts     18603546                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        65729                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts       1847808                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       944490                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2535                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           6439                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            42                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          183                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       126785                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect       122437                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       249222                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts      14693960                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts       1395601                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       282606                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     4                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2149774                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          2081513                       # Number of branches executed
system.switch_cpus.iew.exec_stores             754173                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.723255                       # Inst execution rate
system.switch_cpus.iew.wb_sent               14555140                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count              14543414                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           9518884                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers          26696350                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.705600                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.356561                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps     12282689                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts      6320858                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         3437                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       216664                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      7520573                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.633212                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.162068                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      2961980     39.39%     39.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2049139     27.25%     66.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       841540     11.19%     77.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       420297      5.59%     83.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       429412      5.71%     89.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       169697      2.26%     91.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       184605      2.45%     93.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        95408      1.27%     95.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       368495      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      7520573                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps       12282689                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                1834746                       # Number of memory references committed
system.switch_cpus.commit.loads               1128008                       # Number of loads committed
system.switch_cpus.commit.membars                1698                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1766503                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts          11064786                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       249787                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events        368495                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads             25755300                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            38111677                       # The number of ROB writes
system.switch_cpus.timesIdled                    4615                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  102607                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              12282689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total      10000002                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.852686                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.852686                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.172765                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.172765                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads         66064872                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        20097794                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads        19070861                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           3428                       # number of misc regfile writes
system.l2.replacements                           2052                       # number of replacements
system.l2.tagsinuse                       8188.920209                       # Cycle average of tags in use
system.l2.total_refs                           736193                       # Total number of references to valid blocks.
system.l2.sampled_refs                          10243                       # Sample count of references to valid blocks.
system.l2.avg_refs                          71.872791                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           209.490521                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      37.486890                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data     971.497089                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            6970.445709                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.025573                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.004576                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.118591                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.850884                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999624                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         5786                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5790                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2170                       # number of Writeback hits
system.l2.Writeback_hits::total                  2170                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data          108                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   108                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst             4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data          5894                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5898                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus.data         5894                       # number of overall hits
system.l2.overall_hits::total                    5898                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2012                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2052                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2012                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2052                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2012                       # number of overall misses
system.l2.overall_misses::total                  2052                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1822721                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     78488538                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        80311259                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1822721                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     78488538                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         80311259                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1822721                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     78488538                       # number of overall miss cycles
system.l2.overall_miss_latency::total        80311259                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         7798                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7842                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2170                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2170                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data          108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               108                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data         7906                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7950                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data         7906                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7950                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.909091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.258015                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.261668                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.909091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.254490                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.258113                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.909091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.254490                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.258113                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 45568.025000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 39010.207753                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 39138.040448                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 45568.025000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 39010.207753                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 39138.040448                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 45568.025000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 39010.207753                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 39138.040448                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  460                       # number of writebacks
system.l2.writebacks::total                       460                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2012                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2052                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2052                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2052                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1594443                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     66759632                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     68354075                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1594443                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     66759632                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     68354075                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1594443                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     66759632                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     68354075                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.258015                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.261668                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.909091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.254490                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.258113                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.909091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.254490                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.258113                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 39861.075000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 33180.731610                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 33310.952729                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 39861.075000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 33180.731610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 33310.952729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 39861.075000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 33180.731610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 33310.952729                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                514.013210                       # Cycle average of tags in use
system.cpu.icache.total_refs               1001630492                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    516                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               1941144.364341                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    42.013210                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            472                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.067329                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.756410                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.823739                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst      1620668                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1620668                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst      1620668                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1620668                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst      1620668                       # number of overall hits
system.cpu.icache.overall_hits::total         1620668                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           57                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            57                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           57                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             57                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           57                       # number of overall misses
system.cpu.icache.overall_misses::total            57                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2635321                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2635321                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2635321                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2635321                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2635321                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2635321                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst      1620725                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1620725                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst      1620725                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1620725                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst      1620725                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1620725                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000035                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000035                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 46233.701754                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46233.701754                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 46233.701754                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46233.701754                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 46233.701754                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46233.701754                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           44                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           44                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           44                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2121675                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2121675                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2121675                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2121675                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2121675                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2121675                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 48219.886364                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48219.886364                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 48219.886364                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48219.886364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 48219.886364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48219.886364                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   7906                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                164439268                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   8162                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               20146.933105                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   225.946821                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      30.053179                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.882605                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.117395                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      1087555                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1087555                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       702781                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         702781                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2450                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2450                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1714                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1790336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1790336                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1790336                       # number of overall hits
system.cpu.dcache.overall_hits::total         1790336                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        14973                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14973                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data          396                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          396                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        15369                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15369                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        15369                       # number of overall misses
system.cpu.dcache.overall_misses::total         15369                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    421015869                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    421015869                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data     15903924                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     15903924                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data    436919793                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    436919793                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data    436919793                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    436919793                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      1102528                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1102528                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       703177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       703177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      1805705                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1805705                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      1805705                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1805705                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.013581                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013581                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000563                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000563                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.008511                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008511                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.008511                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008511                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 28118.337608                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28118.337608                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 40161.424242                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40161.424242                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 28428.641616                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28428.641616                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 28428.641616                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28428.641616                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2170                       # number of writebacks
system.cpu.dcache.writebacks::total              2170                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data         7175                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7175                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data          288                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          288                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data         7463                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7463                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data         7463                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7463                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         7798                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7798                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data          108                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          108                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data         7906                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7906                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data         7906                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7906                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    132881546                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    132881546                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data      2883861                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2883861                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    135765407                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    135765407                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    135765407                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    135765407                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000154                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000154                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004378                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004378                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004378                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004378                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 17040.464991                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17040.464991                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 26702.416667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26702.416667                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 17172.452188                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17172.452188                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 17172.452188                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17172.452188                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
