/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [3:0] _03_;
  wire [2:0] _04_;
  wire [2:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_13z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_0z ? _00_ : celloutsig_0_0z;
  assign celloutsig_1_18z = celloutsig_1_16z ? celloutsig_1_11z : celloutsig_1_1z;
  assign celloutsig_1_1z = in_data[102] ? in_data[109] : in_data[152];
  assign celloutsig_1_13z = ~celloutsig_1_6z;
  assign celloutsig_0_19z = ~celloutsig_0_13z;
  assign celloutsig_0_20z = ~celloutsig_0_2z;
  assign celloutsig_1_0z = ~in_data[102];
  assign celloutsig_1_3z = ~_02_;
  assign celloutsig_1_11z = ~celloutsig_1_10z;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_5z };
  reg [2:0] _16_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 3'h0;
    else _16_ <= { in_data[77], celloutsig_0_0z, celloutsig_0_0z };
  assign { _05_[2], _00_, _01_ } = _16_;
  reg [2:0] _17_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _17_ <= 3'h0;
    else _17_ <= { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign { _04_[2], _02_, _04_[0] } = _17_;
  assign celloutsig_0_5z = { in_data[22], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } || { _05_[2], _00_, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_13z = { in_data[65:56], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z } || { in_data[47:41], _05_[2], _00_, _01_, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_4z = in_data[170:167] || { in_data[145:143], celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[154:148] || { in_data[156:151], celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z } || { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[82:77] !== in_data[70:65];
  assign celloutsig_1_12z = { in_data[156:117], celloutsig_1_10z, celloutsig_1_5z, _04_[2], _02_, _04_[0], _04_[2], _02_, _04_[0], celloutsig_1_7z } !== { in_data[180:133], celloutsig_1_9z };
  assign celloutsig_1_16z = { in_data[98:97], celloutsig_1_3z } !== { celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_13z };
  assign celloutsig_1_19z = { celloutsig_1_3z, celloutsig_1_6z, _03_, celloutsig_1_5z } !== in_data[165:159];
  assign celloutsig_1_5z = { in_data[131:125], _04_[2], _02_, _04_[0], celloutsig_1_1z } !== { in_data[163:158], celloutsig_1_0z, celloutsig_1_3z, _04_[2], _02_, _04_[0] };
  assign celloutsig_1_6z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z } !== { in_data[142:140], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_2z = in_data[19:15] !== { _01_, celloutsig_0_0z, _05_[2], _00_, _01_ };
  assign celloutsig_1_10z = { in_data[101:99], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_0z } !== { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z };
  assign _04_[1] = _02_;
  assign _05_[1:0] = { _00_, _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
