Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/Marco/Dropbox/School/WINTER 2017/161L/Labs/CS-161L/Lab5 - Pilepile CPU/cs161_processor_testbench_isim_beh.exe" -prj "C:/Users/Marco/Dropbox/School/WINTER 2017/161L/Labs/CS-161L/Lab5 - Pilepile CPU/cs161_processor_testbench_beh.prj" "work.cs161_processor_testbench" "work.glbl" 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Marco/Dropbox/School/WINTER 2017/161L/Labs/CS-161L/Lab5 - Pilepile CPU/../../../../../../../Downloads/master(1)/alu.v" into library work
Analyzing Verilog file "C:/Users/Marco/Dropbox/School/WINTER 2017/161L/Labs/CS-161L/Lab5 - Pilepile CPU/../../../../../../../Downloads/lab4/mux_2_1.v" into library work
Analyzing Verilog file "C:/Users/Marco/Dropbox/School/WINTER 2017/161L/Labs/CS-161L/Lab5 - Pilepile CPU/../../../../../../../Downloads/lab4/gen_register.v" into library work
Analyzing Verilog file "C:/Users/Marco/Dropbox/School/WINTER 2017/161L/Labs/CS-161L/Lab5 - Pilepile CPU/../../../../../../../Downloads/lab4/cpu_registers.v" into library work
Analyzing Verilog file "C:/Users/Marco/Dropbox/School/WINTER 2017/161L/Labs/CS-161L/Lab5 - Pilepile CPU/../../../../../../../Downloads/lab4/cpumemory.v" into library work
Analyzing Verilog file "C:/Users/Marco/Dropbox/School/WINTER 2017/161L/Labs/CS-161L/Lab5 - Pilepile CPU/../../../../../../../Downloads/lab4/control_unit.v" into library work
Analyzing Verilog file "C:/Users/Marco/Dropbox/School/WINTER 2017/161L/Labs/CS-161L/Lab5 - Pilepile CPU/../../../../../../../Downloads/lab4/alu_control.v" into library work
Analyzing Verilog file "C:/Users/Marco/Dropbox/School/WINTER 2017/161L/Labs/CS-161L/Lab5 - Pilepile CPU/../../../../../../../Downloads/lab4/cs161_processor.v" into library work
WARNING:HDLCompiler:35 - "C:/Users/Marco/Dropbox/School/WINTER 2017/161L/Labs/CS-161L/Lab5 - Pilepile CPU/../../../../../../../Downloads/lab4/cs161_processor.v" Line 345: <ifmem_read_data_2> is already implicitly declared earlier.
Analyzing Verilog file "C:/Users/Marco/Dropbox/School/WINTER 2017/161L/Labs/CS-161L/Lab5 - Pilepile CPU/../../../../../../../Downloads/lab4/cs161_processor_testbench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/Marco/Dropbox/School/WINTER 2017/161L/Labs/CS-161L/Lab5 - Pilepile CPU/../../../../../../../Downloads/lab4/cs161_processor.v" Line 371: Size mismatch in connection of port <datain1>. Formal port size is 32-bit while actual signal size is 10-bit.
WARNING:HDLCompiler:189 - "C:/Users/Marco/Dropbox/School/WINTER 2017/161L/Labs/CS-161L/Lab5 - Pilepile CPU/../../../../../../../Downloads/lab4/cs161_processor.v" Line 373: Size mismatch in connection of port <data_out>. Formal port size is 32-bit while actual signal size is 10-bit.
Completed static elaboration
Compiling module gen_register(WORD_SIZE=10)
Compiling module gen_register(WORD_SIZE=32)
Compiling module control_unit
Compiling module cpumemory
Compiling module mux_2_1
Compiling module cpu_registers
Compiling module gen_register(WORD_SIZE=1)
Compiling module gen_register(WORD_SIZE=2)
Compiling module gen_register(WORD_SIZE=5)
Compiling module mux_2_1(WORD_SIZE=5)
Compiling module alu_control
Compiling module alu
Compiling module cs161_processor
Compiling module cs161_processor_testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable C:/Users/Marco/Dropbox/School/WINTER 2017/161L/Labs/CS-161L/Lab5 - Pilepile CPU/cs161_processor_testbench_isim_beh.exe
Fuse Memory Usage: 28724 KB
Fuse CPU Usage: 499 ms
