`default_nettype none
// PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
// * This file was generated by Quokka FPGA Toolkit.
// * Generated code is your property, do whatever you want with it
// * Place custom code between [BEGIN USER ***] and [END USER ***].
// * CAUTION: All code outside of [USER] scope is subject to regeneration.
// * Bad things happen sometimes in developer's life,
//   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
// * Internal structure of code is subject to change.
//   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
// * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
// * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
// 
// DISCLAIMER:
//   Code comes AS-IS, it is your responsibility to make sure it is working as expected
//   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
// 
// System configuration name is QuSoCModule_TopLevel_QuSoCModule_CPU, clock frequency is 1Hz, Embedded
// FSM summary
// -- Packages
module QuSoCModule_TopLevel_QuSoCModule_CPU (
// [BEGIN USER PORTS]
// [END USER PORTS]

	input  BoardSignals_Clock,
	input  BoardSignals_Reset,
	input  BoardSignals_Running,
	input  BoardSignals_Starting,
	input  BoardSignals_Started,
	input  [32: 1] BaseAddress,
	input  [32: 1] MemReadData,
	input  MemReady,
	output MemRead,
	output [32: 1] MemAddress,
	output MemWrite,
	output [32: 1] MemWriteData,
	output [3: 1] MemWriteMode
    );

// [BEGIN USER SIGNALS]
// [END USER SIGNALS]
localparam HiSignal = 1'b1;
localparam LoSignal = 1'b0;
wire  Zero = 1'b0;
wire  One = 1'b1;
wire  true = 1'b1;
wire  false = 1'b0;
wire  [2:1] RISCVModule_L47F45T61_Expr = 2'b11;
wire  [6:1] RISCVModule_L49F46T63_Expr = 6'b100011;
wire  [3:1] RISCVModule_L66F58T59_Expr = 3'b100;
wire  RISCVModule_L68F37T51_Expr = 1'b0;
wire  [3:1] RISCVModule_L68F70T81_Expr = 3'b101;
wire  RISCVModule_L69F48T62_Expr = 1'b0;
wire  RISCVModule_L70F44T58_Expr = 1'b0;
wire  [5:1] RISCVModule_L73F41T58_Expr = 5'b10011;
wire  [5:1] RISCVModule_L75F43T60_Expr = 5'b10011;
wire  [2:1] RISCVModule_L76F41T52_Expr = 2'b10;
wire  [3:1] RISCVModule_L77F39T50_Expr = 3'b101;
wire  [5:1] RISCVModule_L80F41T58_Expr = 5'b10011;
wire  RISCVModule_L403F9L428T10_RISCVModule_L406F22T36_Expr = 1'b0;
wire  RISCVModule_L403F9L428T10_RISCVModule_L407F39T50_Expr = 1'b1;
wire  RISCVModule_L403F9L428T10_RISCVModule_L409F22T33_Expr = 1'b1;
wire  [2:1] RISCVModule_L403F9L428T10_InstructionFetchStage_RISCVModule_L381F9L387T10_RISCVModule_L383F13L386T14_RISCVModule_L384F35T46_Expr = 2'b10;
wire  [2:1] RISCVModule_L403F9L428T10_RISCVModule_L412F22T33_Expr = 2'b10;
wire  [2:1] RISCVModule_L403F9L428T10_InstructionDecodeStage_RISCVModule_L390F9L395T10_RISCVModule_L392F13L394T14_RISCVModule_L393F35T46_Expr = 2'b11;
wire  [2:1] RISCVModule_L403F9L428T10_RISCVModule_L415F22T33_Expr = 2'b11;
wire  [3:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L282F31T42_Expr = 3'b101;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L283F37T42_Expr = 1'b0;
wire  [5:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L288F22T39_Expr = 5'b10011;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L150F37T41_Expr = 1'b1;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L153F22T37_Expr = 1'b0;
wire  [2:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L156F22T37_Expr = 2'b10;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L157F50T52_Expr = 1'b1;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L157F55T57_Expr = 1'b0;
wire  [2:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L159F22T38_Expr = 2'b11;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L160F50T52_Expr = 1'b1;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L160F55T57_Expr = 1'b0;
wire  [3:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L162F22T37_Expr = 3'b111;
wire  [3:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L165F22T36_Expr = 3'b110;
wire  [3:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L168F22T37_Expr = 3'b100;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L171F22T37_Expr = 1'b1;
wire  [3:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L174F22T42_Expr = 3'b101;
wire  [3:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_Halt_RISCVModule_L144F9L146T10_RISCVModule_L145F31T44_Expr = 3'b111;
wire  [6:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L291F22T36_Expr = 6'b110011;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L192F37T41_Expr = 1'b1;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L195F22T37_Expr = 1'b0;
wire  [2:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L205F22T33_Expr = 2'b10;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L206F50T52_Expr = 1'b1;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L206F55T57_Expr = 1'b0;
wire  [2:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L208F22T34_Expr = 2'b11;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L209F50T52_Expr = 1'b1;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L209F55T57_Expr = 1'b0;
wire  [3:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L211F22T33_Expr = 3'b111;
wire  [3:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L214F22T32_Expr = 3'b110;
wire  [3:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L217F22T33_Expr = 3'b100;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L220F22T33_Expr = 1'b1;
wire  [3:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L223F22T37_Expr = 3'b101;
wire  [3:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_Halt_RISCVModule_L144F9L146T10_RISCVModule_L145F31T44_Expr = 3'b111;
wire  [7:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L294F22T35_Expr = 7'b1100011;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L250F22T40_Expr = 1'b0;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L254F22T40_Expr = 1'b1;
wire  [3:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L258F22T40_Expr = 3'b101;
wire  [3:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L262F22T41_Expr = 3'b111;
wire  [3:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L266F22T40_Expr = 3'b100;
wire  [3:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L270F22T41_Expr = 3'b110;
wire  [3:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_Halt_RISCVModule_L144F9L146T10_RISCVModule_L145F31T44_Expr = 3'b111;
wire  [6:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L297F22T37_Expr = 6'b110111;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L298F45T49_Expr = 1'b1;
wire  [5:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L301F22T39_Expr = 5'b10111;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L302F45T49_Expr = 1'b1;
wire  [7:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L305F22T37_Expr = 7'b1101111;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L306F45T49_Expr = 1'b1;
wire  [7:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L310F22T38_Expr = 7'b1100111;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L311F45T49_Expr = 1'b1;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F106T111_Expr = 1'b0;
wire  [2:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L315F22T38_Expr = 2'b11;
wire  [3:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L316F39T51_Expr = 3'b100;
wire  [6:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L318F22T39_Expr = 6'b100011;
wire  [3:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L319F39T51_Expr = 3'b100;
wire  [7:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L321F22T35_Expr = 7'b1110011;
wire  [3:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L322F39T49_Expr = 3'b110;
wire  [3:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_Halt_RISCVModule_L144F9L146T10_RISCVModule_L145F31T44_Expr = 3'b111;
wire  [3:1] RISCVModule_L403F9L428T10_RISCVModule_L418F22T34_Expr = 3'b100;
wire  [3:1] RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L341F35T46_Expr = 3'b101;
wire  RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L344F45T49_Expr = 1'b1;
wire  [2:1] RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L348F30T46_Expr = 2'b10;
wire  RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L351F30T46_Expr = 1'b1;
wire  [3:1] RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L354F30T47_Expr = 3'b101;
wire  RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L357F30T46_Expr = 1'b0;
wire  [3:1] RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L360F30T47_Expr = 3'b100;
wire  [3:1] RISCVModule_L403F9L428T10_RISCVModule_L421F22T33_Expr = 3'b101;
wire  [3:1] RISCVModule_L403F9L428T10_WriteBackStage_RISCVModule_L369F9L378T10_RISCVModule_L371F13L373T14_Halt_RISCVModule_L144F9L146T10_RISCVModule_L145F31T44_Expr = 3'b111;
wire  RISCVModule_L403F9L428T10_WriteBackStage_RISCVModule_L369F9L378T10_RISCVModule_L375F13L377T14_RISCVModule_L376F35T46_Expr = 1'b1;
wire  [3:1] RISCVModule_L403F9L428T10_RISCVModule_L424F22T32_Expr = 3'b110;
wire  [3:1] RISCVModule_L403F9L428T10_EStage_RISCVModule_L398F9L400T10_RISCVModule_L399F31T42_Expr = 3'b101;
wire  RISCVModule_L52F47T58_Expr = 1'b1;
wire  [3:1] RISCVModule_L52F78T90_Expr = 3'b100;
wire  RISCVModule_L53F50T61_Expr = 1'b1;
wire  RISCVModule_L59F39T52_Expr = 1'b0;
wire  [3:1] RISCVModule_L61F48T60_Expr = 3'b100;
wire  [32:1] Inputs_BaseAddress;
wire  [32:1] Inputs_MemReadData;
wire  Inputs_MemReady;
reg  [3:1] NextState_State = 3'b000;
reg  [32:1] NextState_Instruction = 32'b00000000000000000000000000000000;
reg  NextState_WBDataReady = 1'b1;
reg  [32:1] NextState_WBData = 32'b00000000000000000000000000000000;
reg  [32:1] NextState_PCOffset = 32'b00000000000000000000000000000000;
wire  IsLoadOp;
wire signed  [34:1] LoadAdress;
wire  IsStoreOp;
wire signed  [34:1] StoreAddress;
wire  [32:1] ResetAddress;
wire  [32:1] InstructionOffset;
wire  PCWE;
wire  [32:1] PCOffset;
wire  PCOverwrite;
wire  [32:1] ALUOp1;
wire  [32:1] ALUOp2;
wire  [5:1] ALUSHAMT;
wire  RegsRead;
wire  RegsWE;
wire  [32:1] CMPLhs;
wire  [32:1] CMPRhs;
wire  [7:1] OpCode;
wire  [3:1] OPIMMCode;
wire  [3:1] OPCode;
wire  [3:1] BranchTypeCode;
wire  [3:1] LoadTypeCode;
wire signed  [32:1] BranchOffset;
wire  [32:1] LWData;
wire signed  [32:1] LHData;
wire  [32:1] LHUData;
wire signed  [32:1] LBData;
wire  [32:1] LBUData;
wire  [32:1] ID_Instruction;
wire  [7:1] ID_OpCode;
wire  [5:1] ID_RD;
wire  [5:1] ID_RS1;
wire  [5:1] ID_RS2;
wire  [3:1] ID_Funct3;
wire  [7:1] ID_Funct7;
wire signed  [32:1] ID_RTypeImm;
wire signed  [32:1] ID_ITypeImm;
wire signed  [32:1] ID_STypeImm;
wire signed  [32:1] ID_BTypeImm;
wire signed  [32:1] ID_UTypeImm;
wire signed  [32:1] ID_JTypeImm;
wire  [5:1] ID_SHAMT;
wire  ID_SHARITH;
wire  ID_SUB;
wire  PC_WE;
wire  PC_Overwrite;
wire  [32:1] PC_Offset;
wire  PC_PCMisaligned;
wire  [32:1] PC_PC;
wire  Regs_Read;
wire  [5:1] Regs_RS1Addr;
wire  [5:1] Regs_RS2Addr;
wire  [5:1] Regs_RD;
wire  Regs_WE;
wire  [32:1] Regs_WriteData;
wire  [32:1] Regs_RS1;
wire  [32:1] Regs_RS2;
wire  Regs_Ready;
wire  [32:1] ALU_Op1;
wire  [32:1] ALU_Op2;
wire  [5:1] ALU_SHAMT;
wire  [32:1] ALU_ADD;
wire  [32:1] ALU_SUB;
wire  [32:1] ALU_resAND;
wire  [32:1] ALU_resOR;
wire  [32:1] ALU_resXOR;
wire  [32:1] ALU_SHLL;
wire  [32:1] ALU_SHRL;
wire  [32:1] ALU_SHRA;
wire  [32:1] CMP_Lhs;
wire  [32:1] CMP_Rhs;
wire  CMP_EQ;
wire  CMP_NE;
wire  CMP_GTU;
wire  CMP_LTU;
wire  CMP_GTS;
wire  CMP_LTS;
wire  [3:1] RISCVModule_L66F42T60_Source;
wire  [3:1] RISCVModule_L66F42T71_SignChange;
wire  [5:1] RISCVModule_L75F74T88_Index;
wire  [8:1] RISCVModule_L82F44T59_Cast;
wire  [7:1] RISCVModule_L82F31T59_Cast;
wire  [8:1] RISCVModule_L83F45T60_Cast;
wire  [3:1] RISCVModule_L83F33T60_Cast;
wire  [8:1] RISCVModule_L84F36T51_Cast;
wire  [3:1] RISCVModule_L84F27T51_Cast;
wire  [8:1] RISCVModule_L85F60T75_Cast;
wire  [3:1] RISCVModule_L85F43T75_Cast;
wire  [8:1] RISCVModule_L86F54T69_Cast;
wire  [3:1] RISCVModule_L86F39T69_Cast;
wire  [16:1] RISCVModule_L331F31T56_Index;
wire signed  [16:1] RISCVModule_L331F31T65_SignChange;
wire signed  [32:1] RISCVModule_L331F31T77_Resize;
wire  [16:1] RISCVModule_L332F32T57_Index;
wire  [16:1] RISCVModule_L332F32T68_SignChange;
wire  [32:1] RISCVModule_L332F32T80_Resize;
wire  [8:1] RISCVModule_L333F31T55_Index;
wire signed  [8:1] RISCVModule_L333F31T64_SignChange;
wire signed  [32:1] RISCVModule_L333F31T76_Resize;
wire  [8:1] RISCVModule_L334F32T56_Index;
wire  [8:1] RISCVModule_L334F32T67_SignChange;
wire  [32:1] RISCVModule_L334F32T79_Resize;
wire  [32:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source;
wire  [33:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T97_Source;
wire  [31:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index;
wire  RISCVModule_L59F23T53_Source;
wire  [32:1] IDInstructionID_InstructionHardLink;
wire  [7:1] IDOpCodeID_OpCodeHardLink;
wire  [5:1] IDRDID_RDHardLink;
wire  [5:1] IDRS1ID_RS1HardLink;
wire  [5:1] IDRS2ID_RS2HardLink;
wire  [3:1] IDFunct3ID_Funct3HardLink;
wire  [7:1] IDFunct7ID_Funct7HardLink;
wire  [32:1] IDRTypeImmID_RTypeImmHardLink;
wire  [32:1] IDITypeImmID_ITypeImmHardLink;
wire  [32:1] IDSTypeImmID_STypeImmHardLink;
wire  [32:1] IDBTypeImmID_BTypeImmHardLink;
wire  [32:1] IDUTypeImmID_UTypeImmHardLink;
wire  [32:1] IDJTypeImmID_JTypeImmHardLink;
wire  [5:1] IDSHAMTID_SHAMTHardLink;
wire  IDSHARITHID_SHARITHHardLink;
wire  IDSUBID_SUBHardLink;
wire  PCWEPC_WEHardLink;
wire  PCOverwritePC_OverwriteHardLink;
wire  [32:1] PCOffsetPC_OffsetHardLink;
wire  PCPCMisalignedPC_PCMisalignedHardLink;
wire  [32:1] PCPCPC_PCHardLink;
wire  RegsReadRegs_ReadHardLink;
wire  [5:1] RegsRS1AddrRegs_RS1AddrHardLink;
wire  [5:1] RegsRS2AddrRegs_RS2AddrHardLink;
wire  [5:1] RegsRDRegs_RDHardLink;
wire  RegsWERegs_WEHardLink;
wire  [32:1] RegsWriteDataRegs_WriteDataHardLink;
wire  [32:1] RegsRS1Regs_RS1HardLink;
wire  [32:1] RegsRS2Regs_RS2HardLink;
wire  RegsReadyRegs_ReadyHardLink;
wire  [32:1] ALUOp1ALU_Op1HardLink;
wire  [32:1] ALUOp2ALU_Op2HardLink;
wire  [5:1] ALUSHAMTALU_SHAMTHardLink;
wire  [32:1] ALUADDALU_ADDHardLink;
wire  [32:1] ALUSUBALU_SUBHardLink;
wire  [32:1] ALUresANDALU_resANDHardLink;
wire  [32:1] ALUresORALU_resORHardLink;
wire  [32:1] ALUresXORALU_resXORHardLink;
wire  [32:1] ALUSHLLALU_SHLLHardLink;
wire  [32:1] ALUSHRLALU_SHRLHardLink;
wire  [32:1] ALUSHRAALU_SHRAHardLink;
wire  [32:1] CMPLhsCMP_LhsHardLink;
wire  [32:1] CMPRhsCMP_RhsHardLink;
wire  CMPEQCMP_EQHardLink;
wire  CMPNECMP_NEHardLink;
wire  CMPGTUCMP_GTUHardLink;
wire  CMPLTUCMP_LTUHardLink;
wire  CMPGTSCMP_GTSHardLink;
wire  CMPLTSCMP_LTSHardLink;
reg  [3:1] State_State = 3'b000;
wire  [3:1] State_StateDefault = 3'b000;
reg  [32:1] State_Instruction = 32'b00000000000000000000000000000000;
wire  [32:1] State_InstructionDefault = 32'b00000000000000000000000000000000;
reg  State_WBDataReady = 1'b0;
wire  State_WBDataReadyDefault = 1'b1;
reg  [32:1] State_WBData = 32'b00000000000000000000000000000000;
wire  [32:1] State_WBDataDefault = 32'b00000000000000000000000000000000;
reg  [32:1] State_PCOffset = 32'b00000000000000000000000000000000;
wire  [32:1] State_PCOffsetDefault = 32'b00000000000000000000000000000000;
wire  RISCVModule_L68F22T81_Expr;
wire  RISCVModule_L68F22T81_Expr_1;
wire  RISCVModule_L68F22T81_Expr_2;
wire  RISCVModule_L77F24T71_Expr;
wire  RISCVModule_L77F24T71_Expr_1;
wire  RISCVModule_L77F24T71_Expr_2;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L259F25T42_Expr;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L259F25T42_Expr_1;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L259F25T42_Expr_2;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L263F25T42_Expr;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L263F25T42_Expr_1;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L263F25T42_Expr_2;
wire  RISCVModule_L52F32T103_Expr;
wire  RISCVModule_L52F32T103_Expr_1;
wire  RISCVModule_L52F32T103_Expr_2;
wire  RISCVModule_L52F63T102_Expr;
wire  RISCVModule_L52F63T102_Expr_1;
wire  RISCVModule_L52F63T102_Expr_2;
wire  RISCVModule_L61F33T73_Expr;
wire  RISCVModule_L61F33T73_Expr_1;
wire  RISCVModule_L61F33T73_Expr_2;
wire signed  [34:1] RISCVModule_L48F44T66_Expr;
wire signed  [34:1] RISCVModule_L48F44T66_Expr_1;
wire signed  [34:1] RISCVModule_L48F44T66_Expr_2;
wire signed  [34:1] RISCVModule_L50F46T68_Expr;
wire signed  [34:1] RISCVModule_L50F46T68_Expr_1;
wire signed  [34:1] RISCVModule_L50F46T68_Expr_2;
wire signed  [34:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L303F40T59_Expr;
wire signed  [34:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L303F40T59_Expr_1;
wire signed  [34:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L303F40T59_Expr_2;
wire  [34:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L307F40T65_Expr;
wire signed  [34:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L307F40T65_Expr_1;
wire signed  [34:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L307F40T65_Expr_2;
wire  [34:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L312F40T65_Expr;
wire signed  [34:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L312F40T65_Expr_1;
wire signed  [34:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L312F40T65_Expr_2;
wire signed  [34:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F74T96_Expr;
wire signed  [34:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F74T96_Expr_1;
wire signed  [34:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F74T96_Expr_2;
wire  RISCVModule_L47F35T61_Expr;
wire signed  [8:1] RISCVModule_L47F35T61_ExprLhs;
wire signed  [8:1] RISCVModule_L47F35T61_ExprRhs;
wire  RISCVModule_L49F36T63_Expr;
wire signed  [8:1] RISCVModule_L49F36T63_ExprLhs;
wire signed  [8:1] RISCVModule_L49F36T63_ExprRhs;
wire  RISCVModule_L68F22T51_Expr;
wire signed  [4:1] RISCVModule_L68F22T51_ExprLhs;
wire signed  [4:1] RISCVModule_L68F22T51_ExprRhs;
wire  RISCVModule_L68F55T81_Expr;
wire signed  [4:1] RISCVModule_L68F55T81_ExprLhs;
wire signed  [4:1] RISCVModule_L68F55T81_ExprRhs;
wire  RISCVModule_L69F33T62_Expr;
wire signed  [4:1] RISCVModule_L69F33T62_ExprLhs;
wire signed  [4:1] RISCVModule_L69F33T62_ExprRhs;
wire  RISCVModule_L70F29T58_Expr;
wire signed  [4:1] RISCVModule_L70F29T58_ExprLhs;
wire signed  [4:1] RISCVModule_L70F29T58_ExprRhs;
wire  RISCVModule_L73F31T58_Expr;
wire signed  [8:1] RISCVModule_L73F31T58_ExprLhs;
wire signed  [8:1] RISCVModule_L73F31T58_ExprRhs;
wire  RISCVModule_L75F33T60_Expr;
wire signed  [8:1] RISCVModule_L75F33T60_ExprLhs;
wire signed  [8:1] RISCVModule_L75F33T60_ExprRhs;
wire  RISCVModule_L76F26T52_Expr;
wire signed  [4:1] RISCVModule_L76F26T52_ExprLhs;
wire signed  [4:1] RISCVModule_L76F26T52_ExprRhs;
wire  RISCVModule_L77F24T50_Expr;
wire signed  [4:1] RISCVModule_L77F24T50_ExprLhs;
wire signed  [4:1] RISCVModule_L77F24T50_ExprRhs;
wire  RISCVModule_L80F31T58_Expr;
wire signed  [8:1] RISCVModule_L80F31T58_ExprLhs;
wire signed  [8:1] RISCVModule_L80F31T58_ExprRhs;
wire  RISCVModule_L403F9L428T10_RISCVModule_L406F17L408T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_RISCVModule_L406F17L408T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_RISCVModule_L406F17L408T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_RISCVModule_L409F17L411T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_RISCVModule_L409F17L411T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_RISCVModule_L409F17L411T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_RISCVModule_L412F17L414T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_RISCVModule_L412F17L414T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_RISCVModule_L412F17L414T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_RISCVModule_L415F17L417T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_RISCVModule_L415F17L417T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_RISCVModule_L415F17L417T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L288F17L290T27_Case;
wire signed  [8:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L288F17L290T27_CaseLhs;
wire signed  [8:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L288F17L290T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L153F17L155T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L153F17L155T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L153F17L155T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L156F17L158T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L156F17L158T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L156F17L158T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L159F17L161T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L159F17L161T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L159F17L161T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L162F17L164T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L162F17L164T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L162F17L164T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L165F17L167T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L165F17L167T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L165F17L167T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L168F17L170T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L168F17L170T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L168F17L170T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L171F17L173T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L171F17L173T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L171F17L173T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L174F17L183T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L174F17L183T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L174F17L183T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L291F17L293T27_Case;
wire signed  [8:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L291F17L293T27_CaseLhs;
wire signed  [8:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L291F17L293T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L195F17L204T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L195F17L204T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L195F17L204T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L205F17L207T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L205F17L207T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L205F17L207T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L208F17L210T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L208F17L210T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L208F17L210T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L211F17L213T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L211F17L213T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L211F17L213T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L214F17L216T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L214F17L216T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L214F17L216T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L217F17L219T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L217F17L219T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L217F17L219T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L220F17L222T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L220F17L222T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L220F17L222T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L223F17L232T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L223F17L232T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L223F17L232T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L294F17L296T27_Case;
wire signed  [8:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L294F17L296T27_CaseLhs;
wire signed  [8:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L294F17L296T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L250F17L253T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L250F17L253T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L250F17L253T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L254F17L257T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L254F17L257T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L254F17L257T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L258F17L261T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L258F17L261T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L258F17L261T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L262F17L265T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L262F17L265T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L262F17L265T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L266F17L269T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L266F17L269T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L266F17L269T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L270F17L273T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L270F17L273T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L270F17L273T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L297F17L300T27_Case;
wire signed  [8:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L297F17L300T27_CaseLhs;
wire signed  [8:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L297F17L300T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L301F17L304T27_Case;
wire signed  [8:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L301F17L304T27_CaseLhs;
wire signed  [8:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L301F17L304T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L305F17L309T27_Case;
wire signed  [8:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L305F17L309T27_CaseLhs;
wire signed  [8:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L305F17L309T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L310F17L314T27_Case;
wire signed  [8:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L310F17L314T27_CaseLhs;
wire signed  [8:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L310F17L314T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L315F17L317T27_Case;
wire signed  [8:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L315F17L317T27_CaseLhs;
wire signed  [8:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L315F17L317T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L318F17L320T27_Case;
wire signed  [8:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L318F17L320T27_CaseLhs;
wire signed  [8:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L318F17L320T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L321F17L323T27_Case;
wire signed  [8:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L321F17L323T27_CaseLhs;
wire signed  [8:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L321F17L323T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_RISCVModule_L418F17L420T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_RISCVModule_L418F17L420T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_RISCVModule_L418F17L420T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L348F25L350T35_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L348F25L350T35_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L348F25L350T35_CaseRhs;
wire  RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L351F25L353T35_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L351F25L353T35_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L351F25L353T35_CaseRhs;
wire  RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L354F25L356T35_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L354F25L356T35_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L354F25L356T35_CaseRhs;
wire  RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L357F25L359T35_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L357F25L359T35_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L357F25L359T35_CaseRhs;
wire  RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L360F25L362T35_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L360F25L362T35_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L360F25L362T35_CaseRhs;
wire  RISCVModule_L403F9L428T10_RISCVModule_L421F17L423T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_RISCVModule_L421F17L423T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_RISCVModule_L421F17L423T27_CaseRhs;
wire  RISCVModule_L403F9L428T10_RISCVModule_L424F17L426T27_Case;
wire signed  [4:1] RISCVModule_L403F9L428T10_RISCVModule_L424F17L426T27_CaseLhs;
wire signed  [4:1] RISCVModule_L403F9L428T10_RISCVModule_L424F17L426T27_CaseRhs;
wire  RISCVModule_L52F32T58_Expr;
wire signed  [4:1] RISCVModule_L52F32T58_ExprLhs;
wire signed  [4:1] RISCVModule_L52F32T58_ExprRhs;
wire  RISCVModule_L52F63T90_Expr;
wire signed  [4:1] RISCVModule_L52F63T90_ExprLhs;
wire signed  [4:1] RISCVModule_L52F63T90_ExprRhs;
wire  RISCVModule_L53F35T61_Expr;
wire signed  [4:1] RISCVModule_L53F35T61_ExprLhs;
wire signed  [4:1] RISCVModule_L53F35T61_ExprRhs;
wire  RISCVModule_L61F33T60_Expr;
wire signed  [4:1] RISCVModule_L61F33T60_ExprLhs;
wire signed  [4:1] RISCVModule_L61F33T60_ExprRhs;
reg  [32:1] RISCVModule_L69F33T94_Lookup = 32'b00000000000000000000000000000000;
reg  [32:1] RISCVModule_L73F31T83_Lookup = 32'b00000000000000000000000000000000;
reg  [5:1] RISCVModule_L75F33T88_Lookup = 5'b00000;
reg  [32:1] RISCVModule_L80F31T83_Lookup = 32'b00000000000000000000000000000000;
reg  [32:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L157F40T57_Lookup = 32'b00000000000000000000000000000000;
reg  [32:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L160F40T57_Lookup = 32'b00000000000000000000000000000000;
reg  [32:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L206F40T57_Lookup = 32'b00000000000000000000000000000000;
reg  [32:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L209F40T57_Lookup = 32'b00000000000000000000000000000000;
reg  [32:1] RISCVModule_L57F19L59T53_Lookup = 32'b00000000000000000000000000000000;
reg  [32:1] RISCVModule_L55F15L59T53_Lookup = 32'b00000000000000000000000000000000;
reg  [32:1] RISCVModule_L53F35L59T53_Lookup = 32'b00000000000000000000000000000000;
wire  RISCVModule_L69F33T94_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L69F33T94_Lookup1;
wire  [32:1] RISCVModule_L69F33T94_Lookup2;
wire  RISCVModule_L73F31T83_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L73F31T83_Lookup1;
wire  [32:1] RISCVModule_L73F31T83_Lookup2;
wire  RISCVModule_L75F33T88_LookupMultiplexerAddress;
wire  [5:1] RISCVModule_L75F33T88_Lookup1;
wire  [5:1] RISCVModule_L75F33T88_Lookup2;
wire  RISCVModule_L80F31T83_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L80F31T83_Lookup1;
wire  [32:1] RISCVModule_L80F31T83_Lookup2;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L157F40T57_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L157F40T57_Lookup1;
wire  [32:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L157F40T57_Lookup2;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L160F40T57_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L160F40T57_Lookup1;
wire  [32:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L160F40T57_Lookup2;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L206F40T57_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L206F40T57_Lookup1;
wire  [32:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L206F40T57_Lookup2;
wire  RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L209F40T57_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L209F40T57_Lookup1;
wire  [32:1] RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L209F40T57_Lookup2;
wire  RISCVModule_L57F19L59T53_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L57F19L59T53_Lookup1;
wire  [32:1] RISCVModule_L57F19L59T53_Lookup2;
wire  RISCVModule_L55F15L59T53_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L55F15L59T53_Lookup1;
wire  [32:1] RISCVModule_L55F15L59T53_Lookup2;
wire  RISCVModule_L53F35L59T53_LookupMultiplexerAddress;
wire  [32:1] RISCVModule_L53F35L59T53_Lookup1;
wire  [32:1] RISCVModule_L53F35L59T53_Lookup2;
always @(posedge BoardSignals_Clock)
begin
if ( BoardSignals_Reset == 1 ) begin
State_State <= State_StateDefault;
State_Instruction <= State_InstructionDefault;
State_WBDataReady <= State_WBDataReadyDefault;
State_WBData <= State_WBDataDefault;
State_PCOffset <= State_PCOffsetDefault;
end
else begin
State_State <= NextState_State;
State_Instruction <= NextState_Instruction;
State_WBDataReady <= NextState_WBDataReady;
State_WBData <= NextState_WBData;
State_PCOffset <= NextState_PCOffset;
end
end
assign RISCVModule_L47F35T61_Expr = RISCVModule_L47F35T61_ExprLhs == RISCVModule_L47F35T61_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L49F36T63_Expr = RISCVModule_L49F36T63_ExprLhs == RISCVModule_L49F36T63_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L68F22T51_Expr = RISCVModule_L68F22T51_ExprLhs == RISCVModule_L68F22T51_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L68F55T81_Expr = RISCVModule_L68F55T81_ExprLhs == RISCVModule_L68F55T81_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L69F33T62_Expr = RISCVModule_L69F33T62_ExprLhs == RISCVModule_L69F33T62_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L70F29T58_Expr = RISCVModule_L70F29T58_ExprLhs == RISCVModule_L70F29T58_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L73F31T58_Expr = RISCVModule_L73F31T58_ExprLhs == RISCVModule_L73F31T58_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L75F33T60_Expr = RISCVModule_L75F33T60_ExprLhs == RISCVModule_L75F33T60_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L76F26T52_Expr = RISCVModule_L76F26T52_ExprLhs == RISCVModule_L76F26T52_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L77F24T50_Expr = RISCVModule_L77F24T50_ExprLhs == RISCVModule_L77F24T50_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L80F31T58_Expr = RISCVModule_L80F31T58_ExprLhs == RISCVModule_L80F31T58_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_RISCVModule_L406F17L408T27_Case = RISCVModule_L403F9L428T10_RISCVModule_L406F17L408T27_CaseLhs == RISCVModule_L403F9L428T10_RISCVModule_L406F17L408T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_RISCVModule_L409F17L411T27_Case = RISCVModule_L403F9L428T10_RISCVModule_L409F17L411T27_CaseLhs == RISCVModule_L403F9L428T10_RISCVModule_L409F17L411T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_RISCVModule_L412F17L414T27_Case = RISCVModule_L403F9L428T10_RISCVModule_L412F17L414T27_CaseLhs == RISCVModule_L403F9L428T10_RISCVModule_L412F17L414T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_RISCVModule_L415F17L417T27_Case = RISCVModule_L403F9L428T10_RISCVModule_L415F17L417T27_CaseLhs == RISCVModule_L403F9L428T10_RISCVModule_L415F17L417T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L288F17L290T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L288F17L290T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L288F17L290T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L153F17L155T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L153F17L155T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L153F17L155T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L156F17L158T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L156F17L158T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L156F17L158T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L159F17L161T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L159F17L161T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L159F17L161T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L162F17L164T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L162F17L164T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L162F17L164T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L165F17L167T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L165F17L167T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L165F17L167T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L168F17L170T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L168F17L170T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L168F17L170T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L171F17L173T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L171F17L173T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L171F17L173T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L174F17L183T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L174F17L183T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L174F17L183T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L291F17L293T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L291F17L293T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L291F17L293T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L195F17L204T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L195F17L204T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L195F17L204T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L205F17L207T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L205F17L207T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L205F17L207T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L208F17L210T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L208F17L210T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L208F17L210T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L211F17L213T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L211F17L213T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L211F17L213T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L214F17L216T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L214F17L216T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L214F17L216T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L217F17L219T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L217F17L219T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L217F17L219T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L220F17L222T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L220F17L222T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L220F17L222T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L223F17L232T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L223F17L232T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L223F17L232T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L294F17L296T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L294F17L296T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L294F17L296T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L250F17L253T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L250F17L253T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L250F17L253T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L254F17L257T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L254F17L257T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L254F17L257T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L258F17L261T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L258F17L261T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L258F17L261T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L262F17L265T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L262F17L265T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L262F17L265T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L266F17L269T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L266F17L269T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L266F17L269T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L270F17L273T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L270F17L273T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L270F17L273T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L297F17L300T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L297F17L300T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L297F17L300T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L301F17L304T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L301F17L304T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L301F17L304T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L305F17L309T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L305F17L309T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L305F17L309T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L310F17L314T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L310F17L314T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L310F17L314T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L315F17L317T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L315F17L317T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L315F17L317T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L318F17L320T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L318F17L320T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L318F17L320T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L321F17L323T27_Case = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L321F17L323T27_CaseLhs == RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L321F17L323T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_RISCVModule_L418F17L420T27_Case = RISCVModule_L403F9L428T10_RISCVModule_L418F17L420T27_CaseLhs == RISCVModule_L403F9L428T10_RISCVModule_L418F17L420T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L348F25L350T35_Case = RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L348F25L350T35_CaseLhs == RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L348F25L350T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L351F25L353T35_Case = RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L351F25L353T35_CaseLhs == RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L351F25L353T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L354F25L356T35_Case = RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L354F25L356T35_CaseLhs == RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L354F25L356T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L357F25L359T35_Case = RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L357F25L359T35_CaseLhs == RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L357F25L359T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L360F25L362T35_Case = RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L360F25L362T35_CaseLhs == RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L360F25L362T35_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_RISCVModule_L421F17L423T27_Case = RISCVModule_L403F9L428T10_RISCVModule_L421F17L423T27_CaseLhs == RISCVModule_L403F9L428T10_RISCVModule_L421F17L423T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L403F9L428T10_RISCVModule_L424F17L426T27_Case = RISCVModule_L403F9L428T10_RISCVModule_L424F17L426T27_CaseLhs == RISCVModule_L403F9L428T10_RISCVModule_L424F17L426T27_CaseRhs ? 1'b1 : 1'b0;
assign RISCVModule_L52F32T58_Expr = RISCVModule_L52F32T58_ExprLhs == RISCVModule_L52F32T58_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L52F63T90_Expr = RISCVModule_L52F63T90_ExprLhs == RISCVModule_L52F63T90_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L53F35T61_Expr = RISCVModule_L53F35T61_ExprLhs == RISCVModule_L53F35T61_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L61F33T60_Expr = RISCVModule_L61F33T60_ExprLhs == RISCVModule_L61F33T60_ExprRhs ? 1'b1 : 1'b0;
assign RISCVModule_L68F22T81_Expr = RISCVModule_L68F22T81_Expr_1 | RISCVModule_L68F22T81_Expr_2;
assign RISCVModule_L77F24T71_Expr = RISCVModule_L77F24T71_Expr_1 & RISCVModule_L77F24T71_Expr_2;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L259F25T42_Expr = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L259F25T42_Expr_1 | RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L259F25T42_Expr_2;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L263F25T42_Expr = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L263F25T42_Expr_1 | RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L263F25T42_Expr_2;
assign RISCVModule_L52F32T103_Expr = RISCVModule_L52F32T103_Expr_1 | RISCVModule_L52F32T103_Expr_2;
assign RISCVModule_L52F63T102_Expr = RISCVModule_L52F63T102_Expr_1 & RISCVModule_L52F63T102_Expr_2;
assign RISCVModule_L61F33T73_Expr = RISCVModule_L61F33T73_Expr_1 & RISCVModule_L61F33T73_Expr_2;
assign RISCVModule_L48F44T66_Expr = RISCVModule_L48F44T66_Expr_1 + RISCVModule_L48F44T66_Expr_2;
assign RISCVModule_L50F46T68_Expr = RISCVModule_L50F46T68_Expr_1 + RISCVModule_L50F46T68_Expr_2;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L303F40T59_Expr = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L303F40T59_Expr_1 + RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L303F40T59_Expr_2;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L307F40T65_Expr = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L307F40T65_Expr_1 + RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L307F40T65_Expr_2;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L312F40T65_Expr = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L312F40T65_Expr_1 + RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L312F40T65_Expr_2;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F74T96_Expr = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F74T96_Expr_1 + RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F74T96_Expr_2;
QuSoCModule_TopLevel_QuSoCModule_CPU_RISCVModule_ID QuSoCModule_TopLevel_QuSoCModule_CPU_RISCVModule_ID
(
// [BEGIN USER MAP FOR ID]
// [END USER MAP FOR ID]
	.Instruction (IDInstructionID_InstructionHardLink),
	.OpCode (IDOpCodeID_OpCodeHardLink),
	.RD (IDRDID_RDHardLink),
	.RS1 (IDRS1ID_RS1HardLink),
	.RS2 (IDRS2ID_RS2HardLink),
	.Funct3 (IDFunct3ID_Funct3HardLink),
	.Funct7 (IDFunct7ID_Funct7HardLink),
	.RTypeImm (IDRTypeImmID_RTypeImmHardLink),
	.ITypeImm (IDITypeImmID_ITypeImmHardLink),
	.STypeImm (IDSTypeImmID_STypeImmHardLink),
	.BTypeImm (IDBTypeImmID_BTypeImmHardLink),
	.UTypeImm (IDUTypeImmID_UTypeImmHardLink),
	.JTypeImm (IDJTypeImmID_JTypeImmHardLink),
	.SHAMT (IDSHAMTID_SHAMTHardLink),
	.SHARITH (IDSHARITHID_SHARITHHardLink),
	.SUB (IDSUBID_SUBHardLink)

);
QuSoCModule_TopLevel_QuSoCModule_CPU_RISCVModule_PC QuSoCModule_TopLevel_QuSoCModule_CPU_RISCVModule_PC
(
// [BEGIN USER MAP FOR PC]
// [END USER MAP FOR PC]
	.BoardSignals_Clock (BoardSignals_Clock),
	.BoardSignals_Reset (BoardSignals_Reset),
	.BoardSignals_Running (BoardSignals_Running),
	.BoardSignals_Starting (BoardSignals_Starting),
	.BoardSignals_Started (BoardSignals_Started),
	.WE (PCWEPC_WEHardLink),
	.Overwrite (PCOverwritePC_OverwriteHardLink),
	.Offset (PCOffsetPC_OffsetHardLink),
	.PCMisaligned (PCPCMisalignedPC_PCMisalignedHardLink),
	.PC (PCPCPC_PCHardLink)

);
QuSoCModule_TopLevel_QuSoCModule_CPU_RISCVModule_Regs QuSoCModule_TopLevel_QuSoCModule_CPU_RISCVModule_Regs
(
// [BEGIN USER MAP FOR Regs]
// [END USER MAP FOR Regs]
	.BoardSignals_Clock (BoardSignals_Clock),
	.BoardSignals_Reset (BoardSignals_Reset),
	.BoardSignals_Running (BoardSignals_Running),
	.BoardSignals_Starting (BoardSignals_Starting),
	.BoardSignals_Started (BoardSignals_Started),
	.Read (RegsReadRegs_ReadHardLink),
	.RS1Addr (RegsRS1AddrRegs_RS1AddrHardLink),
	.RS2Addr (RegsRS2AddrRegs_RS2AddrHardLink),
	.RD (RegsRDRegs_RDHardLink),
	.WE (RegsWERegs_WEHardLink),
	.WriteData (RegsWriteDataRegs_WriteDataHardLink),
	.RS1 (RegsRS1Regs_RS1HardLink),
	.RS2 (RegsRS2Regs_RS2HardLink),
	.Ready (RegsReadyRegs_ReadyHardLink)

);
QuSoCModule_TopLevel_QuSoCModule_CPU_RISCVModule_ALU QuSoCModule_TopLevel_QuSoCModule_CPU_RISCVModule_ALU
(
// [BEGIN USER MAP FOR ALU]
// [END USER MAP FOR ALU]
	.Op1 (ALUOp1ALU_Op1HardLink),
	.Op2 (ALUOp2ALU_Op2HardLink),
	.SHAMT (ALUSHAMTALU_SHAMTHardLink),
	.ADD (ALUADDALU_ADDHardLink),
	.SUB (ALUSUBALU_SUBHardLink),
	.resAND (ALUresANDALU_resANDHardLink),
	.resOR (ALUresORALU_resORHardLink),
	.resXOR (ALUresXORALU_resXORHardLink),
	.SHLL (ALUSHLLALU_SHLLHardLink),
	.SHRL (ALUSHRLALU_SHRLHardLink),
	.SHRA (ALUSHRAALU_SHRAHardLink)

);
QuSoCModule_TopLevel_QuSoCModule_CPU_RISCVModule_CMP QuSoCModule_TopLevel_QuSoCModule_CPU_RISCVModule_CMP
(
// [BEGIN USER MAP FOR CMP]
// [END USER MAP FOR CMP]
	.Lhs (CMPLhsCMP_LhsHardLink),
	.Rhs (CMPRhsCMP_RhsHardLink),
	.EQ (CMPEQCMP_EQHardLink),
	.NE (CMPNECMP_NEHardLink),
	.GTU (CMPGTUCMP_GTUHardLink),
	.LTU (CMPLTUCMP_LTUHardLink),
	.GTS (CMPGTSCMP_GTSHardLink),
	.LTS (CMPLTSCMP_LTSHardLink)

);
always @*
begin
case (RISCVModule_L69F33T94_LookupMultiplexerAddress)
    'b0:
RISCVModule_L69F33T94_Lookup = RISCVModule_L69F33T94_Lookup1;
    'b1:
RISCVModule_L69F33T94_Lookup = RISCVModule_L69F33T94_Lookup2;
  default:
RISCVModule_L69F33T94_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L73F31T83_LookupMultiplexerAddress)
    'b0:
RISCVModule_L73F31T83_Lookup = RISCVModule_L73F31T83_Lookup1;
    'b1:
RISCVModule_L73F31T83_Lookup = RISCVModule_L73F31T83_Lookup2;
  default:
RISCVModule_L73F31T83_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L75F33T88_LookupMultiplexerAddress)
    'b0:
RISCVModule_L75F33T88_Lookup = RISCVModule_L75F33T88_Lookup1;
    'b1:
RISCVModule_L75F33T88_Lookup = RISCVModule_L75F33T88_Lookup2;
  default:
RISCVModule_L75F33T88_Lookup = 'b00000;
endcase

end
always @*
begin
case (RISCVModule_L80F31T83_LookupMultiplexerAddress)
    'b0:
RISCVModule_L80F31T83_Lookup = RISCVModule_L80F31T83_Lookup1;
    'b1:
RISCVModule_L80F31T83_Lookup = RISCVModule_L80F31T83_Lookup2;
  default:
RISCVModule_L80F31T83_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L157F40T57_LookupMultiplexerAddress)
    'b0:
RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L157F40T57_Lookup = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L157F40T57_Lookup1;
    'b1:
RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L157F40T57_Lookup = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L157F40T57_Lookup2;
  default:
RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L157F40T57_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L160F40T57_LookupMultiplexerAddress)
    'b0:
RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L160F40T57_Lookup = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L160F40T57_Lookup1;
    'b1:
RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L160F40T57_Lookup = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L160F40T57_Lookup2;
  default:
RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L160F40T57_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L206F40T57_LookupMultiplexerAddress)
    'b0:
RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L206F40T57_Lookup = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L206F40T57_Lookup1;
    'b1:
RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L206F40T57_Lookup = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L206F40T57_Lookup2;
  default:
RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L206F40T57_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L209F40T57_LookupMultiplexerAddress)
    'b0:
RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L209F40T57_Lookup = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L209F40T57_Lookup1;
    'b1:
RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L209F40T57_Lookup = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L209F40T57_Lookup2;
  default:
RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L209F40T57_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L57F19L59T53_LookupMultiplexerAddress)
    'b0:
RISCVModule_L57F19L59T53_Lookup = RISCVModule_L57F19L59T53_Lookup1;
    'b1:
RISCVModule_L57F19L59T53_Lookup = RISCVModule_L57F19L59T53_Lookup2;
  default:
RISCVModule_L57F19L59T53_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L55F15L59T53_LookupMultiplexerAddress)
    'b0:
RISCVModule_L55F15L59T53_Lookup = RISCVModule_L55F15L59T53_Lookup1;
    'b1:
RISCVModule_L55F15L59T53_Lookup = RISCVModule_L55F15L59T53_Lookup2;
  default:
RISCVModule_L55F15L59T53_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
case (RISCVModule_L53F35L59T53_LookupMultiplexerAddress)
    'b0:
RISCVModule_L53F35L59T53_Lookup = RISCVModule_L53F35L59T53_Lookup1;
    'b1:
RISCVModule_L53F35L59T53_Lookup = RISCVModule_L53F35L59T53_Lookup2;
  default:
RISCVModule_L53F35L59T53_Lookup = 'b00000000000000000000000000000000;
endcase

end
always @*
begin
NextState_State = State_State/*cast*/;
NextState_Instruction = State_Instruction/*cast*/;
NextState_WBDataReady = State_WBDataReady;
NextState_WBData = State_WBData/*cast*/;
NextState_PCOffset = State_PCOffset/*cast*/;
if ( RISCVModule_L403F9L428T10_RISCVModule_L406F17L408T27_Case == 1 ) begin
NextState_State = { {2{1'b0}}, RISCVModule_L403F9L428T10_RISCVModule_L407F39T50_Expr }/*expand*/;
end
else if ( RISCVModule_L403F9L428T10_RISCVModule_L409F17L411T27_Case == 1 ) begin
if ( Inputs_MemReady == 1 ) begin
NextState_State = { {1{1'b0}}, RISCVModule_L403F9L428T10_InstructionFetchStage_RISCVModule_L381F9L387T10_RISCVModule_L383F13L386T14_RISCVModule_L384F35T46_Expr }/*expand*/;
NextState_Instruction = Inputs_MemReadData/*cast*/;
end
end
else if ( RISCVModule_L403F9L428T10_RISCVModule_L412F17L414T27_Case == 1 ) begin
if ( Regs_Ready == 1 ) begin
NextState_State = { {1{1'b0}}, RISCVModule_L403F9L428T10_InstructionDecodeStage_RISCVModule_L390F9L395T10_RISCVModule_L392F13L394T14_RISCVModule_L393F35T46_Expr }/*expand*/;
end
end
else if ( RISCVModule_L403F9L428T10_RISCVModule_L415F17L417T27_Case == 1 ) begin
NextState_State = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L282F31T42_Expr/*cast*/;
NextState_WBDataReady = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L283F37T42_Expr;
NextState_PCOffset = InstructionOffset/*cast*/;
if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L288F17L290T27_Case == 1 ) begin
NextState_WBDataReady = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L150F37T41_Expr;
if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L153F17L155T27_Case == 1 ) begin
NextState_WBData = ALU_ADD/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L156F17L158T27_Case == 1 ) begin
NextState_WBData = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L157F40T57_Lookup/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L159F17L161T27_Case == 1 ) begin
NextState_WBData = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L160F40T57_Lookup/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L162F17L164T27_Case == 1 ) begin
NextState_WBData = ALU_resAND/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L165F17L167T27_Case == 1 ) begin
NextState_WBData = ALU_resOR/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L168F17L170T27_Case == 1 ) begin
NextState_WBData = ALU_resXOR/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L171F17L173T27_Case == 1 ) begin
NextState_WBData = ALU_SHLL/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L174F17L183T27_Case == 1 ) begin
if ( ID_SHARITH == 1 ) begin
NextState_WBData = ALU_SHRA/*cast*/;
end
else begin
NextState_WBData = ALU_SHRL/*cast*/;
end
end
else begin
NextState_State = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_Halt_RISCVModule_L144F9L146T10_RISCVModule_L145F31T44_Expr/*cast*/;
end
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L291F17L293T27_Case == 1 ) begin
NextState_WBDataReady = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L192F37T41_Expr;
if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L195F17L204T27_Case == 1 ) begin
if ( ID_SUB == 1 ) begin
NextState_WBData = ALU_SUB/*cast*/;
end
else begin
NextState_WBData = ALU_ADD/*cast*/;
end
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L205F17L207T27_Case == 1 ) begin
NextState_WBData = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L206F40T57_Lookup/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L208F17L210T27_Case == 1 ) begin
NextState_WBData = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L209F40T57_Lookup/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L211F17L213T27_Case == 1 ) begin
NextState_WBData = ALU_resAND/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L214F17L216T27_Case == 1 ) begin
NextState_WBData = ALU_resOR/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L217F17L219T27_Case == 1 ) begin
NextState_WBData = ALU_resXOR/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L220F17L222T27_Case == 1 ) begin
NextState_WBData = ALU_SHLL/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L223F17L232T27_Case == 1 ) begin
if ( ID_SHARITH == 1 ) begin
NextState_WBData = ALU_SHRA/*cast*/;
end
else begin
NextState_WBData = ALU_SHRL/*cast*/;
end
end
else begin
NextState_State = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_Halt_RISCVModule_L144F9L146T10_RISCVModule_L145F31T44_Expr/*cast*/;
end
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L294F17L296T27_Case == 1 ) begin
if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L250F17L253T27_Case == 1 ) begin
if ( CMP_EQ == 1 ) begin
NextState_PCOffset = BranchOffset/*cast*/;
end
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L254F17L257T27_Case == 1 ) begin
if ( CMP_NE == 1 ) begin
NextState_PCOffset = BranchOffset/*cast*/;
end
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L258F17L261T27_Case == 1 ) begin
if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L259F25T42_Expr == 1 ) begin
NextState_PCOffset = BranchOffset/*cast*/;
end
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L262F17L265T27_Case == 1 ) begin
if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L263F25T42_Expr == 1 ) begin
NextState_PCOffset = BranchOffset/*cast*/;
end
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L266F17L269T27_Case == 1 ) begin
if ( CMP_LTS == 1 ) begin
NextState_PCOffset = BranchOffset/*cast*/;
end
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L270F17L273T27_Case == 1 ) begin
if ( CMP_LTU == 1 ) begin
NextState_PCOffset = BranchOffset/*cast*/;
end
end
else begin
NextState_State = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_Halt_RISCVModule_L144F9L146T10_RISCVModule_L145F31T44_Expr/*cast*/;
end
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L297F17L300T27_Case == 1 ) begin
NextState_WBDataReady = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L298F45T49_Expr;
NextState_WBData = ID_UTypeImm/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L301F17L304T27_Case == 1 ) begin
NextState_WBDataReady = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L302F45T49_Expr;
NextState_WBData = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L303F40T59_Expr[32:1]/*truncate*/;
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L305F17L309T27_Case == 1 ) begin
NextState_WBDataReady = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L306F45T49_Expr;
NextState_WBData = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L307F40T65_Expr[32:1]/*truncate*/;
NextState_PCOffset = ID_JTypeImm/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L310F17L314T27_Case == 1 ) begin
NextState_WBDataReady = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L311F45T49_Expr;
NextState_WBData = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L312F40T65_Expr[32:1]/*truncate*/;
NextState_PCOffset = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L315F17L317T27_Case == 1 ) begin
NextState_State = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L316F39T51_Expr/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L318F17L320T27_Case == 1 ) begin
NextState_State = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L319F39T51_Expr/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L321F17L323T27_Case == 1 ) begin
NextState_State = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L322F39T49_Expr/*cast*/;
end
else begin
NextState_State = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_Halt_RISCVModule_L144F9L146T10_RISCVModule_L145F31T44_Expr/*cast*/;
end
end
else if ( RISCVModule_L403F9L428T10_RISCVModule_L418F17L420T27_Case == 1 ) begin
if ( Inputs_MemReady == 1 ) begin
NextState_State = RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L341F35T46_Expr/*cast*/;
if ( IsLoadOp == 1 ) begin
NextState_WBDataReady = RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L344F45T49_Expr;
if ( RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L348F25L350T35_Case == 1 ) begin
NextState_WBData = LWData/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L351F25L353T35_Case == 1 ) begin
NextState_WBData = LHData/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L354F25L356T35_Case == 1 ) begin
NextState_WBData = LHUData/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L357F25L359T35_Case == 1 ) begin
NextState_WBData = LBData/*cast*/;
end
else if ( RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L360F25L362T35_Case == 1 ) begin
NextState_WBData = LBUData/*cast*/;
end
end
end
end
else if ( RISCVModule_L403F9L428T10_RISCVModule_L421F17L423T27_Case == 1 ) begin
if ( PC_PCMisaligned == 1 ) begin
NextState_State = RISCVModule_L403F9L428T10_WriteBackStage_RISCVModule_L369F9L378T10_RISCVModule_L371F13L373T14_Halt_RISCVModule_L144F9L146T10_RISCVModule_L145F31T44_Expr/*cast*/;
end
else begin
NextState_State = { {2{1'b0}}, RISCVModule_L403F9L428T10_WriteBackStage_RISCVModule_L369F9L378T10_RISCVModule_L375F13L377T14_RISCVModule_L376F35T46_Expr }/*expand*/;
end
end
else if ( RISCVModule_L403F9L428T10_RISCVModule_L424F17L426T27_Case == 1 ) begin
NextState_State = RISCVModule_L403F9L428T10_EStage_RISCVModule_L398F9L400T10_RISCVModule_L399F31T42_Expr/*cast*/;
end

end
assign RISCVModule_L69F33T94_LookupMultiplexerAddress = RISCVModule_L69F33T62_Expr;
assign RISCVModule_L73F31T83_LookupMultiplexerAddress = RISCVModule_L73F31T58_Expr;
assign RISCVModule_L75F33T88_LookupMultiplexerAddress = RISCVModule_L75F33T60_Expr;
assign RISCVModule_L80F31T83_LookupMultiplexerAddress = RISCVModule_L80F31T58_Expr;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L157F40T57_LookupMultiplexerAddress = CMP_LTS;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L160F40T57_LookupMultiplexerAddress = CMP_LTU;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L206F40T57_LookupMultiplexerAddress = CMP_LTS;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L209F40T57_LookupMultiplexerAddress = CMP_LTU;
assign RISCVModule_L57F19L59T53_LookupMultiplexerAddress = IsStoreOp;
assign RISCVModule_L55F15L59T53_LookupMultiplexerAddress = IsLoadOp;
assign RISCVModule_L53F35L59T53_LookupMultiplexerAddress = RISCVModule_L53F35T61_Expr;
assign RISCVModule_L47F35T61_ExprLhs = { {1{1'b0}}, OpCode }/*expand*/;
assign RISCVModule_L47F35T61_ExprRhs = { {6{1'b0}}, RISCVModule_L47F45T61_Expr }/*expand*/;
assign RISCVModule_L49F36T63_ExprLhs = { {1{1'b0}}, OpCode }/*expand*/;
assign RISCVModule_L49F36T63_ExprRhs = { {2{1'b0}}, RISCVModule_L49F46T63_Expr }/*expand*/;
assign RISCVModule_L68F22T51_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L68F22T51_ExprRhs = { {3{1'b0}}, RISCVModule_L68F37T51_Expr }/*expand*/;
assign RISCVModule_L68F55T81_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L68F55T81_ExprRhs = { {1{1'b0}}, RISCVModule_L68F70T81_Expr }/*expand*/;
assign RISCVModule_L69F33T62_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L69F33T62_ExprRhs = { {3{1'b0}}, RISCVModule_L69F48T62_Expr }/*expand*/;
assign RISCVModule_L70F29T58_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L70F29T58_ExprRhs = { {3{1'b0}}, RISCVModule_L70F44T58_Expr }/*expand*/;
assign RISCVModule_L73F31T58_ExprLhs = { {1{1'b0}}, OpCode }/*expand*/;
assign RISCVModule_L73F31T58_ExprRhs = { {3{1'b0}}, RISCVModule_L73F41T58_Expr }/*expand*/;
assign RISCVModule_L75F33T60_ExprLhs = { {1{1'b0}}, OpCode }/*expand*/;
assign RISCVModule_L75F33T60_ExprRhs = { {3{1'b0}}, RISCVModule_L75F43T60_Expr }/*expand*/;
assign RISCVModule_L76F26T52_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L76F26T52_ExprRhs = { {2{1'b0}}, RISCVModule_L76F41T52_Expr }/*expand*/;
assign RISCVModule_L77F24T50_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L77F24T50_ExprRhs = { {1{1'b0}}, RISCVModule_L77F39T50_Expr }/*expand*/;
assign RISCVModule_L80F31T58_ExprLhs = { {1{1'b0}}, OpCode }/*expand*/;
assign RISCVModule_L80F31T58_ExprRhs = { {3{1'b0}}, RISCVModule_L80F41T58_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_RISCVModule_L406F17L408T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L403F9L428T10_RISCVModule_L406F17L408T27_CaseRhs = { {3{1'b0}}, RISCVModule_L403F9L428T10_RISCVModule_L406F22T36_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_RISCVModule_L409F17L411T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L403F9L428T10_RISCVModule_L409F17L411T27_CaseRhs = { {3{1'b0}}, RISCVModule_L403F9L428T10_RISCVModule_L409F22T33_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_RISCVModule_L412F17L414T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L403F9L428T10_RISCVModule_L412F17L414T27_CaseRhs = { {2{1'b0}}, RISCVModule_L403F9L428T10_RISCVModule_L412F22T33_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_RISCVModule_L415F17L417T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L403F9L428T10_RISCVModule_L415F17L417T27_CaseRhs = { {2{1'b0}}, RISCVModule_L403F9L428T10_RISCVModule_L415F22T33_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L288F17L290T27_CaseLhs = { {1{1'b0}}, OpCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L288F17L290T27_CaseRhs = { {3{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L288F22T39_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L153F17L155T27_CaseLhs = { {1{1'b0}}, OPIMMCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L153F17L155T27_CaseRhs = { {3{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L153F22T37_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L156F17L158T27_CaseLhs = { {1{1'b0}}, OPIMMCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L156F17L158T27_CaseRhs = { {2{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L156F22T37_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L159F17L161T27_CaseLhs = { {1{1'b0}}, OPIMMCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L159F17L161T27_CaseRhs = { {2{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L159F22T38_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L162F17L164T27_CaseLhs = { {1{1'b0}}, OPIMMCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L162F17L164T27_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L162F22T37_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L165F17L167T27_CaseLhs = { {1{1'b0}}, OPIMMCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L165F17L167T27_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L165F22T36_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L168F17L170T27_CaseLhs = { {1{1'b0}}, OPIMMCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L168F17L170T27_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L168F22T37_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L171F17L173T27_CaseLhs = { {1{1'b0}}, OPIMMCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L171F17L173T27_CaseRhs = { {3{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L171F22T37_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L174F17L183T27_CaseLhs = { {1{1'b0}}, OPIMMCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L174F17L183T27_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L174F22T42_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L291F17L293T27_CaseLhs = { {1{1'b0}}, OpCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L291F17L293T27_CaseRhs = { {2{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L291F22T36_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L195F17L204T27_CaseLhs = { {1{1'b0}}, OPCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L195F17L204T27_CaseRhs = { {3{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L195F22T37_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L205F17L207T27_CaseLhs = { {1{1'b0}}, OPCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L205F17L207T27_CaseRhs = { {2{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L205F22T33_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L208F17L210T27_CaseLhs = { {1{1'b0}}, OPCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L208F17L210T27_CaseRhs = { {2{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L208F22T34_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L211F17L213T27_CaseLhs = { {1{1'b0}}, OPCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L211F17L213T27_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L211F22T33_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L214F17L216T27_CaseLhs = { {1{1'b0}}, OPCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L214F17L216T27_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L214F22T32_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L217F17L219T27_CaseLhs = { {1{1'b0}}, OPCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L217F17L219T27_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L217F22T33_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L220F17L222T27_CaseLhs = { {1{1'b0}}, OPCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L220F17L222T27_CaseRhs = { {3{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L220F22T33_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L223F17L232T27_CaseLhs = { {1{1'b0}}, OPCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L223F17L232T27_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L223F22T37_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L294F17L296T27_CaseLhs = { {1{1'b0}}, OpCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L294F17L296T27_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L294F22T35_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L250F17L253T27_CaseLhs = { {1{1'b0}}, BranchTypeCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L250F17L253T27_CaseRhs = { {3{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L250F22T40_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L254F17L257T27_CaseLhs = { {1{1'b0}}, BranchTypeCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L254F17L257T27_CaseRhs = { {3{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L254F22T40_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L258F17L261T27_CaseLhs = { {1{1'b0}}, BranchTypeCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L258F17L261T27_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L258F22T40_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L262F17L265T27_CaseLhs = { {1{1'b0}}, BranchTypeCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L262F17L265T27_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L262F22T41_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L266F17L269T27_CaseLhs = { {1{1'b0}}, BranchTypeCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L266F17L269T27_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L266F22T40_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L270F17L273T27_CaseLhs = { {1{1'b0}}, BranchTypeCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L270F17L273T27_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L270F22T41_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L297F17L300T27_CaseLhs = { {1{1'b0}}, OpCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L297F17L300T27_CaseRhs = { {2{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L297F22T37_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L301F17L304T27_CaseLhs = { {1{1'b0}}, OpCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L301F17L304T27_CaseRhs = { {3{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L301F22T39_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L305F17L309T27_CaseLhs = { {1{1'b0}}, OpCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L305F17L309T27_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L305F22T37_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L310F17L314T27_CaseLhs = { {1{1'b0}}, OpCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L310F17L314T27_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L310F22T38_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L315F17L317T27_CaseLhs = { {1{1'b0}}, OpCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L315F17L317T27_CaseRhs = { {6{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L315F22T38_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L318F17L320T27_CaseLhs = { {1{1'b0}}, OpCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L318F17L320T27_CaseRhs = { {2{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L318F22T39_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L321F17L323T27_CaseLhs = { {1{1'b0}}, OpCode }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L321F17L323T27_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L321F22T35_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_RISCVModule_L418F17L420T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L403F9L428T10_RISCVModule_L418F17L420T27_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_RISCVModule_L418F22T34_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L348F25L350T35_CaseLhs = { {1{1'b0}}, LoadTypeCode }/*expand*/;
assign RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L348F25L350T35_CaseRhs = { {2{1'b0}}, RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L348F30T46_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L351F25L353T35_CaseLhs = { {1{1'b0}}, LoadTypeCode }/*expand*/;
assign RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L351F25L353T35_CaseRhs = { {3{1'b0}}, RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L351F30T46_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L354F25L356T35_CaseLhs = { {1{1'b0}}, LoadTypeCode }/*expand*/;
assign RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L354F25L356T35_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L354F30T47_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L357F25L359T35_CaseLhs = { {1{1'b0}}, LoadTypeCode }/*expand*/;
assign RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L357F25L359T35_CaseRhs = { {3{1'b0}}, RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L357F30T46_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L360F25L362T35_CaseLhs = { {1{1'b0}}, LoadTypeCode }/*expand*/;
assign RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L360F25L362T35_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_MemStage_RISCVModule_L338F9L366T10_RISCVModule_L340F13L365T14_RISCVModule_L343F17L364T18_RISCVModule_L360F30T47_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_RISCVModule_L421F17L423T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L403F9L428T10_RISCVModule_L421F17L423T27_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_RISCVModule_L421F22T33_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_RISCVModule_L424F17L426T27_CaseLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L403F9L428T10_RISCVModule_L424F17L426T27_CaseRhs = { {1{1'b0}}, RISCVModule_L403F9L428T10_RISCVModule_L424F22T32_Expr }/*expand*/;
assign RISCVModule_L52F32T58_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L52F32T58_ExprRhs = { {3{1'b0}}, RISCVModule_L52F47T58_Expr }/*expand*/;
assign RISCVModule_L52F63T90_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L52F63T90_ExprRhs = { {1{1'b0}}, RISCVModule_L52F78T90_Expr }/*expand*/;
assign RISCVModule_L53F35T61_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L53F35T61_ExprRhs = { {3{1'b0}}, RISCVModule_L53F50T61_Expr }/*expand*/;
assign RISCVModule_L61F33T60_ExprLhs = { {1{1'b0}}, State_State }/*expand*/;
assign RISCVModule_L61F33T60_ExprRhs = { {1{1'b0}}, RISCVModule_L61F48T60_Expr }/*expand*/;
assign RISCVModule_L68F22T81_Expr_1 = RISCVModule_L68F22T51_Expr;
assign RISCVModule_L68F22T81_Expr_2 = RISCVModule_L68F55T81_Expr;
assign RISCVModule_L77F24T71_Expr_1 = RISCVModule_L77F24T50_Expr;
assign RISCVModule_L77F24T71_Expr_2 = State_WBDataReady;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L259F25T42_Expr_1 = CMP_GTS;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L259F25T42_Expr_2 = CMP_EQ;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L263F25T42_Expr_1 = CMP_GTU;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnBranch_RISCVModule_L241F9L278T10_RISCVModule_L263F25T42_Expr_2 = CMP_EQ;
assign RISCVModule_L52F32T103_Expr_1 = RISCVModule_L52F32T58_Expr;
assign RISCVModule_L52F32T103_Expr_2 = RISCVModule_L52F63T102_Expr;
assign RISCVModule_L52F63T102_Expr_1 = RISCVModule_L52F63T90_Expr;
assign RISCVModule_L52F63T102_Expr_2 = IsLoadOp;
assign RISCVModule_L61F33T73_Expr_1 = RISCVModule_L61F33T60_Expr;
assign RISCVModule_L61F33T73_Expr_2 = IsStoreOp;
assign RISCVModule_L48F44T66_Expr_1 = { {2{1'b0}}, Regs_RS1 }/*expand*/;
assign RISCVModule_L48F44T66_Expr_2 = { {2{ID_ITypeImm[32]}}, ID_ITypeImm }/*expand*/;
assign RISCVModule_L50F46T68_Expr_1 = { {2{1'b0}}, Regs_RS1 }/*expand*/;
assign RISCVModule_L50F46T68_Expr_2 = { {2{ID_STypeImm[32]}}, ID_STypeImm }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L303F40T59_Expr_1 = { {2{1'b0}}, PC_PC }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L303F40T59_Expr_2 = { {2{ID_UTypeImm[32]}}, ID_UTypeImm }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L307F40T65_Expr_1 = { {2{1'b0}}, PC_PC }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L307F40T65_Expr_2 = { {2{1'b0}}, InstructionOffset }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L312F40T65_Expr_1 = { {2{1'b0}}, PC_PC }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L312F40T65_Expr_2 = { {2{1'b0}}, InstructionOffset }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F74T96_Expr_1 = { {2{1'b0}}, Regs_RS1 }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F74T96_Expr_2 = { {2{ID_ITypeImm[32]}}, ID_ITypeImm }/*expand*/;
assign Inputs_BaseAddress = BaseAddress/*cast*/;
assign Inputs_MemReadData = MemReadData/*cast*/;
assign Inputs_MemReady = MemReady;
assign IsLoadOp = RISCVModule_L47F35T61_Expr;
assign LoadAdress = RISCVModule_L48F44T66_Expr/*cast*/;
assign IsStoreOp = RISCVModule_L49F36T63_Expr;
assign StoreAddress = RISCVModule_L50F46T68_Expr/*cast*/;
assign ResetAddress = Inputs_BaseAddress/*cast*/;
assign RISCVModule_L66F42T60_Source = RISCVModule_L66F58T59_Expr/*cast*/;
assign RISCVModule_L66F42T71_SignChange = RISCVModule_L66F42T60_Source/*cast*/;
assign InstructionOffset = { {29{1'b0}}, RISCVModule_L66F42T71_SignChange }/*expand*/;
assign PCWE = RISCVModule_L68F22T81_Expr;
assign PCOffset = RISCVModule_L69F33T94_Lookup/*cast*/;
assign PCOverwrite = RISCVModule_L70F29T58_Expr;
assign ALUOp1 = Regs_RS1/*cast*/;
assign ALUOp2 = RISCVModule_L73F31T83_Lookup/*cast*/;
assign RISCVModule_L75F74T88_Index = Regs_RS2[5:1]/*cast*/;
assign ALUSHAMT = RISCVModule_L75F33T88_Lookup/*cast*/;
assign RegsRead = RISCVModule_L76F26T52_Expr;
assign RegsWE = RISCVModule_L77F24T71_Expr;
assign CMPLhs = Regs_RS1/*cast*/;
assign CMPRhs = RISCVModule_L80F31T83_Lookup/*cast*/;
assign RISCVModule_L82F44T59_Cast = { {1{1'b0}}, ID_OpCode }/*expand*/;
assign RISCVModule_L82F31T59_Cast = RISCVModule_L82F44T59_Cast[7:1]/*truncate*/;
assign OpCode = RISCVModule_L82F31T59_Cast/*cast*/;
assign RISCVModule_L83F45T60_Cast = { {5{1'b0}}, ID_Funct3 }/*expand*/;
assign RISCVModule_L83F33T60_Cast = RISCVModule_L83F45T60_Cast[3:1]/*truncate*/;
assign OPIMMCode = RISCVModule_L83F33T60_Cast/*cast*/;
assign RISCVModule_L84F36T51_Cast = { {5{1'b0}}, ID_Funct3 }/*expand*/;
assign RISCVModule_L84F27T51_Cast = RISCVModule_L84F36T51_Cast[3:1]/*truncate*/;
assign OPCode = RISCVModule_L84F27T51_Cast/*cast*/;
assign RISCVModule_L85F60T75_Cast = { {5{1'b0}}, ID_Funct3 }/*expand*/;
assign RISCVModule_L85F43T75_Cast = RISCVModule_L85F60T75_Cast[3:1]/*truncate*/;
assign BranchTypeCode = RISCVModule_L85F43T75_Cast/*cast*/;
assign RISCVModule_L86F54T69_Cast = { {5{1'b0}}, ID_Funct3 }/*expand*/;
assign RISCVModule_L86F39T69_Cast = RISCVModule_L86F54T69_Cast[3:1]/*truncate*/;
assign LoadTypeCode = RISCVModule_L86F39T69_Cast/*cast*/;
assign BranchOffset = ID_BTypeImm/*cast*/;
assign LWData = Inputs_MemReadData/*cast*/;
assign RISCVModule_L331F31T56_Index = Inputs_MemReadData[16:1]/*cast*/;
assign RISCVModule_L331F31T65_SignChange = RISCVModule_L331F31T56_Index/*cast*/;
assign RISCVModule_L331F31T77_Resize = { {16{RISCVModule_L331F31T65_SignChange[16]}}, RISCVModule_L331F31T65_SignChange }/*expand*/;
assign LHData = RISCVModule_L331F31T77_Resize/*cast*/;
assign RISCVModule_L332F32T57_Index = Inputs_MemReadData[16:1]/*cast*/;
assign RISCVModule_L332F32T68_SignChange = RISCVModule_L332F32T57_Index/*cast*/;
assign RISCVModule_L332F32T80_Resize = { {16{1'b0}}, RISCVModule_L332F32T68_SignChange }/*expand*/;
assign LHUData = RISCVModule_L332F32T80_Resize/*cast*/;
assign RISCVModule_L333F31T55_Index = Inputs_MemReadData[8:1]/*cast*/;
assign RISCVModule_L333F31T64_SignChange = RISCVModule_L333F31T55_Index/*cast*/;
assign RISCVModule_L333F31T76_Resize = { {24{RISCVModule_L333F31T64_SignChange[8]}}, RISCVModule_L333F31T64_SignChange }/*expand*/;
assign LBData = RISCVModule_L333F31T76_Resize/*cast*/;
assign RISCVModule_L334F32T56_Index = Inputs_MemReadData[8:1]/*cast*/;
assign RISCVModule_L334F32T67_SignChange = RISCVModule_L334F32T56_Index/*cast*/;
assign RISCVModule_L334F32T79_Resize = { {24{1'b0}}, RISCVModule_L334F32T67_SignChange }/*expand*/;
assign LBUData = RISCVModule_L334F32T79_Resize/*cast*/;
assign ID_Instruction = State_Instruction/*cast*/;
assign PC_WE = PCWE;
assign PC_Offset = PCOffset/*cast*/;
assign PC_Overwrite = PCOverwrite;
assign Regs_RS1Addr = ID_RS1/*cast*/;
assign Regs_RS2Addr = ID_RS2/*cast*/;
assign Regs_RD = ID_RD/*cast*/;
assign Regs_Read = RegsRead;
assign Regs_WriteData = State_WBData/*cast*/;
assign Regs_WE = RegsWE;
assign ALU_Op1 = ALUOp1/*cast*/;
assign ALU_Op2 = ALUOp2/*cast*/;
assign ALU_SHAMT = ALUSHAMT/*cast*/;
assign CMP_Lhs = CMPLhs/*cast*/;
assign CMP_Rhs = CMPRhs/*cast*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T97_Source = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F74T96_Expr[33:1]/*truncate*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T97_Source[32:2]/*cast*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[1] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[1];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[2] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[2];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[3] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[3];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[4] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[4];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[5] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[5];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[6] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[6];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[7] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[7];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[8] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[8];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[9] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[9];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[10] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[10];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[11] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[11];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[12] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[12];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[13] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[13];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[14] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[14];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[15] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[15];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[16] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[16];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[17] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[17];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[18] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[18];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[19] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[19];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[20] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[20];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[21] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[21];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[22] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[22];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[23] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[23];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[24] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[24];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[25] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[25];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[26] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[26];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[27] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[27];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[28] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[28];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[29] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[29];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[30] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[30];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[31] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F58T104_Index[31];
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F42T112_Source[32] = RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_RISCVModule_L313F106T111_Expr;
assign MemRead = RISCVModule_L52F32T103_Expr;
assign RISCVModule_L59F23T53_Source = RISCVModule_L59F39T52_Expr;
assign MemAddress = RISCVModule_L53F35L59T53_Lookup/*cast*/;
assign MemWrite = RISCVModule_L61F33T73_Expr;
assign MemWriteData = Regs_RS2/*cast*/;
assign MemWriteMode = ID_Funct3/*cast*/;
assign IDInstructionID_InstructionHardLink = ID_Instruction/*cast*/;
assign ID_OpCode = IDOpCodeID_OpCodeHardLink/*cast*/;
assign ID_RD = IDRDID_RDHardLink/*cast*/;
assign ID_RS1 = IDRS1ID_RS1HardLink/*cast*/;
assign ID_RS2 = IDRS2ID_RS2HardLink/*cast*/;
assign ID_Funct3 = IDFunct3ID_Funct3HardLink/*cast*/;
assign ID_Funct7 = IDFunct7ID_Funct7HardLink/*cast*/;
assign ID_RTypeImm = IDRTypeImmID_RTypeImmHardLink/*cast*/;
assign ID_ITypeImm = IDITypeImmID_ITypeImmHardLink/*cast*/;
assign ID_STypeImm = IDSTypeImmID_STypeImmHardLink/*cast*/;
assign ID_BTypeImm = IDBTypeImmID_BTypeImmHardLink/*cast*/;
assign ID_UTypeImm = IDUTypeImmID_UTypeImmHardLink/*cast*/;
assign ID_JTypeImm = IDJTypeImmID_JTypeImmHardLink/*cast*/;
assign ID_SHAMT = IDSHAMTID_SHAMTHardLink/*cast*/;
assign ID_SHARITH = IDSHARITHID_SHARITHHardLink;
assign ID_SUB = IDSUBID_SUBHardLink;
assign PCWEPC_WEHardLink = PC_WE;
assign PCOverwritePC_OverwriteHardLink = PC_Overwrite;
assign PCOffsetPC_OffsetHardLink = PC_Offset/*cast*/;
assign PC_PCMisaligned = PCPCMisalignedPC_PCMisalignedHardLink;
assign PC_PC = PCPCPC_PCHardLink/*cast*/;
assign RegsReadRegs_ReadHardLink = Regs_Read;
assign RegsRS1AddrRegs_RS1AddrHardLink = Regs_RS1Addr/*cast*/;
assign RegsRS2AddrRegs_RS2AddrHardLink = Regs_RS2Addr/*cast*/;
assign RegsRDRegs_RDHardLink = Regs_RD/*cast*/;
assign RegsWERegs_WEHardLink = Regs_WE;
assign RegsWriteDataRegs_WriteDataHardLink = Regs_WriteData/*cast*/;
assign Regs_RS1 = RegsRS1Regs_RS1HardLink/*cast*/;
assign Regs_RS2 = RegsRS2Regs_RS2HardLink/*cast*/;
assign Regs_Ready = RegsReadyRegs_ReadyHardLink;
assign ALUOp1ALU_Op1HardLink = ALU_Op1/*cast*/;
assign ALUOp2ALU_Op2HardLink = ALU_Op2/*cast*/;
assign ALUSHAMTALU_SHAMTHardLink = ALU_SHAMT/*cast*/;
assign ALU_ADD = ALUADDALU_ADDHardLink/*cast*/;
assign ALU_SUB = ALUSUBALU_SUBHardLink/*cast*/;
assign ALU_resAND = ALUresANDALU_resANDHardLink/*cast*/;
assign ALU_resOR = ALUresORALU_resORHardLink/*cast*/;
assign ALU_resXOR = ALUresXORALU_resXORHardLink/*cast*/;
assign ALU_SHLL = ALUSHLLALU_SHLLHardLink/*cast*/;
assign ALU_SHRL = ALUSHRLALU_SHRLHardLink/*cast*/;
assign ALU_SHRA = ALUSHRAALU_SHRAHardLink/*cast*/;
assign CMPLhsCMP_LhsHardLink = CMP_Lhs/*cast*/;
assign CMPRhsCMP_RhsHardLink = CMP_Rhs/*cast*/;
assign CMP_EQ = CMPEQCMP_EQHardLink;
assign CMP_NE = CMPNECMP_NEHardLink;
assign CMP_GTU = CMPGTUCMP_GTUHardLink;
assign CMP_LTU = CMPLTUCMP_LTUHardLink;
assign CMP_GTS = CMPGTSCMP_GTSHardLink;
assign CMP_LTS = CMPLTSCMP_LTSHardLink;
assign RISCVModule_L69F33T94_Lookup1 = State_PCOffset/*cast*/;
assign RISCVModule_L69F33T94_Lookup2 = ResetAddress/*cast*/;
assign RISCVModule_L73F31T83_Lookup1 = Regs_RS2/*cast*/;
assign RISCVModule_L73F31T83_Lookup2 = ID_ITypeImm/*cast*/;
assign RISCVModule_L75F33T88_Lookup1 = RISCVModule_L75F74T88_Index/*cast*/;
assign RISCVModule_L75F33T88_Lookup2 = ID_SHAMT/*cast*/;
assign RISCVModule_L80F31T83_Lookup1 = Regs_RS2/*cast*/;
assign RISCVModule_L80F31T83_Lookup2 = ID_ITypeImm/*cast*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L157F40T57_Lookup1 = { {31{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L157F55T57_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L157F40T57_Lookup2 = { {31{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L157F50T52_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L160F40T57_Lookup1 = { {31{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L160F55T57_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L160F40T57_Lookup2 = { {31{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOPIMM_RISCVModule_L149F9L188T10_RISCVModule_L160F50T52_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L206F40T57_Lookup1 = { {31{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L206F55T57_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L206F40T57_Lookup2 = { {31{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L206F50T52_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L209F40T57_Lookup1 = { {31{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L209F55T57_Expr }/*expand*/;
assign RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L209F40T57_Lookup2 = { {31{1'b0}}, RISCVModule_L403F9L428T10_ExecuteStage_RISCVModule_L281F9L328T10_OnOP_RISCVModule_L191F9L237T10_RISCVModule_L209F50T52_Expr }/*expand*/;
assign RISCVModule_L57F19L59T53_Lookup1 = { {31{1'b0}}, RISCVModule_L59F23T53_Source }/*expand*/;
assign RISCVModule_L57F19L59T53_Lookup2 = StoreAddress[32:1]/*truncate*/;
assign RISCVModule_L55F15L59T53_Lookup1 = RISCVModule_L57F19L59T53_Lookup/*cast*/;
assign RISCVModule_L55F15L59T53_Lookup2 = LoadAdress[32:1]/*truncate*/;
assign RISCVModule_L53F35L59T53_Lookup1 = RISCVModule_L55F15L59T53_Lookup/*cast*/;
assign RISCVModule_L53F35L59T53_Lookup2 = PC_PC/*cast*/;
// [BEGIN USER ARCHITECTURE]
// [END USER ARCHITECTURE]
endmodule
