<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v</a>
defines: 
time_elapsed: 1.240s
ram usage: 39260 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpfkadl0yz/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:1</a>: No timescale set for &#34;partsel_test001&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:7</a>: No timescale set for &#34;partsel_test002&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:64</a>: No timescale set for &#34;partsel_test003&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-68" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:68</a>: No timescale set for &#34;partsel_test004&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-80" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:80</a>: No timescale set for &#34;partsel_test005&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-91" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:91</a>: No timescale set for &#34;partsel_test006&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-103" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:103</a>: No timescale set for &#34;partsel_test007&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:1</a>: Compile module &#34;work@partsel_test001&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:7</a>: Compile module &#34;work@partsel_test002&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:64</a>: Compile module &#34;work@partsel_test003&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-68" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:68</a>: Compile module &#34;work@partsel_test004&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-80" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:80</a>: Compile module &#34;work@partsel_test005&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-91" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:91</a>: Compile module &#34;work@partsel_test006&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-103" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:103</a>: Compile module &#34;work@partsel_test007&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:1</a>: Implicit port type (wire) for &#34;slice_up&#34;,
there are 1 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:12</a>: Implicit port type (wire) for &#34;x1&#34;,
there are 35 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:64</a>: Implicit port type (wire) for &#34;dout&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:1</a>: Top level module &#34;work@partsel_test001&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-7" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:7</a>: Top level module &#34;work@partsel_test002&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-64" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:64</a>: Top level module &#34;work@partsel_test003&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-68" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:68</a>: Top level module &#34;work@partsel_test004&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-80" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:80</a>: Top level module &#34;work@partsel_test005&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-91" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:91</a>: Top level module &#34;work@partsel_test006&#34;.

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-103" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:103</a>: Top level module &#34;work@partsel_test007&#34;.

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 7.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 7.

[NTE:EL0511] Nb leaf instances: 2.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 7
[   NOTE] : 15
+ cat /tmpfs/tmp/tmpfkadl0yz/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_partsel_test001
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpfkadl0yz/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpfkadl0yz/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_partsel_test007&#39;.
Generating RTLIL representation for module `\work_partsel_test006&#39;.
Generating RTLIL representation for module `\work_partsel_test002&#39;.
Warning: reg &#39;\x1&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:26</a>.0-26.0.
Warning: reg &#39;\x2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:26</a>.0-26.0.
Warning: reg &#39;\x3&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-26" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:26</a>.0-26.0.
Warning: reg &#39;\x4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:27</a>.0-27.0.
Warning: reg &#39;\x5&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:27</a>.0-27.0.
Warning: reg &#39;\x6&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:27</a>.0-27.0.
Warning: reg &#39;\y1&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:28</a>.0-28.0.
Warning: reg &#39;\y2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:28</a>.0-28.0.
Warning: reg &#39;\y3&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-28" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:28</a>.0-28.0.
Warning: reg &#39;\y4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:29</a>.0-29.0.
Warning: reg &#39;\y5&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:29</a>.0-29.0.
Warning: reg &#39;\y6&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-29" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:29</a>.0-29.0.
Warning: reg &#39;\z1&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:30</a>.0-30.0.
Warning: reg &#39;\z2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:30</a>.0-30.0.
Warning: reg &#39;\z3&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-30" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:30</a>.0-30.0.
Warning: reg &#39;\z4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:31</a>.0-31.0.
Warning: reg &#39;\z5&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:31</a>.0-31.0.
Warning: reg &#39;\z6&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-31" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:31</a>.0-31.0.
Warning: reg &#39;\w1&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:32</a>.0-32.0.
Warning: reg &#39;\w2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:32</a>.0-32.0.
Warning: reg &#39;\w3&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-32" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:32</a>.0-32.0.
Warning: reg &#39;\w4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:33</a>.0-33.0.
Warning: reg &#39;\w5&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:33</a>.0-33.0.
Warning: reg &#39;\w6&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-33" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:33</a>.0-33.0.
Warning: reg &#39;\p1&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:34</a>.0-34.0.
Warning: reg &#39;\p2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:34</a>.0-34.0.
Warning: reg &#39;\p3&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:34</a>.0-34.0.
Warning: reg &#39;\p4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:34</a>.0-34.0.
Warning: reg &#39;\p5&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:34</a>.0-34.0.
Warning: reg &#39;\p6&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-34" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:34</a>.0-34.0.
Warning: reg &#39;\q1&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:35</a>.0-35.0.
Warning: reg &#39;\q2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:35</a>.0-35.0.
Warning: reg &#39;\q3&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:35</a>.0-35.0.
Warning: reg &#39;\q4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:35</a>.0-35.0.
Warning: reg &#39;\q5&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:35</a>.0-35.0.
Warning: reg &#39;\q6&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-35" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:35</a>.0-35.0.
<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-51" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:51</a>: Warning: Range [9:6] select out of bounds on signal `\r1&#39;: Setting 2 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:52</a>: Warning: Range [10:7] select out of bounds on signal `\r2&#39;: Setting 3 LSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-51" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:51</a>: Warning: Range [9:6] select out of bounds on signal `\r1&#39;: Setting 2 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:52</a>: Warning: Range [10:7] select out of bounds on signal `\r2&#39;: Setting 3 LSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-51" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:51</a>: Warning: Range [9:6] select out of bounds on signal `\r1&#39;: Setting 2 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:52</a>: Warning: Range [10:7] select out of bounds on signal `\r2&#39;: Setting 3 LSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-47" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:47</a>: Warning: Range [8:5] select out of bounds on signal `\r2&#39;: Setting 1 LSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-48" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:48</a>: Warning: Range [9:6] select out of bounds on signal `\r1&#39;: Setting 2 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-51" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:51</a>: Warning: Range [9:6] select out of bounds on signal `\r1&#39;: Setting 2 MSB bits to undef.
<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-52" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:52</a>: Warning: Range [10:7] select out of bounds on signal `\r2&#39;: Setting 3 LSB bits to undef.
Generating RTLIL representation for module `\work_partsel_test005&#39;.
Generating RTLIL representation for module `\work_partsel_test001&#39;.
Warning: reg &#39;\slice_up&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:3</a>.0-3.0.
Warning: reg &#39;\slice_down&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:4</a>.0-4.0.
Generating RTLIL representation for module `\work_partsel_test003&#39;.
Warning: reg &#39;\dout&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-65" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:65</a>.0-65.0.
Generating RTLIL representation for module `\work_partsel_test004&#39;.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_partsel_test001

2.2. Analyzing design hierarchy..
Top module:  \work_partsel_test001
Removing unused module `\work_partsel_test004&#39;.
Removing unused module `\work_partsel_test003&#39;.
Removing unused module `\work_partsel_test005&#39;.
Removing unused module `\work_partsel_test002&#39;.
Removing unused module `\work_partsel_test006&#39;.
Removing unused module `\work_partsel_test007&#39;.
Removed 6 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_partsel_test001..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_partsel_test001 ===

   Number of wires:                 11
   Number of wire bits:            161
   Number of public wires:           5
   Number of public wire bits:      49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            3
     $shiftx                         2
     $shl                            1

8. Executing CHECK pass (checking for obvious problems).
checking module work_partsel_test001..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_partsel_test001&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:1</a>.0-1.0&#34;
      },
      &#34;ports&#34;: {
        &#34;idx&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2, 3, 4 ]
        },
        &#34;data&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        &#34;slice_up&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 37, 38, 39, 40 ]
        },
        &#34;slice_down&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 41, 42, 43, 44 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:4</a>$117&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000110&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:4</a>.0-4.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 45, 46, 47, 48, 49, 50 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
          }
        },
        &#34;$add$slpp_all/surelog.uhdm:0$115&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000110&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 45, 46, 47, 48, 49, 50 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ]
          }
        },
        &#34;$add$slpp_all/surelog.uhdm:0$118&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$add&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146 ]
          }
        },
        &#34;$shiftx$slpp_all/surelog.uhdm:0$116&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$shiftx&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000101&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            &#34;B&#34;: [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ],
            &#34;Y&#34;: [ 37, 38, 39, 40, 147 ]
          }
        },
        &#34;$shiftx$slpp_all/surelog.uhdm:0$119&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$shiftx&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000101&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
            &#34;B&#34;: [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146 ],
            &#34;Y&#34;: [ 41, 42, 43, 44, 148 ]
          }
        },
        &#34;$shl$<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:2</a>$114&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$shl&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000100000&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000110&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:2</a>.0-2.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 45, 46, 47, 48, 49, 50 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$add$<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:4</a>$117_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:4</a>.0-4.0&#34;
          }
        },
        &#34;$add$slpp_all/surelog.uhdm:0$115_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$add$slpp_all/surelog.uhdm:0$118_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$shiftx$slpp_all/surelog.uhdm:0$116_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 37, 38, 39, 40, 147 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$shiftx$slpp_all/surelog.uhdm:0$119_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 41, 42, 43, 44, 148 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;$shl$<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:2</a>$114_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 45, 46, 47, 48, 49, 50 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:2</a>.0-2.0&#34;
          }
        },
        &#34;data&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:1</a>.0-1.0&#34;
          }
        },
        &#34;idx&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:1</a>.0-1.0&#34;
          }
        },
        &#34;offset&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 45, 46, 47, 48, 49, 50 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:2</a>.0-2.0&#34;
          }
        },
        &#34;slice_down&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 41, 42, 43, 44 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:1</a>.0-1.0&#34;
          }
        },
        &#34;slice_up&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 37, 38, 39, 40 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:1</a>.0-1.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_partsel_test001&#39;.

(* top =  1  *)
(* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:1</a>.0-1.0&#34; *)
module work_partsel_test001(idx, data, slice_up, slice_down);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:4</a>.0-4.0&#34; *)
  wire [31:0] _00_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire [31:0] _01_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire [31:0] _02_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire [4:0] _03_;
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire [4:0] _04_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:2</a>.0-2.0&#34; *)
  wire [5:0] _05_;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:1</a>.0-1.0&#34; *)
  input [31:0] data;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:1</a>.0-1.0&#34; *)
  input [2:0] idx;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:2</a>.0-2.0&#34; *)
  wire [5:0] offset;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:1</a>.0-1.0&#34; *)
  output [3:0] slice_down;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-1" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:1</a>.0-1.0&#34; *)
  output [3:0] slice_up;
  assign _00_ = 32&#39;(offset) + (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:4</a>.0-4.0&#34; *) 32&#39;d3;
  assign _01_ = 32&#39;(offset) + (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d4;
  assign _02_ = _00_ + (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *) 32&#39;d4;
  wire [31:0] _12_ = data;
  assign _03_ = _12_[$signed(_01_) +: 5];
  wire [31:0] _13_ = data;
  assign _04_ = _13_[$signed(_02_) +: 5];
  assign _05_ = 32&#39;(idx) &lt;&lt; (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/partsel.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/partsel.v:2</a>.0-2.0&#34; *) 32&#39;d2;
  assign offset = _05_;
  assign slice_up = _03_[3:0];
  assign slice_down = _04_[3:0];
endmodule

Warnings: 42 unique messages, 49 total
End of script. Logfile hash: 4cb2de36af, CPU: user 0.04s system 0.00s, MEM: 15.67 MB peak
Yosys 0.9+2406 (git sha1 2c223bb0, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1603058250750/work=/usr/local/src/conda/uhdm-integration-0.0_0151_gd4c942a -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 75% 2x read_uhdm (0 sec), 12% 2x check (0 sec), ...

</pre>
</body>