<stg><name>conv_2d_cl<array,array<ap_fixed,16u>,config6></name>


<trans_list>

<trans id="986" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="987" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="988" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="989" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="990" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="991" from="5" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="992" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1001" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1002" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1003" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1004" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1005" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1006" from="11" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="999" from="12" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:6  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:13  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:14  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:15  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:16  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:17  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:18  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:20  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:21  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:22  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:23  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:24  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:25  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:26  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:27  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:28  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:29  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:30  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:31  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:32  %data_window_0_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_0_V_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:33  %empty = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_0_V_V, i16* %data_window_0_V_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:34  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:35  %data_window_1_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_1_V_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:36  %empty_298 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_1_V_V, i16* %data_window_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:37  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:38  %data_window_2_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_2_V_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:39  %empty_299 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_2_V_V, i16* %data_window_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:40  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:41  %data_window_3_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_3_V_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:42  %empty_300 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_3_V_V, i16* %data_window_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:43  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:44  %data_window_4_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_4_V_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:45  %empty_301 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_4_V_V, i16* %data_window_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:46  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:47  %data_window_5_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_5_V_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:48  %empty_302 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_5_V_V, i16* %data_window_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:49  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:50  %data_window_6_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_6_V_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:51  %empty_303 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_6_V_V, i16* %data_window_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:52  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:53  %data_window_7_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_7_V_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:54  %empty_304 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_7_V_V, i16* %data_window_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:55  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:56  %data_window_8_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_8_V_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:57  %empty_305 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_8_V_V, i16* %data_window_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:58  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:59  %data_window_9_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_9_V_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:60  %empty_306 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_9_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_9_V_V, i16* %data_window_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:61  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:62  %data_window_10_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_10_V_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:63  %empty_307 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_10_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_10_V_V, i16* %data_window_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:64  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:65  %data_window_11_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_11_V_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:66  %empty_308 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_11_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_11_V_V, i16* %data_window_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:67  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:68  %data_window_12_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_12_V_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:69  %empty_309 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_12_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_12_V_V, i16* %data_window_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:70  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:71  %data_window_13_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_13_V_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:72  %empty_310 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_13_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_13_V_V, i16* %data_window_13_V_V)

]]></Node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:73  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:74  %data_window_14_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_14_V_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:75  %empty_311 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_14_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_14_V_V, i16* %data_window_14_V_V)

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:76  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:77  %data_window_15_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_15_V_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:78  %empty_312 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_15_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_15_V_V, i16* %data_window_15_V_V)

]]></Node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:79  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:80  %data_window_16_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_16_V_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:81  %empty_313 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_16_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_16_V_V, i16* %data_window_16_V_V)

]]></Node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:82  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:83  %data_window_17_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_17_V_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:84  %empty_314 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_17_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_17_V_V, i16* %data_window_17_V_V)

]]></Node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:85  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:86  %data_window_18_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_18_V_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:87  %empty_315 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_18_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_18_V_V, i16* %data_window_18_V_V)

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:88  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:89  %data_window_19_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_19_V_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:90  %empty_316 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_19_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_19_V_V, i16* %data_window_19_V_V)

]]></Node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:91  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:92  %data_window_20_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_20_V_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:93  %empty_317 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_20_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_20_V_V, i16* %data_window_20_V_V)

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:94  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:95  %data_window_21_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_21_V_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:96  %empty_318 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_21_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_21_V_V, i16* %data_window_21_V_V)

]]></Node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:97  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:98  %data_window_22_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_22_V_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:99  %empty_319 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_22_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_22_V_V, i16* %data_window_22_V_V)

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:100  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:101  %data_window_23_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_23_V_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:102  %empty_320 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_23_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_23_V_V, i16* %data_window_23_V_V)

]]></Node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:103  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:104  %data_window_24_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_24_V_V"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:105  %empty_321 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_24_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_24_V_V, i16* %data_window_24_V_V)

]]></Node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:106  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:107  %data_window_25_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_25_V_V"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:108  %empty_322 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_25_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_25_V_V, i16* %data_window_25_V_V)

]]></Node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:109  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_25_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:110  %data_window_26_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_26_V_V"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:111  %empty_323 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_26_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_26_V_V, i16* %data_window_26_V_V)

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:112  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_26_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:113  %data_window_27_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_27_V_V"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:114  %empty_324 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_27_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_27_V_V, i16* %data_window_27_V_V)

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:115  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_27_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:116  %data_window_28_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_28_V_V"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:117  %empty_325 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_28_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_28_V_V, i16* %data_window_28_V_V)

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:118  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_28_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:119  %data_window_29_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_29_V_V"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:120  %empty_326 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_29_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_29_V_V, i16* %data_window_29_V_V)

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:121  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_29_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:122  %data_window_30_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_30_V_V"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:123  %empty_327 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_30_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_30_V_V, i16* %data_window_30_V_V)

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:124  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_30_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:125  %data_window_31_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_31_V_V"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:126  %empty_328 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_31_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_31_V_V, i16* %data_window_31_V_V)

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:127  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_31_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:128  %data_window_32_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_32_V_V"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:129  %empty_329 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_32_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_32_V_V, i16* %data_window_32_V_V)

]]></Node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:130  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_32_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:131  %data_window_33_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_33_V_V"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:132  %empty_330 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_33_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_33_V_V, i16* %data_window_33_V_V)

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:133  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_33_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:134  %data_window_34_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_34_V_V"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:135  %empty_331 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_34_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_34_V_V, i16* %data_window_34_V_V)

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:136  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_34_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:137  %data_window_35_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_35_V_V"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:138  %empty_332 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_35_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_35_V_V, i16* %data_window_35_V_V)

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:139  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_35_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:140  %data_window_36_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_36_V_V"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:141  %empty_333 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_36_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_36_V_V, i16* %data_window_36_V_V)

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:142  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_36_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:143  %data_window_37_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_37_V_V"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:144  %empty_334 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_37_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_37_V_V, i16* %data_window_37_V_V)

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:145  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_37_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:146  %data_window_38_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_38_V_V"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:147  %empty_335 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_38_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_38_V_V, i16* %data_window_38_V_V)

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:148  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_38_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:149  %data_window_39_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_39_V_V"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:150  %empty_336 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_39_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_39_V_V, i16* %data_window_39_V_V)

]]></Node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:151  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_39_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:152  %data_window_40_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_40_V_V"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:153  %empty_337 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_40_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_40_V_V, i16* %data_window_40_V_V)

]]></Node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:154  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_40_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:155  %data_window_41_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_41_V_V"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:156  %empty_338 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_41_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_41_V_V, i16* %data_window_41_V_V)

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:157  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_41_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:158  %data_window_42_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_42_V_V"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:159  %empty_339 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_42_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_42_V_V, i16* %data_window_42_V_V)

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:160  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_42_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:161  %data_window_43_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_43_V_V"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:162  %empty_340 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_43_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_43_V_V, i16* %data_window_43_V_V)

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:163  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_43_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:164  %data_window_44_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_44_V_V"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:165  %empty_341 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_44_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_44_V_V, i16* %data_window_44_V_V)

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:166  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_44_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:167  %data_window_45_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_45_V_V"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:168  %empty_342 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_45_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_45_V_V, i16* %data_window_45_V_V)

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:169  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_45_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:170  %data_window_46_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_46_V_V"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:171  %empty_343 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_46_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_46_V_V, i16* %data_window_46_V_V)

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:172  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_46_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:173  %data_window_47_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_47_V_V"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:174  %empty_344 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_47_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_47_V_V, i16* %data_window_47_V_V)

]]></Node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:175  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_47_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:176  %data_window_48_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_48_V_V"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:177  %empty_345 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_48_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_48_V_V, i16* %data_window_48_V_V)

]]></Node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:178  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_48_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:179  %data_window_49_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_49_V_V"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:180  %empty_346 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_49_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_49_V_V, i16* %data_window_49_V_V)

]]></Node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:181  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_49_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:182  %data_window_50_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_50_V_V"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:183  %empty_347 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_50_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_50_V_V, i16* %data_window_50_V_V)

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:184  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_50_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:185  %data_window_51_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_51_V_V"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:186  %empty_348 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_51_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_51_V_V, i16* %data_window_51_V_V)

]]></Node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:187  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_51_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:188  %data_window_52_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_52_V_V"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:189  %empty_349 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_52_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_52_V_V, i16* %data_window_52_V_V)

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:190  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_52_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:191  %data_window_53_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_53_V_V"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:192  %empty_350 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_53_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_53_V_V, i16* %data_window_53_V_V)

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:193  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_53_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:194  %data_window_54_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_54_V_V"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:195  %empty_351 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_54_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_54_V_V, i16* %data_window_54_V_V)

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:196  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_54_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:197  %data_window_55_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_55_V_V"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:198  %empty_352 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_55_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_55_V_V, i16* %data_window_55_V_V)

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:199  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_55_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:200  %data_window_56_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_56_V_V"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:201  %empty_353 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_56_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_56_V_V, i16* %data_window_56_V_V)

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:202  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_56_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:203  %data_window_57_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_57_V_V"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:204  %empty_354 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_57_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_57_V_V, i16* %data_window_57_V_V)

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:205  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_57_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:206  %data_window_58_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_58_V_V"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:207  %empty_355 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_58_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_58_V_V, i16* %data_window_58_V_V)

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:208  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_58_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:209  %data_window_59_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_59_V_V"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:210  %empty_356 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_59_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_59_V_V, i16* %data_window_59_V_V)

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:211  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_59_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:212  %data_window_60_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_60_V_V"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:213  %empty_357 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_60_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_60_V_V, i16* %data_window_60_V_V)

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:214  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_60_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:215  %data_window_61_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_61_V_V"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:216  %empty_358 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_61_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_61_V_V, i16* %data_window_61_V_V)

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:217  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_61_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:218  %data_window_62_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_62_V_V"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:219  %empty_359 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_62_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_62_V_V, i16* %data_window_62_V_V)

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:220  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_62_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:221  %data_window_63_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_63_V_V"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:222  %empty_360 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_63_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_63_V_V, i16* %data_window_63_V_V)

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:223  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_63_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:224  %data_window_64_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_64_V_V"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:225  %empty_361 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_64_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_64_V_V, i16* %data_window_64_V_V)

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:226  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_64_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:227  %data_window_65_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_65_V_V"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:228  %empty_362 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_65_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_65_V_V, i16* %data_window_65_V_V)

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:229  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_65_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:230  %data_window_66_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_66_V_V"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:231  %empty_363 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_66_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_66_V_V, i16* %data_window_66_V_V)

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:232  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_66_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:233  %data_window_67_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_67_V_V"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:234  %empty_364 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_67_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_67_V_V, i16* %data_window_67_V_V)

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:235  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_67_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:236  %data_window_68_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_68_V_V"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:237  %empty_365 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_68_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_68_V_V, i16* %data_window_68_V_V)

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:238  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_68_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:239  %data_window_69_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_69_V_V"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:240  %empty_366 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_69_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_69_V_V, i16* %data_window_69_V_V)

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:241  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_69_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:242  %data_window_70_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_70_V_V"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:243  %empty_367 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_70_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_70_V_V, i16* %data_window_70_V_V)

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:244  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_70_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:245  %data_window_71_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_71_V_V"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:246  %empty_368 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_71_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_71_V_V, i16* %data_window_71_V_V)

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:247  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_71_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:248  %data_window_72_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_72_V_V"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:249  %empty_369 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_72_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_72_V_V, i16* %data_window_72_V_V)

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:250  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_72_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:251  %data_window_73_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_73_V_V"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:252  %empty_370 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_73_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_73_V_V, i16* %data_window_73_V_V)

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:253  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_73_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:254  %data_window_74_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_74_V_V"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:255  %empty_371 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_74_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_74_V_V, i16* %data_window_74_V_V)

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:256  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_74_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:257  %data_window_75_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_75_V_V"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:258  %empty_372 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_75_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_75_V_V, i16* %data_window_75_V_V)

]]></Node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:259  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_75_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:260  %data_window_76_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_76_V_V"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:261  %empty_373 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_76_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_76_V_V, i16* %data_window_76_V_V)

]]></Node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:262  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_76_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:263  %data_window_77_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_77_V_V"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:264  %empty_374 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_77_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_77_V_V, i16* %data_window_77_V_V)

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:265  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_77_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:266  %data_window_78_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_78_V_V"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:267  %empty_375 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_78_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_78_V_V, i16* %data_window_78_V_V)

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:268  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_78_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:269  %data_window_79_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_79_V_V"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:270  %empty_376 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_79_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_79_V_V, i16* %data_window_79_V_V)

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:271  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_79_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:272  %data_window_80_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_80_V_V"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:273  %empty_377 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_80_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_80_V_V, i16* %data_window_80_V_V)

]]></Node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:274  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_80_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:275  %data_window_81_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_81_V_V"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:276  %empty_378 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_81_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_81_V_V, i16* %data_window_81_V_V)

]]></Node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:277  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_81_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:278  %data_window_82_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_82_V_V"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:279  %empty_379 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_82_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_82_V_V, i16* %data_window_82_V_V)

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:280  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_82_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:281  %data_window_83_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_83_V_V"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:282  %empty_380 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_83_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_83_V_V, i16* %data_window_83_V_V)

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:283  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_83_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:284  %data_window_84_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_84_V_V"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:285  %empty_381 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_84_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_84_V_V, i16* %data_window_84_V_V)

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:286  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_84_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:287  %data_window_85_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_85_V_V"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:288  %empty_382 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_85_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_85_V_V, i16* %data_window_85_V_V)

]]></Node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:289  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_85_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:290  %data_window_86_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_86_V_V"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:291  %empty_383 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_86_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_86_V_V, i16* %data_window_86_V_V)

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:292  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_86_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:293  %data_window_87_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_87_V_V"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:294  %empty_384 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_87_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_87_V_V, i16* %data_window_87_V_V)

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:295  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_87_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:296  %data_window_88_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_88_V_V"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:297  %empty_385 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_88_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_88_V_V, i16* %data_window_88_V_V)

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:298  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_88_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:299  %data_window_89_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_89_V_V"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:300  %empty_386 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_89_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_89_V_V, i16* %data_window_89_V_V)

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:301  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_89_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:302  %data_window_90_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_90_V_V"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:303  %empty_387 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_90_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_90_V_V, i16* %data_window_90_V_V)

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:304  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_90_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:305  %data_window_91_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_91_V_V"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:306  %empty_388 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_91_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_91_V_V, i16* %data_window_91_V_V)

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:307  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_91_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:308  %data_window_92_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_92_V_V"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:309  %empty_389 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_92_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_92_V_V, i16* %data_window_92_V_V)

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:310  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_92_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:311  %data_window_93_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_93_V_V"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:312  %empty_390 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_93_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_93_V_V, i16* %data_window_93_V_V)

]]></Node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:313  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_93_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:314  %data_window_94_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_94_V_V"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:315  %empty_391 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_94_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_94_V_V, i16* %data_window_94_V_V)

]]></Node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:316  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_94_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:317  %data_window_95_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_95_V_V"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:318  %empty_392 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_95_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_95_V_V, i16* %data_window_95_V_V)

]]></Node>
<StgValue><ssdm name="empty_392"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:319  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_95_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:320  %data_window_96_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_96_V_V"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:321  %empty_393 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_96_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_96_V_V, i16* %data_window_96_V_V)

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:322  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_96_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:323  %data_window_97_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_97_V_V"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:324  %empty_394 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_97_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_97_V_V, i16* %data_window_97_V_V)

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:325  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_97_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:326  %data_window_98_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_98_V_V"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:327  %empty_395 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_98_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_98_V_V, i16* %data_window_98_V_V)

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:328  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_98_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:329  %data_window_99_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_99_V_V"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:330  %empty_396 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_99_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_99_V_V, i16* %data_window_99_V_V)

]]></Node>
<StgValue><ssdm name="empty_396"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:331  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_99_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:332  %data_window_100_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_100_V_V"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:333  %empty_397 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_100_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_100_V_V, i16* %data_window_100_V_V)

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:334  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_100_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:335  %data_window_101_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_101_V_V"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:336  %empty_398 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_101_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_101_V_V, i16* %data_window_101_V_V)

]]></Node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:337  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_101_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:338  %data_window_102_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_102_V_V"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:339  %empty_399 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_102_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_102_V_V, i16* %data_window_102_V_V)

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:340  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_102_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:341  %data_window_103_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_103_V_V"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:342  %empty_400 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_103_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_103_V_V, i16* %data_window_103_V_V)

]]></Node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:343  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_103_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:344  %data_window_104_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_104_V_V"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:345  %empty_401 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_104_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_104_V_V, i16* %data_window_104_V_V)

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:346  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_104_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:347  %data_window_105_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_105_V_V"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:348  %empty_402 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_105_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_105_V_V, i16* %data_window_105_V_V)

]]></Node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:349  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_105_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:350  %data_window_106_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_106_V_V"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:351  %empty_403 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_106_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_106_V_V, i16* %data_window_106_V_V)

]]></Node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:352  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_106_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:353  %data_window_107_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_107_V_V"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:354  %empty_404 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_107_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_107_V_V, i16* %data_window_107_V_V)

]]></Node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:355  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_107_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:356  %data_window_108_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_108_V_V"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:357  %empty_405 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_108_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_108_V_V, i16* %data_window_108_V_V)

]]></Node>
<StgValue><ssdm name="empty_405"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:358  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_108_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:359  %data_window_109_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_109_V_V"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:360  %empty_406 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_109_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_109_V_V, i16* %data_window_109_V_V)

]]></Node>
<StgValue><ssdm name="empty_406"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:361  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_109_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:362  %data_window_110_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_110_V_V"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:363  %empty_407 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_110_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_110_V_V, i16* %data_window_110_V_V)

]]></Node>
<StgValue><ssdm name="empty_407"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:364  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_110_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:365  %data_window_111_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_111_V_V"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:366  %empty_408 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_111_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_111_V_V, i16* %data_window_111_V_V)

]]></Node>
<StgValue><ssdm name="empty_408"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:367  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_111_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:368  %data_window_112_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_112_V_V"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:369  %empty_409 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_112_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_112_V_V, i16* %data_window_112_V_V)

]]></Node>
<StgValue><ssdm name="empty_409"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:370  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_112_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:371  %data_window_113_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_113_V_V"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:372  %empty_410 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_113_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_113_V_V, i16* %data_window_113_V_V)

]]></Node>
<StgValue><ssdm name="empty_410"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:373  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_113_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:374  %data_window_114_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_114_V_V"/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:375  %empty_411 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_114_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_114_V_V, i16* %data_window_114_V_V)

]]></Node>
<StgValue><ssdm name="empty_411"/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:376  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_114_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:377  %data_window_115_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_115_V_V"/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:378  %empty_412 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_115_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_115_V_V, i16* %data_window_115_V_V)

]]></Node>
<StgValue><ssdm name="empty_412"/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:379  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_115_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:380  %data_window_116_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_116_V_V"/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:381  %empty_413 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_116_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_116_V_V, i16* %data_window_116_V_V)

]]></Node>
<StgValue><ssdm name="empty_413"/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:382  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_116_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:383  %data_window_117_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_117_V_V"/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:384  %empty_414 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_117_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_117_V_V, i16* %data_window_117_V_V)

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:385  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_117_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:386  %data_window_118_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_118_V_V"/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:387  %empty_415 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_118_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_118_V_V, i16* %data_window_118_V_V)

]]></Node>
<StgValue><ssdm name="empty_415"/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:388  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_118_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:389  %data_window_119_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_119_V_V"/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:390  %empty_416 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_119_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_119_V_V, i16* %data_window_119_V_V)

]]></Node>
<StgValue><ssdm name="empty_416"/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:391  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_119_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:392  %data_window_120_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_120_V_V"/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:393  %empty_417 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_120_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_120_V_V, i16* %data_window_120_V_V)

]]></Node>
<StgValue><ssdm name="empty_417"/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:394  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_120_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:395  %data_window_121_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_121_V_V"/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:396  %empty_418 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_121_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_121_V_V, i16* %data_window_121_V_V)

]]></Node>
<StgValue><ssdm name="empty_418"/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:397  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_121_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:398  %data_window_122_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_122_V_V"/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:399  %empty_419 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_122_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_122_V_V, i16* %data_window_122_V_V)

]]></Node>
<StgValue><ssdm name="empty_419"/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:400  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_122_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:401  %data_window_123_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_123_V_V"/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:402  %empty_420 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_123_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_123_V_V, i16* %data_window_123_V_V)

]]></Node>
<StgValue><ssdm name="empty_420"/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:403  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_123_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:404  %data_window_124_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_124_V_V"/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:405  %empty_421 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_124_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_124_V_V, i16* %data_window_124_V_V)

]]></Node>
<StgValue><ssdm name="empty_421"/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:406  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_124_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:407  %data_window_125_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_125_V_V"/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:408  %empty_422 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_125_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_125_V_V, i16* %data_window_125_V_V)

]]></Node>
<StgValue><ssdm name="empty_422"/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:409  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_125_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:410  %data_window_126_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_126_V_V"/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:411  %empty_423 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_126_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_126_V_V, i16* %data_window_126_V_V)

]]></Node>
<StgValue><ssdm name="empty_423"/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:412  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_126_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:413  %data_window_127_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_127_V_V"/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:414  %empty_424 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_127_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_127_V_V, i16* %data_window_127_V_V)

]]></Node>
<StgValue><ssdm name="empty_424"/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:415  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_127_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:416  %data_window_128_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_128_V_V"/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:417  %empty_425 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_128_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_128_V_V, i16* %data_window_128_V_V)

]]></Node>
<StgValue><ssdm name="empty_425"/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:418  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_128_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:419  %data_window_129_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_129_V_V"/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:420  %empty_426 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_129_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_129_V_V, i16* %data_window_129_V_V)

]]></Node>
<StgValue><ssdm name="empty_426"/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:421  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_129_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:422  %data_window_130_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_130_V_V"/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:423  %empty_427 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_130_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_130_V_V, i16* %data_window_130_V_V)

]]></Node>
<StgValue><ssdm name="empty_427"/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:424  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_130_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:425  %data_window_131_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_131_V_V"/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:426  %empty_428 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_131_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_131_V_V, i16* %data_window_131_V_V)

]]></Node>
<StgValue><ssdm name="empty_428"/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:427  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_131_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:428  %data_window_132_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_132_V_V"/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:429  %empty_429 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_132_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_132_V_V, i16* %data_window_132_V_V)

]]></Node>
<StgValue><ssdm name="empty_429"/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:430  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_132_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:431  %data_window_133_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_133_V_V"/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:432  %empty_430 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_133_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_133_V_V, i16* %data_window_133_V_V)

]]></Node>
<StgValue><ssdm name="empty_430"/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:433  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_133_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:434  %data_window_134_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_134_V_V"/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:435  %empty_431 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_134_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_134_V_V, i16* %data_window_134_V_V)

]]></Node>
<StgValue><ssdm name="empty_431"/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:436  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_134_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:437  %data_window_135_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_135_V_V"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:438  %empty_432 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_135_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_135_V_V, i16* %data_window_135_V_V)

]]></Node>
<StgValue><ssdm name="empty_432"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:439  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_135_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:440  %data_window_136_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_136_V_V"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:441  %empty_433 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_136_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_136_V_V, i16* %data_window_136_V_V)

]]></Node>
<StgValue><ssdm name="empty_433"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:442  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_136_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:443  %data_window_137_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_137_V_V"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:444  %empty_434 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_137_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_137_V_V, i16* %data_window_137_V_V)

]]></Node>
<StgValue><ssdm name="empty_434"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:445  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_137_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:446  %data_window_138_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_138_V_V"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:447  %empty_435 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_138_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_138_V_V, i16* %data_window_138_V_V)

]]></Node>
<StgValue><ssdm name="empty_435"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:448  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_138_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:449  %data_window_139_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_139_V_V"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:450  %empty_436 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_139_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_139_V_V, i16* %data_window_139_V_V)

]]></Node>
<StgValue><ssdm name="empty_436"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:451  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_139_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:452  %data_window_140_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_140_V_V"/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:453  %empty_437 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_140_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_140_V_V, i16* %data_window_140_V_V)

]]></Node>
<StgValue><ssdm name="empty_437"/></StgValue>
</operation>

<operation id="467" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:454  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_140_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="468" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:455  %data_window_141_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_141_V_V"/></StgValue>
</operation>

<operation id="469" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:456  %empty_438 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_141_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_141_V_V, i16* %data_window_141_V_V)

]]></Node>
<StgValue><ssdm name="empty_438"/></StgValue>
</operation>

<operation id="470" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:457  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_141_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="471" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:458  %data_window_142_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_142_V_V"/></StgValue>
</operation>

<operation id="472" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:459  %empty_439 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_142_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_142_V_V, i16* %data_window_142_V_V)

]]></Node>
<StgValue><ssdm name="empty_439"/></StgValue>
</operation>

<operation id="473" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:460  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_142_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="474" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:461  %data_window_143_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_143_V_V"/></StgValue>
</operation>

<operation id="475" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:462  %empty_440 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @data_window_LF_143_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 33, i32 33, i16* %data_window_143_V_V, i16* %data_window_143_V_V)

]]></Node>
<StgValue><ssdm name="empty_440"/></StgValue>
</operation>

<operation id="476" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:463  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_143_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="477" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:464  br label %ReadInputWidth_begin

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReadInputWidth_begin:0  %i_ih43 = phi i4 [ 1, %.preheader.preheader ], [ %i_ih, %ReadInputWidth_end ]

]]></Node>
<StgValue><ssdm name="i_ih43"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
ReadInputWidth_begin:1  %icmp_ln5342 = phi i1 [ false, %.preheader.preheader ], [ %icmp_ln53, %ReadInputWidth_end ]

]]></Node>
<StgValue><ssdm name="icmp_ln5342"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReadInputWidth_begin:2  %wp_idx41 = phi i4 [ 0, %.preheader.preheader ], [ %i_iw, %ReadInputWidth_end ]

]]></Node>
<StgValue><ssdm name="wp_idx41"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ReadInputWidth_begin:3  %h_idx_assign40 = phi i4 [ 0, %.preheader.preheader ], [ %select_ln52_1, %ReadInputWidth_end ]

]]></Node>
<StgValue><ssdm name="h_idx_assign40"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:7  %select_ln52 = select i1 %icmp_ln5342, i4 0, i4 %wp_idx41

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:8  %select_ln52_1 = select i1 %icmp_ln5342, i4 %i_ih43, i4 %h_idx_assign40

]]></Node>
<StgValue><ssdm name="select_ln52_1"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReadInputWidth_begin:13  %tmp = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %select_ln52_1, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
ReadInputWidth_begin:14  %icmp_ln13 = icmp eq i3 %tmp, 0

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReadInputWidth_begin:15  %r = sub i4 -3, %select_ln52_1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReadInputWidth_begin:21  %tmp_168 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %select_ln52, i32 1, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
ReadInputWidth_begin:22  %icmp_ln13_1 = icmp eq i3 %tmp_168, 0

]]></Node>
<StgValue><ssdm name="icmp_ln13_1"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReadInputWidth_begin:23  %r_1 = sub i4 -3, %select_ln52

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="490" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="5" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:9  %zext_ln52 = zext i4 %select_ln52_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="5" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:10  %zext_ln53 = zext i4 %select_ln52 to i5

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReadInputWidth_begin:16  %icmp_ln24 = icmp ult i4 %r, 3

]]></Node>
<StgValue><ssdm name="icmp_ln24"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReadInputWidth_begin:17  %sub_ln25 = sub i4 5, %r

]]></Node>
<StgValue><ssdm name="sub_ln25"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:18  %select_ln24 = select i1 %icmp_ln24, i4 %sub_ln25, i4 2

]]></Node>
<StgValue><ssdm name="select_ln24"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="5" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:19  %sext_ln24 = sext i4 %select_ln24 to i5

]]></Node>
<StgValue><ssdm name="sext_ln24"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
ReadInputWidth_begin:20  %sh_idx = select i1 %icmp_ln13, i5 %zext_ln52, i5 %sext_ln24

]]></Node>
<StgValue><ssdm name="sh_idx"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReadInputWidth_begin:24  %icmp_ln24_1 = icmp ult i4 %r_1, 3

]]></Node>
<StgValue><ssdm name="icmp_ln24_1"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReadInputWidth_begin:25  %sub_ln25_1 = sub i4 5, %r_1

]]></Node>
<StgValue><ssdm name="sub_ln25_1"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:26  %select_ln24_1 = select i1 %icmp_ln24_1, i4 %sub_ln25_1, i4 2

]]></Node>
<StgValue><ssdm name="select_ln24_1"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="5" op_0_bw="4">
<![CDATA[
ReadInputWidth_begin:27  %sext_ln24_1 = sext i4 %select_ln24_1 to i5

]]></Node>
<StgValue><ssdm name="sext_ln24_1"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
ReadInputWidth_begin:28  %select_ln13 = select i1 %icmp_ln13_1, i5 %zext_ln53, i5 %sext_ln24_1

]]></Node>
<StgValue><ssdm name="select_ln13"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="502" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
ReadInputWidth_begin:29  %shl_ln23 = shl i5 %sh_idx, 2

]]></Node>
<StgValue><ssdm name="shl_ln23"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
ReadInputWidth_begin:30  %add_ln321_1 = add i5 %shl_ln23, %select_ln13

]]></Node>
<StgValue><ssdm name="add_ln321_1"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
ReadInputWidth_begin:31  %add_ln321 = add i5 %add_ln321_1, %sh_idx

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
ReadInputWidth_begin:4  %indvar_flatten39 = phi i8 [ 0, %.preheader.preheader ], [ %add_ln52, %ReadInputWidth_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten39"/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:5  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReadInputWidth_begin:6  %empty_444 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 169, i64 169, i64 169)

]]></Node>
<StgValue><ssdm name="empty_444"/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:11  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str38) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:12  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str38)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="9" op_0_bw="9" op_1_bw="9" op_2_bw="9" op_3_bw="9" op_4_bw="9" op_5_bw="9" op_6_bw="9" op_7_bw="9" op_8_bw="9" op_9_bw="9" op_10_bw="9" op_11_bw="9" op_12_bw="9" op_13_bw="9" op_14_bw="9" op_15_bw="9" op_16_bw="9" op_17_bw="9" op_18_bw="9" op_19_bw="9" op_20_bw="9" op_21_bw="9" op_22_bw="9" op_23_bw="9" op_24_bw="9" op_25_bw="9" op_26_bw="5">
<![CDATA[
ReadInputWidth_begin:32  %p_Val2_s = call i9 @_ssdm_op_Mux.ap_auto.25i9.i5(i9 1, i9 3, i9 7, i9 6, i9 4, i9 9, i9 27, i9 63, i9 54, i9 36, i9 73, i9 219, i9 -1, i9 -74, i9 -220, i9 72, i9 216, i9 -8, i9 -80, i9 -224, i9 64, i9 192, i9 -64, i9 -128, i9 -256, i5 %add_ln321)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="9">
<![CDATA[
ReadInputWidth_begin:33  %trunc_ln14 = trunc i9 %p_Val2_s to i1

]]></Node>
<StgValue><ssdm name="trunc_ln14"/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="256" op_0_bw="256" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
ReadInputWidth_begin:34  %empty_445 = call { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %data_V_data_10_V, i16* %data_V_data_11_V, i16* %data_V_data_12_V, i16* %data_V_data_13_V, i16* %data_V_data_14_V, i16* %data_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_445"/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:35  %tmp_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_445, 0

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:36  %tmp_V_159 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_445, 1

]]></Node>
<StgValue><ssdm name="tmp_V_159"/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:37  %tmp_V_160 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_445, 2

]]></Node>
<StgValue><ssdm name="tmp_V_160"/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:38  %tmp_V_161 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_445, 3

]]></Node>
<StgValue><ssdm name="tmp_V_161"/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:39  %tmp_V_162 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_445, 4

]]></Node>
<StgValue><ssdm name="tmp_V_162"/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:40  %tmp_V_163 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_445, 5

]]></Node>
<StgValue><ssdm name="tmp_V_163"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:41  %tmp_V_164 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_445, 6

]]></Node>
<StgValue><ssdm name="tmp_V_164"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:42  %tmp_V_165 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_445, 7

]]></Node>
<StgValue><ssdm name="tmp_V_165"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:43  %tmp_V_166 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_445, 8

]]></Node>
<StgValue><ssdm name="tmp_V_166"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:44  %tmp_V_167 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_445, 9

]]></Node>
<StgValue><ssdm name="tmp_V_167"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:45  %tmp_V_168 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_445, 10

]]></Node>
<StgValue><ssdm name="tmp_V_168"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:46  %tmp_V_169 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_445, 11

]]></Node>
<StgValue><ssdm name="tmp_V_169"/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:47  %tmp_V_170 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_445, 12

]]></Node>
<StgValue><ssdm name="tmp_V_170"/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:48  %tmp_V_171 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_445, 13

]]></Node>
<StgValue><ssdm name="tmp_V_171"/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:49  %tmp_V_172 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_445, 14

]]></Node>
<StgValue><ssdm name="tmp_V_172"/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:50  %tmp_V_173 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_445, 15

]]></Node>
<StgValue><ssdm name="tmp_V_173"/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:51  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str34) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln126"/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReadInputWidth_begin:52  %add_ln52 = add i8 1, %indvar_flatten39

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReadInputWidth_begin:53  br i1 %trunc_ln14, label %._crit_edge.i.0.0, label %._crit_edge.i.0.15

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.0.0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_0_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.0.0:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_1_V_V, i16 %tmp_V_159)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.0.0:2  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_2_V_V, i16 %tmp_V_160)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.0.0:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_3_V_V, i16 %tmp_V_161)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.0.0:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_4_V_V, i16 %tmp_V_162)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.0.0:5  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_5_V_V, i16 %tmp_V_163)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.0.0:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_6_V_V, i16 %tmp_V_164)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.0.0:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_7_V_V, i16 %tmp_V_165)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.0.0:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_8_V_V, i16 %tmp_V_166)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.0.0:9  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_9_V_V, i16 %tmp_V_167)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.0.0:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_10_V_V, i16 %tmp_V_168)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.0.0:11  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_11_V_V, i16 %tmp_V_169)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.0.0:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_12_V_V, i16 %tmp_V_170)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.0.0:13  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_13_V_V, i16 %tmp_V_171)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.0.0:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_14_V_V, i16 %tmp_V_172)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.0.0:15  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_15_V_V, i16 %tmp_V_173)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.0.0:16  br label %._crit_edge.i.0.15

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge.i.0.15:0  %tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.0.15:1  br i1 %tmp_169, label %._crit_edge.i.1.0, label %._crit_edge.i.1.15

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.1.0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_16_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.1.0:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_17_V_V, i16 %tmp_V_159)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.1.0:2  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_18_V_V, i16 %tmp_V_160)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.1.0:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_19_V_V, i16 %tmp_V_161)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.1.0:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_20_V_V, i16 %tmp_V_162)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.1.0:5  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_21_V_V, i16 %tmp_V_163)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.1.0:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_22_V_V, i16 %tmp_V_164)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.1.0:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_23_V_V, i16 %tmp_V_165)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.1.0:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_24_V_V, i16 %tmp_V_166)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.1.0:9  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_25_V_V, i16 %tmp_V_167)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.1.0:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_26_V_V, i16 %tmp_V_168)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.1.0:11  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_27_V_V, i16 %tmp_V_169)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.1.0:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_28_V_V, i16 %tmp_V_170)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.1.0:13  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_29_V_V, i16 %tmp_V_171)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.1.0:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_30_V_V, i16 %tmp_V_172)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.1.0:15  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_31_V_V, i16 %tmp_V_173)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.1.0:16  br label %._crit_edge.i.1.15

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge.i.1.15:0  %tmp_170 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.1.15:1  br i1 %tmp_170, label %._crit_edge.i.2.0, label %._crit_edge.i.2.15

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.2.0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_32_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.2.0:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_33_V_V, i16 %tmp_V_159)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.2.0:2  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_34_V_V, i16 %tmp_V_160)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.2.0:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_35_V_V, i16 %tmp_V_161)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.2.0:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_36_V_V, i16 %tmp_V_162)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.2.0:5  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_37_V_V, i16 %tmp_V_163)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.2.0:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_38_V_V, i16 %tmp_V_164)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.2.0:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_39_V_V, i16 %tmp_V_165)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.2.0:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_40_V_V, i16 %tmp_V_166)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.2.0:9  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_41_V_V, i16 %tmp_V_167)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.2.0:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_42_V_V, i16 %tmp_V_168)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.2.0:11  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_43_V_V, i16 %tmp_V_169)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.2.0:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_44_V_V, i16 %tmp_V_170)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.2.0:13  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_45_V_V, i16 %tmp_V_171)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.2.0:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_46_V_V, i16 %tmp_V_172)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.2.0:15  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_47_V_V, i16 %tmp_V_173)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.2.0:16  br label %._crit_edge.i.2.15

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge.i.2.15:0  %tmp_171 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.2.15:1  br i1 %tmp_171, label %._crit_edge.i.3.0, label %._crit_edge.i.3.15

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.3.0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_48_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.3.0:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_49_V_V, i16 %tmp_V_159)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.3.0:2  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_50_V_V, i16 %tmp_V_160)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.3.0:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_51_V_V, i16 %tmp_V_161)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.3.0:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_52_V_V, i16 %tmp_V_162)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.3.0:5  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_53_V_V, i16 %tmp_V_163)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.3.0:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_54_V_V, i16 %tmp_V_164)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.3.0:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_55_V_V, i16 %tmp_V_165)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.3.0:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_56_V_V, i16 %tmp_V_166)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.3.0:9  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_57_V_V, i16 %tmp_V_167)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.3.0:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_58_V_V, i16 %tmp_V_168)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.3.0:11  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_59_V_V, i16 %tmp_V_169)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.3.0:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_60_V_V, i16 %tmp_V_170)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.3.0:13  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_61_V_V, i16 %tmp_V_171)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.3.0:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_62_V_V, i16 %tmp_V_172)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.3.0:15  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_63_V_V, i16 %tmp_V_173)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.3.0:16  br label %._crit_edge.i.3.15

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge.i.3.15:0  %tmp_172 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.3.15:1  br i1 %tmp_172, label %._crit_edge.i.4.0, label %._crit_edge.i.4.15

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.4.0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_64_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.4.0:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_65_V_V, i16 %tmp_V_159)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.4.0:2  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_66_V_V, i16 %tmp_V_160)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.4.0:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_67_V_V, i16 %tmp_V_161)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.4.0:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_68_V_V, i16 %tmp_V_162)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.4.0:5  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_69_V_V, i16 %tmp_V_163)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.4.0:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_70_V_V, i16 %tmp_V_164)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.4.0:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_71_V_V, i16 %tmp_V_165)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.4.0:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_72_V_V, i16 %tmp_V_166)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.4.0:9  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_73_V_V, i16 %tmp_V_167)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.4.0:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_74_V_V, i16 %tmp_V_168)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.4.0:11  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_75_V_V, i16 %tmp_V_169)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.4.0:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_76_V_V, i16 %tmp_V_170)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.4.0:13  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_77_V_V, i16 %tmp_V_171)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.4.0:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_78_V_V, i16 %tmp_V_172)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.4.0:15  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_79_V_V, i16 %tmp_V_173)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_172" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.4.0:16  br label %._crit_edge.i.4.15

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge.i.4.15:0  %tmp_173 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.4.15:1  br i1 %tmp_173, label %._crit_edge.i.5.0, label %._crit_edge.i.5.15

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.5.0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_80_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.5.0:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_81_V_V, i16 %tmp_V_159)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.5.0:2  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_82_V_V, i16 %tmp_V_160)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.5.0:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_83_V_V, i16 %tmp_V_161)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.5.0:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_84_V_V, i16 %tmp_V_162)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.5.0:5  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_85_V_V, i16 %tmp_V_163)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.5.0:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_86_V_V, i16 %tmp_V_164)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.5.0:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_87_V_V, i16 %tmp_V_165)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.5.0:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_88_V_V, i16 %tmp_V_166)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.5.0:9  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_89_V_V, i16 %tmp_V_167)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.5.0:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_90_V_V, i16 %tmp_V_168)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.5.0:11  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_91_V_V, i16 %tmp_V_169)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.5.0:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_92_V_V, i16 %tmp_V_170)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.5.0:13  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_93_V_V, i16 %tmp_V_171)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.5.0:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_94_V_V, i16 %tmp_V_172)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.5.0:15  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_95_V_V, i16 %tmp_V_173)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.5.0:16  br label %._crit_edge.i.5.15

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge.i.5.15:0  %tmp_174 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.5.15:1  br i1 %tmp_174, label %._crit_edge.i.6.0, label %._crit_edge.i.6.15

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.6.0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_96_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.6.0:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_97_V_V, i16 %tmp_V_159)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.6.0:2  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_98_V_V, i16 %tmp_V_160)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.6.0:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_99_V_V, i16 %tmp_V_161)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.6.0:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_100_V_V, i16 %tmp_V_162)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.6.0:5  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_101_V_V, i16 %tmp_V_163)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.6.0:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_102_V_V, i16 %tmp_V_164)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.6.0:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_103_V_V, i16 %tmp_V_165)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.6.0:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_104_V_V, i16 %tmp_V_166)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.6.0:9  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_105_V_V, i16 %tmp_V_167)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.6.0:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_106_V_V, i16 %tmp_V_168)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.6.0:11  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_107_V_V, i16 %tmp_V_169)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.6.0:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_108_V_V, i16 %tmp_V_170)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.6.0:13  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_109_V_V, i16 %tmp_V_171)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.6.0:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_110_V_V, i16 %tmp_V_172)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.6.0:15  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_111_V_V, i16 %tmp_V_173)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.6.0:16  br label %._crit_edge.i.6.15

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge.i.6.15:0  %tmp_175 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.6.15:1  br i1 %tmp_175, label %._crit_edge.i.7.0, label %._crit_edge.i.7.15

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.7.0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_112_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.7.0:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_113_V_V, i16 %tmp_V_159)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="667" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.7.0:2  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_114_V_V, i16 %tmp_V_160)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="668" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.7.0:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_115_V_V, i16 %tmp_V_161)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="669" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.7.0:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_116_V_V, i16 %tmp_V_162)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="670" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.7.0:5  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_117_V_V, i16 %tmp_V_163)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="671" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.7.0:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_118_V_V, i16 %tmp_V_164)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="672" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.7.0:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_119_V_V, i16 %tmp_V_165)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.7.0:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_120_V_V, i16 %tmp_V_166)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="674" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.7.0:9  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_121_V_V, i16 %tmp_V_167)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="675" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.7.0:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_122_V_V, i16 %tmp_V_168)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="676" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.7.0:11  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_123_V_V, i16 %tmp_V_169)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="677" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.7.0:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_124_V_V, i16 %tmp_V_170)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="678" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.7.0:13  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_125_V_V, i16 %tmp_V_171)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="679" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.7.0:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_126_V_V, i16 %tmp_V_172)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="680" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.7.0:15  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_127_V_V, i16 %tmp_V_173)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="681" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.7.0:16  br label %._crit_edge.i.7.15

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="682" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge.i.7.15:0  %tmp_176 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="683" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.7.15:1  br i1 %tmp_176, label %._crit_edge.i.8.0, label %._crit_edge.i.8.15

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="684" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.8.0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_128_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="685" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.8.0:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_129_V_V, i16 %tmp_V_159)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="686" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.8.0:2  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_130_V_V, i16 %tmp_V_160)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="687" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.8.0:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_131_V_V, i16 %tmp_V_161)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="688" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.8.0:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_132_V_V, i16 %tmp_V_162)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="689" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.8.0:5  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_133_V_V, i16 %tmp_V_163)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="690" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.8.0:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_134_V_V, i16 %tmp_V_164)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="691" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.8.0:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_135_V_V, i16 %tmp_V_165)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="692" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.8.0:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_136_V_V, i16 %tmp_V_166)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="693" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.8.0:9  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_137_V_V, i16 %tmp_V_167)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="694" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.8.0:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_138_V_V, i16 %tmp_V_168)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="695" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.8.0:11  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_139_V_V, i16 %tmp_V_169)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="696" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.8.0:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_140_V_V, i16 %tmp_V_170)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="697" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.8.0:13  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_141_V_V, i16 %tmp_V_171)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="698" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.8.0:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_142_V_V, i16 %tmp_V_172)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="699" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.8.0:15  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_143_V_V, i16 %tmp_V_173)

]]></Node>
<StgValue><ssdm name="write_ln132"/></StgValue>
</operation>

<operation id="700" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.8.0:16  br label %._crit_edge.i.8.15

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="701" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
._crit_edge.i.8.15:0  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_s, i32 8)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="702" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.8.15:1  br i1 %p_Result_s, label %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin", label %ReadInputWidth_end

]]></Node>
<StgValue><ssdm name="br_ln135"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="703" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:0  %tmp_V_318 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_0_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_318"/></StgValue>
</operation>

<operation id="704" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:1  %tmp_V_319 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_1_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_319"/></StgValue>
</operation>

<operation id="705" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:2  %tmp_V_320 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_320"/></StgValue>
</operation>

<operation id="706" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:3  %tmp_V_321 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_3_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_321"/></StgValue>
</operation>

<operation id="707" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:4  %tmp_V_322 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_322"/></StgValue>
</operation>

<operation id="708" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:5  %tmp_V_323 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_5_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_323"/></StgValue>
</operation>

<operation id="709" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:6  %tmp_V_324 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_6_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_324"/></StgValue>
</operation>

<operation id="710" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:7  %tmp_V_325 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_7_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_325"/></StgValue>
</operation>

<operation id="711" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:8  %tmp_V_326 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_8_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_326"/></StgValue>
</operation>

<operation id="712" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:9  %tmp_V_327 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_9_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_327"/></StgValue>
</operation>

<operation id="713" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:10  %tmp_V_328 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_10_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_328"/></StgValue>
</operation>

<operation id="714" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:11  %tmp_V_329 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_11_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_329"/></StgValue>
</operation>

<operation id="715" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:12  %tmp_V_330 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_12_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_330"/></StgValue>
</operation>

<operation id="716" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:13  %tmp_V_331 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_13_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_331"/></StgValue>
</operation>

<operation id="717" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:14  %tmp_V_332 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_14_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_332"/></StgValue>
</operation>

<operation id="718" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:15  %tmp_V_333 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_15_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_333"/></StgValue>
</operation>

<operation id="719" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:16  %tmp_V_334 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_16_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_334"/></StgValue>
</operation>

<operation id="720" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:17  %tmp_V_335 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_17_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_335"/></StgValue>
</operation>

<operation id="721" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:18  %tmp_V_336 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_18_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_336"/></StgValue>
</operation>

<operation id="722" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:19  %tmp_V_337 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_19_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_337"/></StgValue>
</operation>

<operation id="723" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:20  %tmp_V_338 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_20_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_338"/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:21  %tmp_V_339 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_21_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_339"/></StgValue>
</operation>

<operation id="725" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:22  %tmp_V_340 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_22_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_340"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:23  %tmp_V_341 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_23_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_341"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:24  %tmp_V_342 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_24_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_342"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:25  %tmp_V_343 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_25_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_343"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:26  %tmp_V_344 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_26_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_344"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:27  %tmp_V_345 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_27_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_345"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:28  %tmp_V_346 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_28_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_346"/></StgValue>
</operation>

<operation id="732" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:29  %tmp_V_347 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_29_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_347"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:30  %tmp_V_348 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_30_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_348"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:31  %tmp_V_349 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_31_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_349"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:32  %tmp_V_350 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_32_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_350"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:33  %tmp_V_351 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_33_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_351"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:34  %tmp_V_352 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_34_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_352"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:35  %tmp_V_353 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_35_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_353"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:36  %tmp_V_354 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_36_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_354"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:37  %tmp_V_355 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_37_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_355"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:38  %tmp_V_356 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_38_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_356"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:39  %tmp_V_357 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_39_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_357"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:40  %tmp_V_358 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_40_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_358"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:41  %tmp_V_359 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_41_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_359"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:42  %tmp_V_360 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_42_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_360"/></StgValue>
</operation>

<operation id="746" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:43  %tmp_V_361 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_43_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_361"/></StgValue>
</operation>

<operation id="747" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:44  %tmp_V_362 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_44_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_362"/></StgValue>
</operation>

<operation id="748" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:45  %tmp_V_363 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_45_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_363"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:46  %tmp_V_364 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_46_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_364"/></StgValue>
</operation>

<operation id="750" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:47  %tmp_V_365 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_47_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_365"/></StgValue>
</operation>

<operation id="751" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:48  %tmp_V_366 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_48_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_366"/></StgValue>
</operation>

<operation id="752" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:49  %tmp_V_367 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_49_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_367"/></StgValue>
</operation>

<operation id="753" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:50  %tmp_V_368 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_50_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_368"/></StgValue>
</operation>

<operation id="754" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:51  %tmp_V_369 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_51_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_369"/></StgValue>
</operation>

<operation id="755" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:52  %tmp_V_370 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_52_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_370"/></StgValue>
</operation>

<operation id="756" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:53  %tmp_V_371 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_53_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_371"/></StgValue>
</operation>

<operation id="757" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:54  %tmp_V_372 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_54_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_372"/></StgValue>
</operation>

<operation id="758" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:55  %tmp_V_373 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_55_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_373"/></StgValue>
</operation>

<operation id="759" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:56  %tmp_V_374 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_56_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_374"/></StgValue>
</operation>

<operation id="760" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:57  %tmp_V_375 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_57_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_375"/></StgValue>
</operation>

<operation id="761" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:58  %tmp_V_376 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_58_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_376"/></StgValue>
</operation>

<operation id="762" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:59  %tmp_V_377 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_59_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_377"/></StgValue>
</operation>

<operation id="763" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:60  %tmp_V_378 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_60_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_378"/></StgValue>
</operation>

<operation id="764" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:61  %tmp_V_379 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_61_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_379"/></StgValue>
</operation>

<operation id="765" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:62  %tmp_V_380 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_62_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_380"/></StgValue>
</operation>

<operation id="766" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:63  %tmp_V_381 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_63_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_381"/></StgValue>
</operation>

<operation id="767" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:64  %tmp_V_382 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_64_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_382"/></StgValue>
</operation>

<operation id="768" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:65  %tmp_V_383 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_65_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_383"/></StgValue>
</operation>

<operation id="769" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:66  %tmp_V_384 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_66_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_384"/></StgValue>
</operation>

<operation id="770" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:67  %tmp_V_385 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_67_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_385"/></StgValue>
</operation>

<operation id="771" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:68  %tmp_V_386 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_68_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_386"/></StgValue>
</operation>

<operation id="772" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:69  %tmp_V_387 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_69_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_387"/></StgValue>
</operation>

<operation id="773" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:70  %tmp_V_388 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_70_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_388"/></StgValue>
</operation>

<operation id="774" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:71  %tmp_V_389 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_71_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_389"/></StgValue>
</operation>

<operation id="775" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:72  %tmp_V_390 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_72_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_390"/></StgValue>
</operation>

<operation id="776" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:73  %tmp_V_391 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_73_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_391"/></StgValue>
</operation>

<operation id="777" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:74  %tmp_V_392 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_74_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_392"/></StgValue>
</operation>

<operation id="778" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:75  %tmp_V_393 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_75_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_393"/></StgValue>
</operation>

<operation id="779" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:76  %tmp_V_394 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_76_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_394"/></StgValue>
</operation>

<operation id="780" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:77  %tmp_V_395 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_77_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_395"/></StgValue>
</operation>

<operation id="781" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:78  %tmp_V_396 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_78_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_396"/></StgValue>
</operation>

<operation id="782" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:79  %tmp_V_397 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_79_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_397"/></StgValue>
</operation>

<operation id="783" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:80  %tmp_V_398 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_80_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_398"/></StgValue>
</operation>

<operation id="784" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:81  %tmp_V_399 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_81_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_399"/></StgValue>
</operation>

<operation id="785" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:82  %tmp_V_400 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_82_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_400"/></StgValue>
</operation>

<operation id="786" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:83  %tmp_V_401 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_83_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_401"/></StgValue>
</operation>

<operation id="787" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:84  %tmp_V_402 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_84_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_402"/></StgValue>
</operation>

<operation id="788" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:85  %tmp_V_403 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_85_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_403"/></StgValue>
</operation>

<operation id="789" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:86  %tmp_V_404 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_86_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_404"/></StgValue>
</operation>

<operation id="790" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:87  %tmp_V_405 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_87_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_405"/></StgValue>
</operation>

<operation id="791" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:88  %tmp_V_406 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_88_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_406"/></StgValue>
</operation>

<operation id="792" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:89  %tmp_V_407 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_89_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_407"/></StgValue>
</operation>

<operation id="793" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:90  %tmp_V_408 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_90_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_408"/></StgValue>
</operation>

<operation id="794" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:91  %tmp_V_409 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_91_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_409"/></StgValue>
</operation>

<operation id="795" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:92  %tmp_V_410 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_92_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_410"/></StgValue>
</operation>

<operation id="796" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:93  %tmp_V_411 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_93_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_411"/></StgValue>
</operation>

<operation id="797" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:94  %tmp_V_412 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_94_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_412"/></StgValue>
</operation>

<operation id="798" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:95  %tmp_V_413 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_95_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_413"/></StgValue>
</operation>

<operation id="799" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:96  %tmp_V_414 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_96_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_414"/></StgValue>
</operation>

<operation id="800" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:97  %tmp_V_415 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_97_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_415"/></StgValue>
</operation>

<operation id="801" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:98  %tmp_V_416 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_98_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_416"/></StgValue>
</operation>

<operation id="802" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:99  %tmp_V_417 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_99_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_417"/></StgValue>
</operation>

<operation id="803" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:100  %tmp_V_418 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_100_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_418"/></StgValue>
</operation>

<operation id="804" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:101  %tmp_V_419 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_101_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_419"/></StgValue>
</operation>

<operation id="805" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:102  %tmp_V_420 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_102_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_420"/></StgValue>
</operation>

<operation id="806" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:103  %tmp_V_421 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_103_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_421"/></StgValue>
</operation>

<operation id="807" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:104  %tmp_V_422 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_104_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_422"/></StgValue>
</operation>

<operation id="808" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:105  %tmp_V_423 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_105_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_423"/></StgValue>
</operation>

<operation id="809" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:106  %tmp_V_424 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_106_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_424"/></StgValue>
</operation>

<operation id="810" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:107  %tmp_V_425 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_107_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_425"/></StgValue>
</operation>

<operation id="811" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:108  %tmp_V_426 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_108_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_426"/></StgValue>
</operation>

<operation id="812" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:109  %tmp_V_427 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_109_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_427"/></StgValue>
</operation>

<operation id="813" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:110  %tmp_V_428 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_110_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_428"/></StgValue>
</operation>

<operation id="814" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:111  %tmp_V_429 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_111_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_429"/></StgValue>
</operation>

<operation id="815" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:112  %tmp_V_430 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_112_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_430"/></StgValue>
</operation>

<operation id="816" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:113  %tmp_V_431 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_113_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_431"/></StgValue>
</operation>

<operation id="817" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:114  %tmp_V_432 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_114_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_432"/></StgValue>
</operation>

<operation id="818" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:115  %tmp_V_433 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_115_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_433"/></StgValue>
</operation>

<operation id="819" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:116  %tmp_V_434 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_116_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_434"/></StgValue>
</operation>

<operation id="820" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:117  %tmp_V_435 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_117_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_435"/></StgValue>
</operation>

<operation id="821" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:118  %tmp_V_436 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_118_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_436"/></StgValue>
</operation>

<operation id="822" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:119  %tmp_V_437 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_119_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_437"/></StgValue>
</operation>

<operation id="823" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:120  %tmp_V_438 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_120_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_438"/></StgValue>
</operation>

<operation id="824" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:121  %tmp_V_439 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_121_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_439"/></StgValue>
</operation>

<operation id="825" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:122  %tmp_V_440 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_122_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_440"/></StgValue>
</operation>

<operation id="826" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:123  %tmp_V_441 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_123_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_441"/></StgValue>
</operation>

<operation id="827" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:124  %tmp_V_442 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_124_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_442"/></StgValue>
</operation>

<operation id="828" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:125  %tmp_V_443 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_125_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_443"/></StgValue>
</operation>

<operation id="829" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:126  %tmp_V_444 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_126_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_444"/></StgValue>
</operation>

<operation id="830" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:127  %tmp_V_445 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_127_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_445"/></StgValue>
</operation>

<operation id="831" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:128  %tmp_V_446 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_128_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_446"/></StgValue>
</operation>

<operation id="832" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:129  %tmp_V_447 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_129_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_447"/></StgValue>
</operation>

<operation id="833" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:130  %tmp_V_448 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_130_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_448"/></StgValue>
</operation>

<operation id="834" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:131  %tmp_V_449 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_131_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_449"/></StgValue>
</operation>

<operation id="835" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:132  %tmp_V_450 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_132_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_450"/></StgValue>
</operation>

<operation id="836" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:133  %tmp_V_451 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_133_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_451"/></StgValue>
</operation>

<operation id="837" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:134  %tmp_V_452 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_134_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_452"/></StgValue>
</operation>

<operation id="838" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:135  %tmp_V_453 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_135_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_453"/></StgValue>
</operation>

<operation id="839" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:136  %tmp_V_454 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_136_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_454"/></StgValue>
</operation>

<operation id="840" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:137  %tmp_V_455 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_137_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_455"/></StgValue>
</operation>

<operation id="841" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:138  %tmp_V_456 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_138_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_456"/></StgValue>
</operation>

<operation id="842" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:139  %tmp_V_457 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_139_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_457"/></StgValue>
</operation>

<operation id="843" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:140  %tmp_V_458 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_140_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_458"/></StgValue>
</operation>

<operation id="844" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:141  %tmp_V_459 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_141_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_459"/></StgValue>
</operation>

<operation id="845" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:142  %tmp_V_460 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_142_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_460"/></StgValue>
</operation>

<operation id="846" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:143  %tmp_V_461 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_143_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_461"/></StgValue>
</operation>

<operation id="847" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:144  %rbegin3_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_16_MC_AC_6_MC_AC) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3_i_i"/></StgValue>
</operation>

<operation id="848" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin:145  br label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="849" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
ReuseLoop:0  %w_index38 = phi i8 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %w_index, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="w_index38"/></StgValue>
</operation>

<operation id="850" st_id="7" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="8">
<![CDATA[
ReuseLoop:20  %tmp_112 = call i16 @_ssdm_op_Mux.ap_auto.144i16.i8(i16 %tmp_V_318, i16 %tmp_V_319, i16 %tmp_V_320, i16 %tmp_V_321, i16 %tmp_V_322, i16 %tmp_V_323, i16 %tmp_V_324, i16 %tmp_V_325, i16 %tmp_V_326, i16 %tmp_V_327, i16 %tmp_V_328, i16 %tmp_V_329, i16 %tmp_V_330, i16 %tmp_V_331, i16 %tmp_V_332, i16 %tmp_V_333, i16 %tmp_V_334, i16 %tmp_V_335, i16 %tmp_V_336, i16 %tmp_V_337, i16 %tmp_V_338, i16 %tmp_V_339, i16 %tmp_V_340, i16 %tmp_V_341, i16 %tmp_V_342, i16 %tmp_V_343, i16 %tmp_V_344, i16 %tmp_V_345, i16 %tmp_V_346, i16 %tmp_V_347, i16 %tmp_V_348, i16 %tmp_V_349, i16 %tmp_V_350, i16 %tmp_V_351, i16 %tmp_V_352, i16 %tmp_V_353, i16 %tmp_V_354, i16 %tmp_V_355, i16 %tmp_V_356, i16 %tmp_V_357, i16 %tmp_V_358, i16 %tmp_V_359, i16 %tmp_V_360, i16 %tmp_V_361, i16 %tmp_V_362, i16 %tmp_V_363, i16 %tmp_V_364, i16 %tmp_V_365, i16 %tmp_V_366, i16 %tmp_V_367, i16 %tmp_V_368, i16 %tmp_V_369, i16 %tmp_V_370, i16 %tmp_V_371, i16 %tmp_V_372, i16 %tmp_V_373, i16 %tmp_V_374, i16 %tmp_V_375, i16 %tmp_V_376, i16 %tmp_V_377, i16 %tmp_V_378, i16 %tmp_V_379, i16 %tmp_V_380, i16 %tmp_V_381, i16 %tmp_V_382, i16 %tmp_V_383, i16 %tmp_V_384, i16 %tmp_V_385, i16 %tmp_V_386, i16 %tmp_V_387, i16 %tmp_V_388, i16 %tmp_V_389, i16 %tmp_V_390, i16 %tmp_V_391, i16 %tmp_V_392, i16 %tmp_V_393, i16 %tmp_V_394, i16 %tmp_V_395, i16 %tmp_V_396, i16 %tmp_V_397, i16 %tmp_V_398, i16 %tmp_V_399, i16 %tmp_V_400, i16 %tmp_V_401, i16 %tmp_V_402, i16 %tmp_V_403, i16 %tmp_V_404, i16 %tmp_V_405, i16 %tmp_V_406, i16 %tmp_V_407, i16 %tmp_V_408, i16 %tmp_V_409, i16 %tmp_V_410, i16 %tmp_V_411, i16 %tmp_V_412, i16 %tmp_V_413, i16 %tmp_V_414, i16 %tmp_V_415, i16 %tmp_V_416, i16 %tmp_V_417, i16 %tmp_V_418, i16 %tmp_V_419, i16 %tmp_V_420, i16 %tmp_V_421, i16 %tmp_V_422, i16 %tmp_V_423, i16 %tmp_V_424, i16 %tmp_V_425, i16 %tmp_V_426, i16 %tmp_V_427, i16 %tmp_V_428, i16 %tmp_V_429, i16 %tmp_V_430, i16 %tmp_V_431, i16 %tmp_V_432, i16 %tmp_V_433, i16 %tmp_V_434, i16 %tmp_V_435, i16 %tmp_V_436, i16 %tmp_V_437, i16 %tmp_V_438, i16 %tmp_V_439, i16 %tmp_V_440, i16 %tmp_V_441, i16 %tmp_V_442, i16 %tmp_V_443, i16 %tmp_V_444, i16 %tmp_V_445, i16 %tmp_V_446, i16 %tmp_V_447, i16 %tmp_V_448, i16 %tmp_V_449, i16 %tmp_V_450, i16 %tmp_V_451, i16 %tmp_V_452, i16 %tmp_V_453, i16 %tmp_V_454, i16 %tmp_V_455, i16 %tmp_V_456, i16 %tmp_V_457, i16 %tmp_V_458, i16 %tmp_V_459, i16 %tmp_V_460, i16 %tmp_V_461, i8 %w_index38)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="851" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="64" op_0_bw="8">
<![CDATA[
ReuseLoop:21  %zext_ln76 = zext i8 %w_index38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="852" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="8" op_0_bw="80" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop:22  %w6_V_addr = getelementptr [144 x i80]* @w6_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="w6_V_addr"/></StgValue>
</operation>

<operation id="853" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="80" op_0_bw="8">
<![CDATA[
ReuseLoop:23  %w6_V_load = load i80* %w6_V_addr, align 16

]]></Node>
<StgValue><ssdm name="w6_V_load"/></StgValue>
</operation>

<operation id="854" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop:106  %w_index = add i8 1, %w_index38

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="855" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReuseLoop:107  %icmp_ln64 = icmp eq i8 %w_index38, -113

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="856" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop:109  br i1 %icmp_ln64, label %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_end", label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="857" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="80" op_0_bw="8">
<![CDATA[
ReuseLoop:23  %w6_V_load = load i80* %w6_V_addr, align 16

]]></Node>
<StgValue><ssdm name="w6_V_load"/></StgValue>
</operation>

<operation id="858" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="5" op_0_bw="80">
<![CDATA[
ReuseLoop:24  %trunc_ln76 = trunc i80 %w6_V_load to i5

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="859" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="5" op_0_bw="5" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:30  %tmp_113 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %w6_V_load, i32 5, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="860" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="5" op_0_bw="5" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:35  %tmp_114 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %w6_V_load, i32 10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="861" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="5" op_0_bw="5" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:40  %tmp_115 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %w6_V_load, i32 15, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="862" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="5" op_0_bw="5" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:45  %tmp_116 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %w6_V_load, i32 20, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="863" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="5" op_0_bw="5" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:50  %tmp_117 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %w6_V_load, i32 25, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="864" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="5" op_0_bw="5" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:55  %tmp_118 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %w6_V_load, i32 30, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="865" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="5" op_0_bw="5" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:60  %tmp_119 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %w6_V_load, i32 35, i32 39)

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="866" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="5" op_0_bw="5" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:65  %tmp_120 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %w6_V_load, i32 40, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="867" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="5" op_0_bw="5" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:70  %tmp_121 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %w6_V_load, i32 45, i32 49)

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="868" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="5" op_0_bw="5" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:75  %tmp_122 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %w6_V_load, i32 50, i32 54)

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="869" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="5" op_0_bw="5" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:80  %tmp_123 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %w6_V_load, i32 55, i32 59)

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="870" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="5" op_0_bw="5" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:85  %tmp_124 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %w6_V_load, i32 60, i32 64)

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="871" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="5" op_0_bw="5" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:90  %tmp_125 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %w6_V_load, i32 65, i32 69)

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="872" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="5" op_0_bw="5" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:95  %tmp_126 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %w6_V_load, i32 70, i32 74)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="873" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="5" op_0_bw="5" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:100  %tmp_127 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %w6_V_load, i32 75, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="874" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="20" op_0_bw="16">
<![CDATA[
ReuseLoop:25  %sext_ln1116_cast = sext i16 %tmp_112 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1116_cast"/></StgValue>
</operation>

<operation id="875" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="20" op_0_bw="5">
<![CDATA[
ReuseLoop:26  %sext_ln1118 = sext i5 %trunc_ln76 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="876" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:27  %mul_ln1118 = mul i20 %sext_ln1116_cast, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="877" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="20" op_0_bw="5">
<![CDATA[
ReuseLoop:31  %sext_ln1118_100 = sext i5 %tmp_113 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_100"/></StgValue>
</operation>

<operation id="878" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:32  %mul_ln1118_109 = mul i20 %sext_ln1116_cast, %sext_ln1118_100

]]></Node>
<StgValue><ssdm name="mul_ln1118_109"/></StgValue>
</operation>

<operation id="879" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="20" op_0_bw="5">
<![CDATA[
ReuseLoop:36  %sext_ln1118_101 = sext i5 %tmp_114 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_101"/></StgValue>
</operation>

<operation id="880" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:37  %mul_ln1118_110 = mul i20 %sext_ln1116_cast, %sext_ln1118_101

]]></Node>
<StgValue><ssdm name="mul_ln1118_110"/></StgValue>
</operation>

<operation id="881" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="20" op_0_bw="5">
<![CDATA[
ReuseLoop:41  %sext_ln1118_102 = sext i5 %tmp_115 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_102"/></StgValue>
</operation>

<operation id="882" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:42  %mul_ln1118_111 = mul i20 %sext_ln1116_cast, %sext_ln1118_102

]]></Node>
<StgValue><ssdm name="mul_ln1118_111"/></StgValue>
</operation>

<operation id="883" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="20" op_0_bw="5">
<![CDATA[
ReuseLoop:46  %sext_ln1118_103 = sext i5 %tmp_116 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_103"/></StgValue>
</operation>

<operation id="884" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:47  %mul_ln1118_112 = mul i20 %sext_ln1116_cast, %sext_ln1118_103

]]></Node>
<StgValue><ssdm name="mul_ln1118_112"/></StgValue>
</operation>

<operation id="885" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="20" op_0_bw="5">
<![CDATA[
ReuseLoop:51  %sext_ln1118_104 = sext i5 %tmp_117 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_104"/></StgValue>
</operation>

<operation id="886" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:52  %mul_ln1118_113 = mul i20 %sext_ln1116_cast, %sext_ln1118_104

]]></Node>
<StgValue><ssdm name="mul_ln1118_113"/></StgValue>
</operation>

<operation id="887" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="20" op_0_bw="5">
<![CDATA[
ReuseLoop:56  %sext_ln1118_105 = sext i5 %tmp_118 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_105"/></StgValue>
</operation>

<operation id="888" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:57  %mul_ln1118_114 = mul i20 %sext_ln1116_cast, %sext_ln1118_105

]]></Node>
<StgValue><ssdm name="mul_ln1118_114"/></StgValue>
</operation>

<operation id="889" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="20" op_0_bw="5">
<![CDATA[
ReuseLoop:61  %sext_ln1118_106 = sext i5 %tmp_119 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_106"/></StgValue>
</operation>

<operation id="890" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:62  %mul_ln1118_115 = mul i20 %sext_ln1116_cast, %sext_ln1118_106

]]></Node>
<StgValue><ssdm name="mul_ln1118_115"/></StgValue>
</operation>

<operation id="891" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="20" op_0_bw="5">
<![CDATA[
ReuseLoop:66  %sext_ln1118_107 = sext i5 %tmp_120 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_107"/></StgValue>
</operation>

<operation id="892" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:67  %mul_ln1118_116 = mul i20 %sext_ln1116_cast, %sext_ln1118_107

]]></Node>
<StgValue><ssdm name="mul_ln1118_116"/></StgValue>
</operation>

<operation id="893" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="20" op_0_bw="5">
<![CDATA[
ReuseLoop:71  %sext_ln1118_108 = sext i5 %tmp_121 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_108"/></StgValue>
</operation>

<operation id="894" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:72  %mul_ln1118_117 = mul i20 %sext_ln1116_cast, %sext_ln1118_108

]]></Node>
<StgValue><ssdm name="mul_ln1118_117"/></StgValue>
</operation>

<operation id="895" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="20" op_0_bw="5">
<![CDATA[
ReuseLoop:76  %sext_ln1118_109 = sext i5 %tmp_122 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_109"/></StgValue>
</operation>

<operation id="896" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:77  %mul_ln1118_118 = mul i20 %sext_ln1116_cast, %sext_ln1118_109

]]></Node>
<StgValue><ssdm name="mul_ln1118_118"/></StgValue>
</operation>

<operation id="897" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="20" op_0_bw="5">
<![CDATA[
ReuseLoop:81  %sext_ln1118_110 = sext i5 %tmp_123 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_110"/></StgValue>
</operation>

<operation id="898" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:82  %mul_ln1118_119 = mul i20 %sext_ln1116_cast, %sext_ln1118_110

]]></Node>
<StgValue><ssdm name="mul_ln1118_119"/></StgValue>
</operation>

<operation id="899" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="20" op_0_bw="5">
<![CDATA[
ReuseLoop:86  %sext_ln1118_111 = sext i5 %tmp_124 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_111"/></StgValue>
</operation>

<operation id="900" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:87  %mul_ln1118_120 = mul i20 %sext_ln1116_cast, %sext_ln1118_111

]]></Node>
<StgValue><ssdm name="mul_ln1118_120"/></StgValue>
</operation>

<operation id="901" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="20" op_0_bw="5">
<![CDATA[
ReuseLoop:91  %sext_ln1118_112 = sext i5 %tmp_125 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_112"/></StgValue>
</operation>

<operation id="902" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:92  %mul_ln1118_121 = mul i20 %sext_ln1116_cast, %sext_ln1118_112

]]></Node>
<StgValue><ssdm name="mul_ln1118_121"/></StgValue>
</operation>

<operation id="903" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="20" op_0_bw="5">
<![CDATA[
ReuseLoop:96  %sext_ln1118_113 = sext i5 %tmp_126 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_113"/></StgValue>
</operation>

<operation id="904" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:97  %mul_ln1118_122 = mul i20 %sext_ln1116_cast, %sext_ln1118_113

]]></Node>
<StgValue><ssdm name="mul_ln1118_122"/></StgValue>
</operation>

<operation id="905" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="20" op_0_bw="5">
<![CDATA[
ReuseLoop:101  %sext_ln1118_114 = sext i5 %tmp_127 to i20

]]></Node>
<StgValue><ssdm name="sext_ln1118_114"/></StgValue>
</operation>

<operation id="906" st_id="9" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:102  %mul_ln1118_123 = mul i20 %sext_ln1116_cast, %sext_ln1118_114

]]></Node>
<StgValue><ssdm name="mul_ln1118_123"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="907" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:27  %mul_ln1118 = mul i20 %sext_ln1116_cast, %sext_ln1118

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="908" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:28  %trunc_ln4 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %mul_ln1118, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="909" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:32  %mul_ln1118_109 = mul i20 %sext_ln1116_cast, %sext_ln1118_100

]]></Node>
<StgValue><ssdm name="mul_ln1118_109"/></StgValue>
</operation>

<operation id="910" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:33  %trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %mul_ln1118_109, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="911" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:37  %mul_ln1118_110 = mul i20 %sext_ln1116_cast, %sext_ln1118_101

]]></Node>
<StgValue><ssdm name="mul_ln1118_110"/></StgValue>
</operation>

<operation id="912" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:38  %trunc_ln708_127 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %mul_ln1118_110, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_127"/></StgValue>
</operation>

<operation id="913" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:42  %mul_ln1118_111 = mul i20 %sext_ln1116_cast, %sext_ln1118_102

]]></Node>
<StgValue><ssdm name="mul_ln1118_111"/></StgValue>
</operation>

<operation id="914" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:43  %trunc_ln708_128 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %mul_ln1118_111, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_128"/></StgValue>
</operation>

<operation id="915" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:47  %mul_ln1118_112 = mul i20 %sext_ln1116_cast, %sext_ln1118_103

]]></Node>
<StgValue><ssdm name="mul_ln1118_112"/></StgValue>
</operation>

<operation id="916" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:48  %trunc_ln708_129 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %mul_ln1118_112, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_129"/></StgValue>
</operation>

<operation id="917" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:52  %mul_ln1118_113 = mul i20 %sext_ln1116_cast, %sext_ln1118_104

]]></Node>
<StgValue><ssdm name="mul_ln1118_113"/></StgValue>
</operation>

<operation id="918" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:53  %trunc_ln708_130 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %mul_ln1118_113, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_130"/></StgValue>
</operation>

<operation id="919" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:57  %mul_ln1118_114 = mul i20 %sext_ln1116_cast, %sext_ln1118_105

]]></Node>
<StgValue><ssdm name="mul_ln1118_114"/></StgValue>
</operation>

<operation id="920" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:58  %trunc_ln708_131 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %mul_ln1118_114, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_131"/></StgValue>
</operation>

<operation id="921" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:62  %mul_ln1118_115 = mul i20 %sext_ln1116_cast, %sext_ln1118_106

]]></Node>
<StgValue><ssdm name="mul_ln1118_115"/></StgValue>
</operation>

<operation id="922" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:63  %trunc_ln708_132 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %mul_ln1118_115, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_132"/></StgValue>
</operation>

<operation id="923" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:67  %mul_ln1118_116 = mul i20 %sext_ln1116_cast, %sext_ln1118_107

]]></Node>
<StgValue><ssdm name="mul_ln1118_116"/></StgValue>
</operation>

<operation id="924" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:68  %trunc_ln708_133 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %mul_ln1118_116, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_133"/></StgValue>
</operation>

<operation id="925" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:72  %mul_ln1118_117 = mul i20 %sext_ln1116_cast, %sext_ln1118_108

]]></Node>
<StgValue><ssdm name="mul_ln1118_117"/></StgValue>
</operation>

<operation id="926" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:73  %trunc_ln708_134 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %mul_ln1118_117, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_134"/></StgValue>
</operation>

<operation id="927" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:77  %mul_ln1118_118 = mul i20 %sext_ln1116_cast, %sext_ln1118_109

]]></Node>
<StgValue><ssdm name="mul_ln1118_118"/></StgValue>
</operation>

<operation id="928" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:78  %trunc_ln708_135 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %mul_ln1118_118, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_135"/></StgValue>
</operation>

<operation id="929" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:82  %mul_ln1118_119 = mul i20 %sext_ln1116_cast, %sext_ln1118_110

]]></Node>
<StgValue><ssdm name="mul_ln1118_119"/></StgValue>
</operation>

<operation id="930" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:83  %trunc_ln708_136 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %mul_ln1118_119, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_136"/></StgValue>
</operation>

<operation id="931" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:87  %mul_ln1118_120 = mul i20 %sext_ln1116_cast, %sext_ln1118_111

]]></Node>
<StgValue><ssdm name="mul_ln1118_120"/></StgValue>
</operation>

<operation id="932" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:88  %trunc_ln708_137 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %mul_ln1118_120, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_137"/></StgValue>
</operation>

<operation id="933" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:92  %mul_ln1118_121 = mul i20 %sext_ln1116_cast, %sext_ln1118_112

]]></Node>
<StgValue><ssdm name="mul_ln1118_121"/></StgValue>
</operation>

<operation id="934" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:93  %trunc_ln708_138 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %mul_ln1118_121, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_138"/></StgValue>
</operation>

<operation id="935" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:97  %mul_ln1118_122 = mul i20 %sext_ln1116_cast, %sext_ln1118_113

]]></Node>
<StgValue><ssdm name="mul_ln1118_122"/></StgValue>
</operation>

<operation id="936" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:98  %trunc_ln708_139 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %mul_ln1118_122, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_139"/></StgValue>
</operation>

<operation id="937" st_id="10" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
ReuseLoop:102  %mul_ln1118_123 = mul i20 %sext_ln1116_cast, %sext_ln1118_114

]]></Node>
<StgValue><ssdm name="mul_ln1118_123"/></StgValue>
</operation>

<operation id="938" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:103  %trunc_ln708_140 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %mul_ln1118_123, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln708_140"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="939" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:1  %tmp_data_0_V_836 = phi i16 [ -320, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_0_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_836"/></StgValue>
</operation>

<operation id="940" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:2  %tmp_data_1_V_734 = phi i16 [ 288, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_1_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_734"/></StgValue>
</operation>

<operation id="941" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:3  %tmp_data_2_V_732 = phi i16 [ -160, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_2_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_732"/></StgValue>
</operation>

<operation id="942" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:4  %tmp_data_3_V_730 = phi i16 [ -288, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_3_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_730"/></StgValue>
</operation>

<operation id="943" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:5  %tmp_data_4_V_728 = phi i16 [ 64, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_4_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_4_V_728"/></StgValue>
</operation>

<operation id="944" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:6  %tmp_data_5_V_726 = phi i16 [ 480, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_5_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_5_V_726"/></StgValue>
</operation>

<operation id="945" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:7  %tmp_data_6_V_724 = phi i16 [ 96, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_6_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_6_V_724"/></StgValue>
</operation>

<operation id="946" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:8  %tmp_data_7_V_722 = phi i16 [ 64, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_7_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_7_V_722"/></StgValue>
</operation>

<operation id="947" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:9  %tmp_data_8_V_720 = phi i16 [ 128, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_8_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_8_V_720"/></StgValue>
</operation>

<operation id="948" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:10  %tmp_data_9_V_718 = phi i16 [ -96, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_9_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_9_V_718"/></StgValue>
</operation>

<operation id="949" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:11  %tmp_data_10_V_616 = phi i16 [ -96, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_10_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_10_V_616"/></StgValue>
</operation>

<operation id="950" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:12  %tmp_data_11_V_614 = phi i16 [ -160, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_11_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_11_V_614"/></StgValue>
</operation>

<operation id="951" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:13  %tmp_data_12_V_612 = phi i16 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_12_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_12_V_612"/></StgValue>
</operation>

<operation id="952" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:14  %tmp_data_13_V_610 = phi i16 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_13_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_13_V_610"/></StgValue>
</operation>

<operation id="953" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:15  %tmp_data_14_V_68 = phi i16 [ 160, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_14_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_14_V_68"/></StgValue>
</operation>

<operation id="954" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:16  %tmp_data_15_V_66 = phi i16 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_begin" ], [ %acc_15_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_15_V_66"/></StgValue>
</operation>

<operation id="955" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop:17  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str33) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="956" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:18  %tmp_111 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str33)

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="957" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop:19  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln65"/></StgValue>
</operation>

<operation id="958" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:29  %acc_0_V = add i16 %trunc_ln4, %tmp_data_0_V_836

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="959" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:34  %acc_1_V = add i16 %trunc_ln708_s, %tmp_data_1_V_734

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="960" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:39  %acc_2_V = add i16 %trunc_ln708_127, %tmp_data_2_V_732

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="961" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:44  %acc_3_V = add i16 %trunc_ln708_128, %tmp_data_3_V_730

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="962" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:49  %acc_4_V = add i16 %trunc_ln708_129, %tmp_data_4_V_728

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="963" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:54  %acc_5_V = add i16 %trunc_ln708_130, %tmp_data_5_V_726

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="964" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:59  %acc_6_V = add i16 %trunc_ln708_131, %tmp_data_6_V_724

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="965" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:64  %acc_7_V = add i16 %trunc_ln708_132, %tmp_data_7_V_722

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="966" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:69  %acc_8_V = add i16 %trunc_ln708_133, %tmp_data_8_V_720

]]></Node>
<StgValue><ssdm name="acc_8_V"/></StgValue>
</operation>

<operation id="967" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:74  %acc_9_V = add i16 %trunc_ln708_134, %tmp_data_9_V_718

]]></Node>
<StgValue><ssdm name="acc_9_V"/></StgValue>
</operation>

<operation id="968" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:79  %acc_10_V = add i16 %trunc_ln708_135, %tmp_data_10_V_616

]]></Node>
<StgValue><ssdm name="acc_10_V"/></StgValue>
</operation>

<operation id="969" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:84  %acc_11_V = add i16 %trunc_ln708_136, %tmp_data_11_V_614

]]></Node>
<StgValue><ssdm name="acc_11_V"/></StgValue>
</operation>

<operation id="970" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:89  %acc_12_V = add i16 %trunc_ln708_137, %tmp_data_12_V_612

]]></Node>
<StgValue><ssdm name="acc_12_V"/></StgValue>
</operation>

<operation id="971" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:94  %acc_13_V = add i16 %trunc_ln708_138, %tmp_data_13_V_610

]]></Node>
<StgValue><ssdm name="acc_13_V"/></StgValue>
</operation>

<operation id="972" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:99  %acc_14_V = add i16 %trunc_ln708_139, %tmp_data_14_V_68

]]></Node>
<StgValue><ssdm name="acc_14_V"/></StgValue>
</operation>

<operation id="973" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:104  %acc_15_V = add i16 %trunc_ln708_140, %tmp_data_15_V_66

]]></Node>
<StgValue><ssdm name="acc_15_V"/></StgValue>
</operation>

<operation id="974" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop:105  %empty_441 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str33, i32 %tmp_111)

]]></Node>
<StgValue><ssdm name="empty_441"/></StgValue>
</operation>

<operation id="975" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop:108  %empty_442 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)

]]></Node>
<StgValue><ssdm name="empty_442"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="976" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_end:0  %rend4_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_16_MC_AC_6_MC_AC, i32 %rbegin3_i_i) nounwind

]]></Node>
<StgValue><ssdm name="rend4_i_i"/></StgValue>
</operation>

<operation id="977" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_end:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16 %acc_0_V, i16 %acc_1_V, i16 %acc_2_V, i16 %acc_3_V, i16 %acc_4_V, i16 %acc_5_V, i16 %acc_6_V, i16 %acc_7_V, i16 %acc_8_V, i16 %acc_9_V, i16 %acc_10_V, i16 %acc_11_V, i16 %acc_12_V, i16 %acc_13_V, i16 %acc_14_V, i16 %acc_15_V)

]]></Node>
<StgValue><ssdm name="write_ln102"/></StgValue>
</operation>

<operation id="978" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>.region_end:2  br label %ReadInputWidth_end

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="979" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReadInputWidth_end:0  %empty_443 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str38, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_443"/></StgValue>
</operation>

<operation id="980" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReadInputWidth_end:1  %i_iw = add i4 %select_ln52, 1

]]></Node>
<StgValue><ssdm name="i_iw"/></StgValue>
</operation>

<operation id="981" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReadInputWidth_end:2  %icmp_ln53 = icmp eq i4 %i_iw, -3

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="982" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReadInputWidth_end:3  %i_ih = add i4 %select_ln52_1, 1

]]></Node>
<StgValue><ssdm name="i_ih"/></StgValue>
</operation>

<operation id="983" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReadInputWidth_end:4  %icmp_ln52 = icmp eq i8 %indvar_flatten39, -88

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="984" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReadInputWidth_end:5  br i1 %icmp_ln52, label %0, label %ReadInputWidth_begin

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="985" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln62"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
