<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
<head>
  <meta content="text/html; charset=ISO-8859-1"
 http-equiv="content-type">
  <title>Nodari Sitchinava</title>
</head>
<body>
<hr style="width: 100%; height: 2px;">
<table style="text-align: left; width: 1000px; height: 315px;" border="0"
 cellpadding="2" cellspacing="2">
  <tbody>
    <tr>
      <td colspan="1" rowspan="5" style="vertical-align: top;"><img
 src="nodari2.jpg">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;

      <br>
      </td>
      <td colspan="2" rowspan="1" style="vertical-align: top;">
<h2>Nodari Sitchinava</h2>
	<strong> Assistant Professor </strong> <br> <br>
	<a href="http://www.hawaii.edu">University of Hawaii, Manoa</a> <br> 
	<a href="http://www.ics.hawaii.edu">Department of Information and Computer Sciences</a>  <br>
1680 East West Road, POST 317 <br>
Honolulu, HI 96822 <br>
    </tr>
    <tr>
      <td style="vertical-align: top;">Phone:<br> </td>
      <td style="vertical-align: top;">+1 (808) 956-3581</td>
    </tr>
    <tr>
      <td style="vertical-align: top;">Fax:<br> </td>
      <td style="vertical-align: top;">+1 (808) 956-3548</td>
    </tr>
    <tr>
      <td style="vertical-align: top;">Email:<br> </td>
      <td style="vertical-align: top;">nodari (dot) sitchinava (at) hawaii (dot) edu</td>
    </tr>
    <tr>
      <td colspan="2" rowspan="1" style="vertical-align: top;"><br>
      <br>
      </td>
    </tr>
  </tbody>
</table>
<br>
<hr style="width: 100%; height: 2px;">

<h2>Research</h2>
I am interested in the design and analysis of algorithms, in particular, for multi-core architectures, external memory model, cache-oblivious model, and their parallel extensions, theoretical aspects of GPGPU computing and MapReduce framework. I am also interested in computational geometry and graph algorithms.
<br>
<br>
<strong> Prospective students:</strong> I am looking for bright and self-motivated students to work with on the topics in parallel, sequential, I/O-efficient and cache-oblivious algorithms and data structures with applications to high-performance computing. If you have strong theoretical or programming background and would like to work on algorithms and/or applications for multicores, GPUs and clusters of processors, take a look at my papers and apply to the graduate program at the University of Hawaii (information can be found <a href="http://www.ics.hawaii.edu/academics/graduate-programs/ph-d-in-ics/academics/graduate-programs">here</a>).  Once you are admitted, drop me a line to discuss projects which might be of mutual interest.  
<br>

<hr style="width: 100%; height: 2px;">

<h2>Curriculum Vitae </h2>
<a href="cv.ps">Postscript version</a><br>
<a href="cv.pdf">PDF version</a><br>
<hr style="width: 100%; height: 2px;">

<h2>Teaching</h2>
<li> <a href="teaching/s14/ics491.html">ICS 491: Parallel Algorithms</a> (Spring 2014) </li>
<hr style="width: 100%; height: 2px;">

<h2> Past Teaching </h2>
<li> <a href="http://algo2.iti.kit.edu/2053.php">Algorithms for memory hierarchies</a> (Winter 2012/2013) at KIT </li>
<li> <a href="http://algo2.iti.kit.edu/1971.php">Seminar on algorithms for realistic parallel models</a> (Summer 2012) at KIT </li>
<li> <a href="http://www.cs.au.dk/~gerth/io10graph/">I/O-efficient graph algorithms</a> (Spring 2010) at MADALGO </li>
<li> <a href="http://www.madalgo.au.dk/html_sider/2_5_Events/SS2008/FrontPage_SS2008.html">Summer school on cache-oblivious algorithms</a> (Summer 2008) at MADALGO </li>

<h2>Committee Service</h2>
<li> <a href="http://www.cs.jhu.edu/~spaa/">26th ACM Symposium on Parallelism in Algorithms and Architectures (SPAA)</a>, Prague, Czech Republic, 2014, PC member </li>
<li> <a href="http://www.siam.org/meetings/alenex14/">Meeting on Algorithm Engineering & Experiments (ALENEX)</a>, Portland, OR, USA, 2014, PC member </li>
<li> <a href="http://www.madalgo.au.dk/html_sider/2_5_Events/MASSIVE_2013/Call_For_Papers_2013.html">5th Workshop on Massive Data Algorithmics (MASSIVE)</a>, Sophia Antipolis, France, 2013, PC member </li>
<li> <a href="http://www.cpm2013.de">24th Annual Symposium on Combinatorial Pattern Matching (CPM)</a>, Bad Herrenalb, Germany, 2013, OC member </li>

<h2>Publications</h2>
All publications are in the alphabetical author order, except when marked with (*). You can also find my publications on <a href="http://scholar.google.de/citations?user=JjQ8xbQAAAAJ&hl=en&oi=ao">Google Scholar</a> and on <a href="http://www.informatik.uni-trier.de/~ley/pers/hd/s/Sitchinava:Nodari.html">DBLP</a>. 

<h3>Theses </h3> 
<ul>

  <li>N. Sitchinava "Parallel external memory model and algorithms for multicore architectures", 
      Ph.D. Thesis, University of California, Irvine, September 2009. </li>

  <li>N. Sitchinava "<a href="http://hdl.handle.net/1721.1/18034">Dynamic scan chains &mdash; a novel architecture to lower the cost of VLSI test</a>", 
      Master Thesis, Massachusetts Institute of Technology, September 2003. </li>
</ul>

<h3>Conference Proceedings </h3>
<ul>

  <li>D. Ajwani, N. Sitchinava. 
      "<a href="http://arxiv.org/abs/1306.4521">Empirical evaluation of the parallel distribution sweeping framework on multicore architectures</a>", 
      in <em> Proceedings of the 21st European Symposium on Algorithms (ESA)</em>, pages 25-36, 2013.</li>

  <li> M. Birn, V. Osipov, P. Sanders, C. Schulz, N. Sitchinava. 
      "<a href="http://arxiv.org/abs/1302.4587">Efficient parallel and external matching</a>", 
      in <em> Proceedings of the 19th International Conference Euro-Par 2013 Parallel Processing (Euro-Par)</em>, pages 659-670, 2013. </li>

  <li> L. Arge, J. Fischer, P. Sanders, N. Sitchinava. 
      "<a href="wads2013.pdf">On (dynamic) range minimum queries in external memory</a>", 
      in <em>Proceedings of the 13th International Symposium on Algorithms and Data Structures (WADS)</em>, pages 37-48, 2013.</li>

  <li>N. Sitchinava, N. Zeh, 
      "<a href="http://dl.acm.org/citation.cfm?doid=2312005.2312046">A parallel buffer tree</a>", 
      in <em> Proceedings of the 24th ACM Symposium on Parallelism in Algorithms and Architectures (SPAA) </em>, pages 214-223, 2012.  </li>

  <li>M.T. Goodrich, N. Sitchinava, Q. Zhang, 
      "<a href="http://arxiv.org/abs/1101.1902">Sorting, searching and simulation in the MapReduce framework</a>", 
      in <em>Proceedings of the 22nd International Symposium on Algorithms and Computation (ISAAC)</em>, pages 374-383, 2011.  </li>

  <li>D. Ajwani, N. Sitchinava, N. Zeh, 
      "<a href="opt-pem-distsweep.pdf">I/O-optimal algorithms for orthogonal problems for private-cache chip multiprocessors</a>", 
      in <em>Proceedings of the 26th IEEE International Parallel &amp; Distributed Processing Symposium (IPDPS)</em>, pages 1114-1123, 2011.  </li>

  <li>D. Ajwani, N. Sitchinava, N. Zeh, 
      "<a href="pem-distsweep.pdf">Geometric algorithms for private-cache chip multiprocessors</a>", 
      in <em>Proceedings of the 18th European Symposium on Algorithms (ESA)</em>, pages 75-86, 2010.</li>

  <li>L. Arge, M.T. Goodrich, N. Sitchinava, 
      "<a href="graph_pem.pdf">Parallel external memory graph algorithms</a>", 
      in <em>Proceedings of the 25th IEEE International Parallel &amp; Distributed Processing Symposium (IPDPS)</em>, pages 1-11, 2010.  </li>

  <li>L. Arge, M.T. Goodrich, M. Nelson, N. Sitchinava, 
      "<a href="spaa_08_pem.pdf">Fundamental parallel algorithms for private-cache chip multiprocessors</a>", 
      in <em>Proceedings of the 20th ACM Symposium on Parallelism in Algorithms and Architectures (SPAA)</em>, pages 197-206, 2008.</li>

  <li>D. Eppstein, M.T. Goodrich, N. Sitchinava, 
      "<a href="socg2007.pdf">Guard placement for efficient point-in-polygon proofs</a>", 
      in <em>Proceedings of the 23rd Annual ACM Symposium on Computational Geometry (SoCG)</em>, pages 27-36, 2007.</li>

  <li>* N. Sitchinava, S. Samaranayake, R. Kapur, E. Gizdarski, F.  Neuveux, T.W. Williams, 
      "<a href="vts2004.pdf">Changing scan enable during shift</a>", 
      in <em>Proceedings of the 22nd IEEE VLSI Test Symposium (VTS)</em>, pages 73-78, 2004.</li>

  <li>* S. Samaranayake, E. Gizdarski, N. Sitchinava, F. Neuveux, R.  Kapur, T.W. Williams, 
      "<a href="vts2003.pdf">A reconfigurable shared scan-in architecture</a>",
      in <em> Proceedings of the 21st IEEE VLSI Test Symposium (VTS)</em>, pages 9-14, 2003.</li>

</ul>

<h3>Journal Publications </h3>
<ul>

  <li>N. Sitchinava 
      "<a href="http://dl.acm.org/citation.cfm?doid=2367574.2367578">Computational geometry in the parallel external memory model</a>", 
      SIGSPATIAL Special 4(2): 18-23 (2012).

  <li>* S. Samaranayake, N. Sitchinava, R. Kapur, M. Amin, T.W. Williams,
      "<a href="http://dx.doi.org/10.1109/MC.2002.1039519">Dynamic Scan: driving down the cost of test</a>", 
      IEEE Computer 35(10): 63-68 (2002).</li>

</ul>

<h3>Keynote Talks</h3>
<ul>

  <li> "Data Locality In High-Performance Computing", Workshop on Scientific Computing Carpentry, 2013. </li>

</ul>

<h3>Selected Invited Talks</h3>
<ul>
  <li>"(Dynamic) RMQ in the External Memory and Cache-oblivious models", University of Chile, (Host: Prof. J&eacuter&eacutemy Barbay), November 27, 2013 </li>

  <li>"Locality-conscious parallel algorithms", Georgetown University, (Host: Prof. Jeremy T. Fineman), November 14, 2013 </li>

  <li>"Locality-conscious parallel algorithms", Stony Brook University, (Host: Prof. Michael A. Bender), November 13, 2013 </li>

  <li>"PEM model and its application to GPU computing", University of Patras, (Host: Prof. Christos D. Zaroliagis), October 22, 2013 </li>

  <li>"Locality-conscious parallel algorithms", University of Ljubljana, (Host: Prof. Andrej Brodnik), October 17, 2013 </li>

  <li>"Parallel External Memory (PEM) model and its application to GPU computing", ETH Zurich, (Host: Dr. Riko Jacob), October 14, 2013 </li>

  <li>"Data locality in high-performance computing", University of Kansas, (Host: Prof. Joseph Evans), April 8, 2013 </li>

  <li>"A parallel buffer tree", TU Eindhoven, (Host: Prof. Mark de Berg), May 4, 2012 </li>

  <li>"Parallel computing &mdash; a theoretical perspective", Georgia Institute of Technology (Host: Prof. David Bader), March 17, 2011.</li>

  <li>"Parallel computing &mdash; a theoretical perspective", Goethe University Frankfurt.  (Host: Prof. Dr. Ulrich Meyer), December 20, 2010.</li>

  <li>"Geometric algorithms for private-cache chip multiprocessors", University of California, Irvine. (Host: Prof. Michael T. Goodrich), April 30, 2010.</li>

  <li> "Parallel external memory model for multicore architectures", Cambridge University (Host: Prof. Simon Moore), April 22, 2009. </li>

  <li> "Parallel external memory model for multicore architectures", Dalhousie University (Host: Prof. Norbert Zeh), October 16, 2008.  </li>

</ul>

<h3>Workshop Presentations </h3>
<ul>
  <li>N. Sitchinava, V. Weichert.
      "Provably efficient GPU algorithms".
      <em>Workshop on Massive Data Algorithmics (MASSIVE)</em>, 2013.</li>

  <li> L. Arge, J. Fischer, P. Sanders, N. Sitchinava. 
      "On (dynamic) range minimum queries in external memory".
      <em>Workshop on Massive Data Algorithmics (MASSIVE)</em>, 2013.</li>

  <li>D. Ajwani, N. Sitchinava, N. Zeh. 
      "I/O-optimal distribution sweeping on private-cache chip multiprocessors".  
      <em>Workshop on Massive Data Algorithmics (MASSIVE)</em>, 2011.</li>

  <li>D. Ajwani, N. Sitchinava, N. Zeh. 
      "Geometric algorithms for private-cache chip multiprocessors". 
      <em> Workshop on Massive Data Algorithmics (MASSIVE)</em>, 2010.</li>

  <li>L. Arge, M.T. Goodrich, N. Sitchinava. 
      "Parallel external memory model". 
      <em>Workshop on Theory and Many-Cores (T&amp;MC)</em>, 2009.  </li>

  <li>* N. Sitchinava, S. Samaranayake, R. Kapur, F. Neuveux, E.  Gizdarski, T.W. Williams, 
      "Dynamically reconfigurable shared scan-in architecture", 
      <em>IEEE International Test Synthesis Workshop (ITSW)</em>, 2004.</li>

  <li>* N. Sitchinava, S. Samaranayake, R. Kapur, F. Neuveux, E.  Gizdarski, T.W. Williams, D. Spielman, 
      "A segment identification algorithms for a dynamic scan architecture", 
      <em> IEEE International Test Synthesis Workshop (ITSW)</em>, 2003.</li>

  <li>* N. Sitchinava, S. Samaranayake, R. Kapur, M. Amin, T.W. Williams,
      "DFT - ATE solution to lower the cost of test", 
      <em>IEEE Workshop on Test Resource Partitioning</em>, 2001.  </li>

</ul>

<h3>Patents<br>
</h3>
<ul>
  <li><strong> Dynamically reconfigurable shared scan-in test architecture</strong>. Inventors: R. Kapur, N.
Sitchinava, S. Samaranayake, E. Gizdarski, F. Neuveux, S. Duggirala,
T.W. Williams. US Patents 7,900,105, 7,836,368, 7,836,367, 7,418,640, 7,596,733, 7,743,299, 7,774,663.</li>

</ul>
<br>
<hr style="width: 100%; height: 2px;">Last Modified: January 18, 2014<br>
<br>
</body>
</html>

