<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="319" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/University Program,Library,Library/DSP/Video and Image Processing,Library/Interface Protocols,Library/Processors and Peripherals,Library/Processors and Peripherals/Peripherals,Library/University Program/Audio &amp; Video/Video,Library/DSP,Library/Interface Protocols/Audio &amp; Video,Library/University Program/Clock,Library/University Program/Audio &amp; Video,Project" />
 <window width="2576" height="1056" x="-8" y="-8" />
 <generation testbench_simulation="VERILOG" path="_PROJECT_NAME_" />
</preferences>
