// Seed: 774624793
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_6 = 32'd17
) (
    input  wor  id_0,
    output tri0 id_1,
    output tri1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  logic id_5;
  logic _id_6;
  ;
  wire id_7 = id_0;
  wire [1  ==  -1 : id_6] id_8;
  wire id_9;
endmodule
module module_2 #(
    parameter id_4 = 32'd31
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_2
  );
  output wire id_5;
  inout wire _id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [-1 : id_4] id_8;
endmodule
