{
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 115.718,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 118.541,
	"finish__design__instance__count__class:timing_repair_buffer": 17,
	"finish__design__instance__area__class:timing_repair_buffer": 660.442,
	"finish__design__instance__count__class:inverter": 4,
	"finish__design__instance__area__class:inverter": 67.7376,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 11.2896,
	"finish__design__instance__count__class:sequential_cell": 7,
	"finish__design__instance__area__class:sequential_cell": 671.731,
	"finish__design__instance__count__class:multi_input_combinational_cell": 35,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1600.3,
	"finish__design__instance__count": 69,
	"finish__design__instance__area": 3245.76,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.67426,
	"finish__clock__skew__setup": 0.00213546,
	"finish__clock__skew__hold": 0.00213546,
	"finish__timing__drv__max_slew_limit": 0.87968,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.975353,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00364998,
	"finish__power__switching__total": 0.000993223,
	"finish__power__leakage__total": 5.86278e-08,
	"finish__power__total": 0.00464327,
	"finish__design__io": 17,
	"finish__design__die__area": 49715.6,
	"finish__design__core__area": 47817.1,
	"finish__design__instance__count": 200,
	"finish__design__instance__area": 3985.23,
	"finish__design__instance__count__stdcell": 200,
	"finish__design__instance__area__stdcell": 3985.23,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0833432,
	"finish__design__instance__utilization__stdcell": 0.0833432,
	"finish__design__rows": 43,
	"finish__design__rows:GF018hv5v_green_sc9": 43,
	"finish__design__sites": 16942,
	"finish__design__sites:GF018hv5v_green_sc9": 16942,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}