Classic Timing Analyzer report for F7
Fri Nov 27 14:12:53 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'inCompteurBP_clk_1hz'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                  ;
+-------------------------------------+-------+---------------+------------------------------------------------+-------------------------------+------------------------------+----------------------+----------------------+--------------+
; Type                                ; Slack ; Required Time ; Actual Time                                    ; From                          ; To                           ; From Clock           ; To Clock             ; Failed Paths ;
+-------------------------------------+-------+---------------+------------------------------------------------+-------------------------------+------------------------------+----------------------+----------------------+--------------+
; Worst-case tsu                      ; N/A   ; None          ; 6.910 ns                                       ; inCompteurBP_BP_Babord        ; outCompteurBP_BP_Appuis~reg0 ; --                   ; inCompteurBP_clk_1hz ; 0            ;
; Worst-case tco                      ; N/A   ; None          ; 8.567 ns                                       ; outCompteurBP_BP_Tribord~reg0 ; outCompteurBP_BP_Tribord     ; inCompteurBP_clk_1hz ; --                   ; 0            ;
; Worst-case th                       ; N/A   ; None          ; -4.474 ns                                      ; inCompteurBP_BP_Tribord       ; state[2]                     ; --                   ; inCompteurBP_clk_1hz ; 0            ;
; Clock Setup: 'inCompteurBP_clk_1hz' ; N/A   ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; state[0]                      ; outCompteurBP_BP_Appuis~reg0 ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; 0            ;
; Total number of failed paths        ;       ;               ;                                                ;                               ;                              ;                      ;                      ; 0            ;
+-------------------------------------+-------+---------------+------------------------------------------------+-------------------------------+------------------------------+----------------------+----------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5AF256I8       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; -40                ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 125                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                  ;
+----------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name      ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+----------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; inCompteurBP_clk_1hz ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+----------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'inCompteurBP_clk_1hz'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+----------------------+----------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                          ; To                            ; From Clock           ; To Clock             ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+----------------------+----------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; state[0]                      ; outCompteurBP_BP_Appuis~reg0  ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 1.777 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; state[1]                      ; state[0]                      ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 1.709 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; state[1]                      ; state[2]                      ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 1.709 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; state[0]                      ; state[0]                      ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; state[0]                      ; state[2]                      ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; state[0]                      ; outCompteurBP_BP_STBY~reg0    ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 1.561 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; state[0]                      ; outCompteurBP_BP_Tribord~reg0 ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 1.559 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; state[0]                      ; state[1]                      ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 1.559 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; state[2]                      ; state[0]                      ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; state[2]                      ; state[2]                      ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 1.526 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; state[1]                      ; outCompteurBP_BP_Appuis~reg0  ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; outCompteurBP_BP_Appuis~reg0  ; outCompteurBP_BP_Appuis~reg0  ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 1.514 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; state[2]                      ; state[1]                      ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 1.503 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; state[2]                      ; outCompteurBP_BP_STBY~reg0    ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; state[2]                      ; outCompteurBP_BP_Appuis~reg0  ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 1.482 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; state[1]                      ; state[1]                      ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 1.346 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; state[0]                      ; outCompteurBP_BP_Babord~reg0  ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; state[1]                      ; outCompteurBP_BP_Tribord~reg0 ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 0.793 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; state[1]                      ; outCompteurBP_BP_Babord~reg0  ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 0.792 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; state[1]                      ; outCompteurBP_BP_STBY~reg0    ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 0.790 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; outCompteurBP_BP_Tribord~reg0 ; outCompteurBP_BP_Tribord~reg0 ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; outCompteurBP_BP_Babord~reg0  ; outCompteurBP_BP_Babord~reg0  ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; outCompteurBP_BP_STBY~reg0    ; outCompteurBP_BP_STBY~reg0    ; inCompteurBP_clk_1hz ; inCompteurBP_clk_1hz ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+----------------------+----------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                               ;
+-------+--------------+------------+-------------------------+------------------------------+----------------------+
; Slack ; Required tsu ; Actual tsu ; From                    ; To                           ; To Clock             ;
+-------+--------------+------------+-------------------------+------------------------------+----------------------+
; N/A   ; None         ; 6.910 ns   ; inCompteurBP_BP_Babord  ; outCompteurBP_BP_Appuis~reg0 ; inCompteurBP_clk_1hz ;
; N/A   ; None         ; 6.400 ns   ; inCompteurBP_BP_Babord  ; state[1]                     ; inCompteurBP_clk_1hz ;
; N/A   ; None         ; 5.713 ns   ; inCompteurBP_BP_Babord  ; state[2]                     ; inCompteurBP_clk_1hz ;
; N/A   ; None         ; 5.628 ns   ; inCompteurBP_BP_Tribord ; outCompteurBP_BP_Appuis~reg0 ; inCompteurBP_clk_1hz ;
; N/A   ; None         ; 5.586 ns   ; inCompteurBP_BP_Babord  ; state[0]                     ; inCompteurBP_clk_1hz ;
; N/A   ; None         ; 5.557 ns   ; inCompteurBP_BP_STBY    ; outCompteurBP_BP_Appuis~reg0 ; inCompteurBP_clk_1hz ;
; N/A   ; None         ; 5.450 ns   ; inCompteurBP_BP_Tribord ; state[1]                     ; inCompteurBP_clk_1hz ;
; N/A   ; None         ; 5.232 ns   ; inCompteurBP_BP_STBY    ; state[2]                     ; inCompteurBP_clk_1hz ;
; N/A   ; None         ; 4.856 ns   ; inCompteurBP_BP_Tribord ; state[0]                     ; inCompteurBP_clk_1hz ;
; N/A   ; None         ; 4.740 ns   ; inCompteurBP_BP_Tribord ; state[2]                     ; inCompteurBP_clk_1hz ;
+-------+--------------+------------+-------------------------+------------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                 ;
+-------+--------------+------------+-------------------------------+--------------------------+----------------------+
; Slack ; Required tco ; Actual tco ; From                          ; To                       ; From Clock           ;
+-------+--------------+------------+-------------------------------+--------------------------+----------------------+
; N/A   ; None         ; 8.567 ns   ; outCompteurBP_BP_Tribord~reg0 ; outCompteurBP_BP_Tribord ; inCompteurBP_clk_1hz ;
; N/A   ; None         ; 7.176 ns   ; outCompteurBP_BP_Appuis~reg0  ; outCompteurBP_BP_Appuis  ; inCompteurBP_clk_1hz ;
; N/A   ; None         ; 6.991 ns   ; outCompteurBP_BP_STBY~reg0    ; outCompteurBP_BP_STBY    ; inCompteurBP_clk_1hz ;
; N/A   ; None         ; 6.599 ns   ; outCompteurBP_BP_Babord~reg0  ; outCompteurBP_BP_Babord  ; inCompteurBP_clk_1hz ;
+-------+--------------+------------+-------------------------------+--------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                      ;
+---------------+-------------+-----------+-------------------------+------------------------------+----------------------+
; Minimum Slack ; Required th ; Actual th ; From                    ; To                           ; To Clock             ;
+---------------+-------------+-----------+-------------------------+------------------------------+----------------------+
; N/A           ; None        ; -4.474 ns ; inCompteurBP_BP_Tribord ; state[2]                     ; inCompteurBP_clk_1hz ;
; N/A           ; None        ; -4.590 ns ; inCompteurBP_BP_Tribord ; state[0]                     ; inCompteurBP_clk_1hz ;
; N/A           ; None        ; -4.966 ns ; inCompteurBP_BP_STBY    ; state[2]                     ; inCompteurBP_clk_1hz ;
; N/A           ; None        ; -5.184 ns ; inCompteurBP_BP_Tribord ; state[1]                     ; inCompteurBP_clk_1hz ;
; N/A           ; None        ; -5.291 ns ; inCompteurBP_BP_STBY    ; outCompteurBP_BP_Appuis~reg0 ; inCompteurBP_clk_1hz ;
; N/A           ; None        ; -5.320 ns ; inCompteurBP_BP_Babord  ; state[0]                     ; inCompteurBP_clk_1hz ;
; N/A           ; None        ; -5.362 ns ; inCompteurBP_BP_Tribord ; outCompteurBP_BP_Appuis~reg0 ; inCompteurBP_clk_1hz ;
; N/A           ; None        ; -5.447 ns ; inCompteurBP_BP_Babord  ; state[2]                     ; inCompteurBP_clk_1hz ;
; N/A           ; None        ; -6.134 ns ; inCompteurBP_BP_Babord  ; state[1]                     ; inCompteurBP_clk_1hz ;
; N/A           ; None        ; -6.644 ns ; inCompteurBP_BP_Babord  ; outCompteurBP_BP_Appuis~reg0 ; inCompteurBP_clk_1hz ;
+---------------+-------------+-----------+-------------------------+------------------------------+----------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Nov 27 14:12:53 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off F7 -c F7 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "inCompteurBP_clk_1hz" is an undefined clock
Info: Clock "inCompteurBP_clk_1hz" Internal fmax is restricted to 360.1 MHz between source register "state[0]" and destination register "outCompteurBP_BP_Appuis~reg0"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.777 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y4_N9; Fanout = 6; REG Node = 'state[0]'
            Info: 2: + IC(0.473 ns) + CELL(0.624 ns) = 1.097 ns; Loc. = LCCOMB_X1_Y4_N22; Fanout = 1; COMB Node = 'Mux4~0'
            Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 1.669 ns; Loc. = LCCOMB_X1_Y4_N14; Fanout = 1; COMB Node = 'Mux4~2'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.777 ns; Loc. = LCFF_X1_Y4_N15; Fanout = 2; REG Node = 'outCompteurBP_BP_Appuis~reg0'
            Info: Total cell delay = 0.938 ns ( 52.79 % )
            Info: Total interconnect delay = 0.839 ns ( 47.21 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "inCompteurBP_clk_1hz" to destination register is 2.727 ns
                Info: 1: + IC(0.000 ns) + CELL(1.091 ns) = 1.091 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'inCompteurBP_clk_1hz'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'inCompteurBP_clk_1hz~clkctrl'
                Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.727 ns; Loc. = LCFF_X1_Y4_N15; Fanout = 2; REG Node = 'outCompteurBP_BP_Appuis~reg0'
                Info: Total cell delay = 1.757 ns ( 64.43 % )
                Info: Total interconnect delay = 0.970 ns ( 35.57 % )
            Info: - Longest clock path from clock "inCompteurBP_clk_1hz" to source register is 2.727 ns
                Info: 1: + IC(0.000 ns) + CELL(1.091 ns) = 1.091 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'inCompteurBP_clk_1hz'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'inCompteurBP_clk_1hz~clkctrl'
                Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.727 ns; Loc. = LCFF_X1_Y4_N9; Fanout = 6; REG Node = 'state[0]'
                Info: Total cell delay = 1.757 ns ( 64.43 % )
                Info: Total interconnect delay = 0.970 ns ( 35.57 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "outCompteurBP_BP_Appuis~reg0" (data pin = "inCompteurBP_BP_Babord", clock pin = "inCompteurBP_clk_1hz") is 6.910 ns
    Info: + Longest pin to register delay is 9.677 ns
        Info: 1: + IC(0.000 ns) + CELL(0.925 ns) = 0.925 ns; Loc. = PIN_A12; Fanout = 4; PIN Node = 'inCompteurBP_BP_Babord'
        Info: 2: + IC(7.421 ns) + CELL(0.651 ns) = 8.997 ns; Loc. = LCCOMB_X1_Y4_N22; Fanout = 1; COMB Node = 'Mux4~0'
        Info: 3: + IC(0.366 ns) + CELL(0.206 ns) = 9.569 ns; Loc. = LCCOMB_X1_Y4_N14; Fanout = 1; COMB Node = 'Mux4~2'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.677 ns; Loc. = LCFF_X1_Y4_N15; Fanout = 2; REG Node = 'outCompteurBP_BP_Appuis~reg0'
        Info: Total cell delay = 1.890 ns ( 19.53 % )
        Info: Total interconnect delay = 7.787 ns ( 80.47 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "inCompteurBP_clk_1hz" to destination register is 2.727 ns
        Info: 1: + IC(0.000 ns) + CELL(1.091 ns) = 1.091 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'inCompteurBP_clk_1hz'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'inCompteurBP_clk_1hz~clkctrl'
        Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.727 ns; Loc. = LCFF_X1_Y4_N15; Fanout = 2; REG Node = 'outCompteurBP_BP_Appuis~reg0'
        Info: Total cell delay = 1.757 ns ( 64.43 % )
        Info: Total interconnect delay = 0.970 ns ( 35.57 % )
Info: tco from clock "inCompteurBP_clk_1hz" to destination pin "outCompteurBP_BP_Tribord" through register "outCompteurBP_BP_Tribord~reg0" is 8.567 ns
    Info: + Longest clock path from clock "inCompteurBP_clk_1hz" to source register is 2.727 ns
        Info: 1: + IC(0.000 ns) + CELL(1.091 ns) = 1.091 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'inCompteurBP_clk_1hz'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'inCompteurBP_clk_1hz~clkctrl'
        Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.727 ns; Loc. = LCFF_X1_Y4_N1; Fanout = 2; REG Node = 'outCompteurBP_BP_Tribord~reg0'
        Info: Total cell delay = 1.757 ns ( 64.43 % )
        Info: Total interconnect delay = 0.970 ns ( 35.57 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.536 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y4_N1; Fanout = 2; REG Node = 'outCompteurBP_BP_Tribord~reg0'
        Info: 2: + IC(2.780 ns) + CELL(2.756 ns) = 5.536 ns; Loc. = PIN_N11; Fanout = 0; PIN Node = 'outCompteurBP_BP_Tribord'
        Info: Total cell delay = 2.756 ns ( 49.78 % )
        Info: Total interconnect delay = 2.780 ns ( 50.22 % )
Info: th for register "state[2]" (data pin = "inCompteurBP_BP_Tribord", clock pin = "inCompteurBP_clk_1hz") is -4.474 ns
    Info: + Longest clock path from clock "inCompteurBP_clk_1hz" to destination register is 2.727 ns
        Info: 1: + IC(0.000 ns) + CELL(1.091 ns) = 1.091 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'inCompteurBP_clk_1hz'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'inCompteurBP_clk_1hz~clkctrl'
        Info: 3: + IC(0.827 ns) + CELL(0.666 ns) = 2.727 ns; Loc. = LCFF_X1_Y4_N5; Fanout = 4; REG Node = 'state[2]'
        Info: Total cell delay = 1.757 ns ( 64.43 % )
        Info: Total interconnect delay = 0.970 ns ( 35.57 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.507 ns
        Info: 1: + IC(0.000 ns) + CELL(0.919 ns) = 0.919 ns; Loc. = PIN_E3; Fanout = 4; PIN Node = 'inCompteurBP_BP_Tribord'
        Info: 2: + IC(5.981 ns) + CELL(0.499 ns) = 7.399 ns; Loc. = LCCOMB_X1_Y4_N4; Fanout = 1; COMB Node = 'state[2]~4'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.507 ns; Loc. = LCFF_X1_Y4_N5; Fanout = 4; REG Node = 'state[2]'
        Info: Total cell delay = 1.526 ns ( 20.33 % )
        Info: Total interconnect delay = 5.981 ns ( 79.67 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Fri Nov 27 14:12:53 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


