# Compile of Adder_1bit.vhd was successful.
# Compile of Adder_4bit.vhd was successful.
# Compile of adder_10bit.vhd was successful.
# Compile of Adder_10bit_tb.vhd was successful.
# Compile of Carry_generator.vhd was successful.
# Compile of mux_4.vhd was successful.
# Compile of Adder_10bit.vho was successful.
# 7 compiles, 0 failed with no errors.
vsim -gui work_gate_lavel.adder_10bit_tb -sdftyp /Adder_10bit_tb/uut=C:/CSD/P4/Adder_10bit_CLA/simulation/modelsim/Adder_10bit_vhd.sdo
# vsim -gui work_gate_lavel.adder_10bit_tb -sdftyp "/Adder_10bit_tb/uut=C:/CSD/P4/Adder_10bit_CLA/simulation/modelsim/Adder_10bit_vhd.sdo" 
# Start time: 18:54:49 on Mar 29,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work_gate_lavel.adder_10bit_tb(behavior)
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work_gate_lavel.adder_10bit(structure)
# Loading work_gate_lavel.hard_block(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading instances from C:/CSD/P4/Adder_10bit_CLA/simulation/modelsim/Adder_10bit_vhd.sdo
# Loading timing data from C:/CSD/P4/Adder_10bit_CLA/simulation/modelsim/Adder_10bit_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /adder_10bit_tb File: C:/CSD/P4/Adder_10bit_CLA/Adder_10bit_tb.vhd
add wave sim:/adder_10bit_tb/*
run 10ms
# End time: 18:55:25 on Mar 29,2022, Elapsed time: 0:00:36
# Errors: 0, Warnings: 6
