<mods xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.loc.gov/mods/v3" version="3.3" xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-3.xsd"><id>2915905</id><setSpec>journal_article</setSpec><setSpec>doc-type:article</setSpec><setSpec>ddc:000</setSpec><setSpec>journal_articleFtxt</setSpec><setSpec>open_access</setSpec>

<genre>article</genre>

<titleInfo><title>CoreVA-MPSoC: A Many-core Architecture with Tightly Coupled Shared and Local Data Memories</title></titleInfo>


<note type="publicationStatus">published</note>



<name type="personal">
  <namePart type="given">Johannes</namePart>
  <namePart type="family">Ax</namePart>
  <role><roleTerm type="text">author</roleTerm> </role><identifier type="local">25328392</identifier><description xsi:type="identifierDefinition" type="orcid">0000-0002-4943-2715</description></name>
<name type="personal">
  <namePart type="given">Gregor</namePart>
  <namePart type="family">Sievers</namePart>
  <role><roleTerm type="text">author</roleTerm> </role></name>
<name type="personal">
  <namePart type="given">Julian</namePart>
  <namePart type="family">Daberkow</namePart>
  <role><roleTerm type="text">author</roleTerm> </role></name>
<name type="personal">
  <namePart type="given">Martin</namePart>
  <namePart type="family">Flasskamp</namePart>
  <role><roleTerm type="text">author</roleTerm> </role><identifier type="local">24456799</identifier><description xsi:type="identifierDefinition" type="orcid">0000-0003-3696-1316</description></name>
<name type="personal">
  <namePart type="given">Marten</namePart>
  <namePart type="family">Vohrmann</namePart>
  <role><roleTerm type="text">author</roleTerm> </role><identifier type="local">33213419</identifier><description xsi:type="identifierDefinition" type="orcid">0000-0002-1202-7265</description></name>
<name type="personal">
  <namePart type="given">Thorsten</namePart>
  <namePart type="family">Jungeblut</namePart>
  <role><roleTerm type="text">author</roleTerm> </role><identifier type="local">21397800</identifier><description xsi:type="identifierDefinition" type="orcid">0000-0001-7425-8766</description></name>
<name type="personal">
  <namePart type="given">Wayne</namePart>
  <namePart type="family">Kelly</namePart>
  <role><roleTerm type="text">author</roleTerm> </role></name>
<name type="personal">
  <namePart type="given">Mario</namePart>
  <namePart type="family">Porrmann</namePart>
  <role><roleTerm type="text">author</roleTerm> </role><identifier type="local">32337297</identifier><description xsi:type="identifierDefinition" type="orcid">0000-0003-1005-5753</description></name>
<name type="personal">
  <namePart type="given">Ulrich</namePart>
  <namePart type="family">Rückert</namePart>
  <role><roleTerm type="text">author</roleTerm> </role><identifier type="local">15438821</identifier></name>







<name type="corporate">
  <namePart/>
  <identifier type="local">15438710</identifier>
  <role>
    <roleTerm type="text">department</roleTerm>
  </role>
</name>

<name type="corporate">
  <namePart/>
  <identifier type="local">8014655</identifier>
  <role>
    <roleTerm type="text">department</roleTerm>
  </role>
</name>





<name type="corporate">
  <namePart>Thematic Network Interactive Intelligent Systems</namePart>
  <role><roleTerm type="text">project</roleTerm></role>
</name>




<relatedItem type="constituent">
  <location>
    <url displayLabel="CoreVA-MPSoC_A_Many_core_Architecture_with_Tightly_Coupled_Shared_and_Local_Data_Memories.pdf">https://pub.uni-bielefeld.de/download/2915905/2916386/CoreVA-MPSoC_A_Many_core_Architecture_with_Tightly_Coupled_Shared_and_Local_Data_Memories.pdf</url>
  </location>
  <physicalDescription><internetMediaType>application/pdf</internetMediaType></physicalDescription>
  <accessCondition type="restrictionOnAccess">no</accessCondition>
</relatedItem>
<originInfo><publisher>IEEE</publisher><dateIssued encoding="w3cdtf">2018</dateIssued>
</originInfo>
<language><languageTerm authority="iso639-2b" type="code">eng</languageTerm>
</language>



<relatedItem type="host"><titleInfo><title>IEEE Transactions on Parallel and Distributed Systems</title></titleInfo>
  <identifier type="isbn">1045-9219</identifier>
  <identifier type="ISI">000429689200006</identifier><identifier type="urn">urn:nbn:de:0070-pub-29159051</identifier><identifier type="doi">10.1109/TPDS.2017.2785799</identifier>
<part><detail type="volume"><number>29</number></detail><detail type="issue"><number>5</number></detail><extent unit="pages">1030-1043</extent>
</part>
</relatedItem>


<extension>
<bibliographicCitation>
<wels>Ax, J.; Sievers, G.; Daberkow, J.; Flasskamp, M.; Vohrmann, M.; Jungeblut, T.; Kelly, W.; Porrmann, M.; Rückert, U. (2018): CoreVA-MPSoC: A Many-core Architecture with Tightly Coupled Shared and Local Data Memories &lt;em&gt;IEEE Transactions on Parallel and Distributed Systems&lt;/em&gt;,29:(5): 1030-1043.</wels>
<angewandte-chemie>J.  Ax, G.  Sievers, J.  Daberkow, M.  Flasskamp, M.  Vohrmann, T.  Jungeblut, W.  Kelly, M.  Porrmann, and U.  Rückert, “CoreVA-MPSoC: A Many-core Architecture with Tightly Coupled Shared and Local Data Memories”, &lt;em&gt;IEEE Transactions on Parallel and Distributed Systems&lt;/em&gt;, &lt;strong&gt;2018&lt;/strong&gt;, &lt;em&gt;29&lt;/em&gt;, 1030-1043.</angewandte-chemie>
<harvard1>Ax, J., et al., 2018. CoreVA-MPSoC: A Many-core Architecture with Tightly Coupled Shared and Local Data Memories. &lt;em&gt;IEEE Transactions on Parallel and Distributed Systems&lt;/em&gt;, 29(5), p 1030-1043.</harvard1>
<bio1>Ax J, Sievers G, Daberkow J, Flasskamp M, Vohrmann M, Jungeblut T, Kelly W, Porrmann M, Rückert U (2018) &lt;br /&gt;CoreVA-MPSoC: A Many-core Architecture with Tightly Coupled Shared and Local Data Memories.&lt;br /&gt;IEEE Transactions on Parallel and Distributed Systems 29(5): 1030-1043.</bio1>
<apa_indent>&lt;div style="text-indent:-25px; padding-left:25px;padding-bottom:0px;"&gt;Ax, J., Sievers, G., Daberkow, J., Flasskamp, M., Vohrmann, M., Jungeblut, T., Kelly, W., et al. (2018). CoreVA-MPSoC: A Many-core Architecture with Tightly Coupled Shared and Local Data Memories. &lt;em&gt;IEEE Transactions on Parallel and Distributed Systems&lt;/em&gt;, &lt;em&gt;29&lt;/em&gt;(5), 1030-1043. doi:10.1109/TPDS.2017.2785799&lt;/div&gt;</apa_indent>
<frontiers>Ax, J., Sievers, G., Daberkow, J., Flasskamp, M., Vohrmann, M., Jungeblut, T., Kelly, W., Porrmann, M., and Rückert, U. (2018). CoreVA-MPSoC: A Many-core Architecture with Tightly Coupled Shared and Local Data Memories. &lt;em&gt;IEEE Transactions on Parallel and Distributed Systems&lt;/em&gt; 29, 1030-1043.</frontiers>
<dgps>&lt;div style="text-indent:-25px; padding-left:25px;padding-bottom:0px;"&gt;Ax, J., Sievers, G., Daberkow, J., Flasskamp, M., Vohrmann, M., Jungeblut, T., Kelly, W., Porrmann, M. &amp;amp; Rückert, U. (2018). CoreVA-MPSoC: A Many-core Architecture with Tightly Coupled Shared and Local Data Memories. &lt;em&gt;IEEE Transactions on Parallel and Distributed Systems&lt;/em&gt;, &lt;em&gt;29&lt;/em&gt;(5), 1030-1043. IEEE. doi:10.1109/TPDS.2017.2785799.&lt;/div&gt;</dgps>
<ama>Ax J, Sievers G, Daberkow J, et al. CoreVA-MPSoC: A Many-core Architecture with Tightly Coupled Shared and Local Data Memories. &lt;em&gt;IEEE Transactions on Parallel and Distributed Systems&lt;/em&gt;. 2018;29(5):1030-1043.</ama>
<ieee> J. Ax, et al., “CoreVA-MPSoC: A Many-core Architecture with Tightly Coupled Shared and Local Data Memories”, &lt;em&gt;IEEE Transactions on Parallel and Distributed Systems&lt;/em&gt;,  vol. 29, 2018,  pp. 1030-1043.</ieee>
<apa>Ax, J., Sievers, G., Daberkow, J., Flasskamp, M., Vohrmann, M., Jungeblut, T., Kelly, W., et al. (2018). CoreVA-MPSoC: A Many-core Architecture with Tightly Coupled Shared and Local Data Memories. &lt;em&gt;IEEE Transactions on Parallel and Distributed Systems&lt;/em&gt;, &lt;em&gt;29&lt;/em&gt;(5), 1030-1043. doi:10.1109/TPDS.2017.2785799</apa>
<chicago>&lt;div style="text-indent:-25px; padding-left:25px;padding-bottom:0px;"&gt;Ax, Johannes, Sievers, Gregor, Daberkow, Julian, Flasskamp, Martin, Vohrmann, Marten, Jungeblut, Thorsten, Kelly, Wayne, Porrmann, Mario, and Rückert, Ulrich. 2018. “CoreVA-MPSoC: A Many-core Architecture with Tightly Coupled Shared and Local Data Memories”. &lt;em&gt;IEEE Transactions on Parallel and Distributed Systems&lt;/em&gt; 29 (5): 1030-1043.&lt;/div&gt;</chicago>
<lncs> Ax, J., Sievers, G., Daberkow, J., Flasskamp, M., Vohrmann, M., Jungeblut, T., Kelly, W., Porrmann, M., Rückert, U.: CoreVA-MPSoC: A Many-core Architecture with Tightly Coupled Shared and Local Data Memories. IEEE Transactions on Parallel and Distributed Systems. 29, 1030-1043 (2018).</lncs>
<default>Ax J, Sievers G, Daberkow J, Flasskamp M, Vohrmann M, Jungeblut T, Kelly W, Porrmann M, Rückert U (2018) &lt;br /&gt;&lt;em&gt;IEEE Transactions on Parallel and Distributed Systems&lt;/em&gt; 29(5): 1030-1043.</default>
<mla>Ax, Johannes, Sievers, Gregor, Daberkow, Julian, Flasskamp, Martin, Vohrmann, Marten, Jungeblut, Thorsten, Kelly, Wayne, Porrmann, Mario, and Rückert, Ulrich. “CoreVA-MPSoC: A Many-core Architecture with Tightly Coupled Shared and Local Data Memories”. &lt;em&gt;IEEE Transactions on Parallel and Distributed Systems&lt;/em&gt; 29.5 (2018): 1030-1043.</mla>
</bibliographicCitation>
</extension>
<recordInfo><recordIdentifier>2915905</recordIdentifier><recordCreationDate encoding="w3cdtf">2017-12-18T11:26:42Z</recordCreationDate><recordChangeDate encoding="w3cdtf">2021-11-10T12:58:10Z</recordChangeDate>
</recordInfo>
</mods>