// Seed: 1051721618
module module_0 (
    output tri id_0,
    output wor id_1
    , id_3
);
  wire id_4;
  ;
  assign module_1.id_4 = 0;
  assign id_3 = {1, 1 - id_3};
endmodule
module module_1 #(
    parameter id_9 = 32'd37
) (
    input supply1 id_0,
    output wire id_1,
    output wor id_2,
    input wor id_3,
    output supply0 id_4,
    input supply1 id_5,
    inout supply1 id_6,
    input tri id_7,
    input wand id_8,
    output supply0 _id_9,
    input wire id_10,
    output uwire id_11,
    input tri0 id_12
);
  logic [id_9 : -1 'b0] id_14[-1 'b0 : 1 'b0];
  module_0 modCall_1 (
      id_11,
      id_4
  );
  logic id_15;
endmodule
