#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1df7a90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1dc6320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1dcd8a0 .functor NOT 1, L_0x1e23bb0, C4<0>, C4<0>, C4<0>;
L_0x1e23990 .functor XOR 2, L_0x1e23850, L_0x1e238f0, C4<00>, C4<00>;
L_0x1e23aa0 .functor XOR 2, L_0x1e23990, L_0x1e23a00, C4<00>, C4<00>;
v0x1e201b0_0 .net *"_ivl_10", 1 0, L_0x1e23a00;  1 drivers
v0x1e202b0_0 .net *"_ivl_12", 1 0, L_0x1e23aa0;  1 drivers
v0x1e20390_0 .net *"_ivl_2", 1 0, L_0x1e237b0;  1 drivers
v0x1e20450_0 .net *"_ivl_4", 1 0, L_0x1e23850;  1 drivers
v0x1e20530_0 .net *"_ivl_6", 1 0, L_0x1e238f0;  1 drivers
v0x1e20660_0 .net *"_ivl_8", 1 0, L_0x1e23990;  1 drivers
v0x1e20740_0 .net "a", 0 0, v0x1e1e090_0;  1 drivers
v0x1e207e0_0 .net "b", 0 0, v0x1e1e130_0;  1 drivers
v0x1e20880_0 .net "c", 0 0, v0x1e1e1d0_0;  1 drivers
v0x1e20920_0 .var "clk", 0 0;
v0x1e209c0_0 .net "d", 0 0, v0x1e1e310_0;  1 drivers
v0x1e20a60_0 .net "out_pos_dut", 0 0, L_0x1e23510;  1 drivers
v0x1e20b00_0 .net "out_pos_ref", 0 0, L_0x1e22140;  1 drivers
v0x1e20ba0_0 .net "out_sop_dut", 0 0, L_0x1e236a0;  1 drivers
v0x1e20c40_0 .net "out_sop_ref", 0 0, L_0x1df8fa0;  1 drivers
v0x1e20ce0_0 .var/2u "stats1", 223 0;
v0x1e20d80_0 .var/2u "strobe", 0 0;
v0x1e20f30_0 .net "tb_match", 0 0, L_0x1e23bb0;  1 drivers
v0x1e21000_0 .net "tb_mismatch", 0 0, L_0x1dcd8a0;  1 drivers
v0x1e210a0_0 .net "wavedrom_enable", 0 0, v0x1e1e5e0_0;  1 drivers
v0x1e21170_0 .net "wavedrom_title", 511 0, v0x1e1e680_0;  1 drivers
L_0x1e237b0 .concat [ 1 1 0 0], L_0x1e22140, L_0x1df8fa0;
L_0x1e23850 .concat [ 1 1 0 0], L_0x1e22140, L_0x1df8fa0;
L_0x1e238f0 .concat [ 1 1 0 0], L_0x1e23510, L_0x1e236a0;
L_0x1e23a00 .concat [ 1 1 0 0], L_0x1e22140, L_0x1df8fa0;
L_0x1e23bb0 .cmp/eeq 2, L_0x1e237b0, L_0x1e23aa0;
S_0x1dca5d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1dc6320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1dcdc80 .functor AND 1, v0x1e1e1d0_0, v0x1e1e310_0, C4<1>, C4<1>;
L_0x1dce060 .functor NOT 1, v0x1e1e090_0, C4<0>, C4<0>, C4<0>;
L_0x1dce440 .functor NOT 1, v0x1e1e130_0, C4<0>, C4<0>, C4<0>;
L_0x1dce6c0 .functor AND 1, L_0x1dce060, L_0x1dce440, C4<1>, C4<1>;
L_0x1de5600 .functor AND 1, L_0x1dce6c0, v0x1e1e1d0_0, C4<1>, C4<1>;
L_0x1df8fa0 .functor OR 1, L_0x1dcdc80, L_0x1de5600, C4<0>, C4<0>;
L_0x1e215c0 .functor NOT 1, v0x1e1e130_0, C4<0>, C4<0>, C4<0>;
L_0x1e21630 .functor OR 1, L_0x1e215c0, v0x1e1e310_0, C4<0>, C4<0>;
L_0x1e21740 .functor AND 1, v0x1e1e1d0_0, L_0x1e21630, C4<1>, C4<1>;
L_0x1e21800 .functor NOT 1, v0x1e1e090_0, C4<0>, C4<0>, C4<0>;
L_0x1e218d0 .functor OR 1, L_0x1e21800, v0x1e1e130_0, C4<0>, C4<0>;
L_0x1e21940 .functor AND 1, L_0x1e21740, L_0x1e218d0, C4<1>, C4<1>;
L_0x1e21ac0 .functor NOT 1, v0x1e1e130_0, C4<0>, C4<0>, C4<0>;
L_0x1e21b30 .functor OR 1, L_0x1e21ac0, v0x1e1e310_0, C4<0>, C4<0>;
L_0x1e21a50 .functor AND 1, v0x1e1e1d0_0, L_0x1e21b30, C4<1>, C4<1>;
L_0x1e21cc0 .functor NOT 1, v0x1e1e090_0, C4<0>, C4<0>, C4<0>;
L_0x1e21dc0 .functor OR 1, L_0x1e21cc0, v0x1e1e310_0, C4<0>, C4<0>;
L_0x1e21e80 .functor AND 1, L_0x1e21a50, L_0x1e21dc0, C4<1>, C4<1>;
L_0x1e22030 .functor XNOR 1, L_0x1e21940, L_0x1e21e80, C4<0>, C4<0>;
v0x1dcd1d0_0 .net *"_ivl_0", 0 0, L_0x1dcdc80;  1 drivers
v0x1dcd5d0_0 .net *"_ivl_12", 0 0, L_0x1e215c0;  1 drivers
v0x1dcd9b0_0 .net *"_ivl_14", 0 0, L_0x1e21630;  1 drivers
v0x1dcdd90_0 .net *"_ivl_16", 0 0, L_0x1e21740;  1 drivers
v0x1dce170_0 .net *"_ivl_18", 0 0, L_0x1e21800;  1 drivers
v0x1dce550_0 .net *"_ivl_2", 0 0, L_0x1dce060;  1 drivers
v0x1dce7d0_0 .net *"_ivl_20", 0 0, L_0x1e218d0;  1 drivers
v0x1e1c600_0 .net *"_ivl_24", 0 0, L_0x1e21ac0;  1 drivers
v0x1e1c6e0_0 .net *"_ivl_26", 0 0, L_0x1e21b30;  1 drivers
v0x1e1c7c0_0 .net *"_ivl_28", 0 0, L_0x1e21a50;  1 drivers
v0x1e1c8a0_0 .net *"_ivl_30", 0 0, L_0x1e21cc0;  1 drivers
v0x1e1c980_0 .net *"_ivl_32", 0 0, L_0x1e21dc0;  1 drivers
v0x1e1ca60_0 .net *"_ivl_36", 0 0, L_0x1e22030;  1 drivers
L_0x7fc086caa018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e1cb20_0 .net *"_ivl_38", 0 0, L_0x7fc086caa018;  1 drivers
v0x1e1cc00_0 .net *"_ivl_4", 0 0, L_0x1dce440;  1 drivers
v0x1e1cce0_0 .net *"_ivl_6", 0 0, L_0x1dce6c0;  1 drivers
v0x1e1cdc0_0 .net *"_ivl_8", 0 0, L_0x1de5600;  1 drivers
v0x1e1cea0_0 .net "a", 0 0, v0x1e1e090_0;  alias, 1 drivers
v0x1e1cf60_0 .net "b", 0 0, v0x1e1e130_0;  alias, 1 drivers
v0x1e1d020_0 .net "c", 0 0, v0x1e1e1d0_0;  alias, 1 drivers
v0x1e1d0e0_0 .net "d", 0 0, v0x1e1e310_0;  alias, 1 drivers
v0x1e1d1a0_0 .net "out_pos", 0 0, L_0x1e22140;  alias, 1 drivers
v0x1e1d260_0 .net "out_sop", 0 0, L_0x1df8fa0;  alias, 1 drivers
v0x1e1d320_0 .net "pos0", 0 0, L_0x1e21940;  1 drivers
v0x1e1d3e0_0 .net "pos1", 0 0, L_0x1e21e80;  1 drivers
L_0x1e22140 .functor MUXZ 1, L_0x7fc086caa018, L_0x1e21940, L_0x1e22030, C4<>;
S_0x1e1d560 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1dc6320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1e1e090_0 .var "a", 0 0;
v0x1e1e130_0 .var "b", 0 0;
v0x1e1e1d0_0 .var "c", 0 0;
v0x1e1e270_0 .net "clk", 0 0, v0x1e20920_0;  1 drivers
v0x1e1e310_0 .var "d", 0 0;
v0x1e1e400_0 .var/2u "fail", 0 0;
v0x1e1e4a0_0 .var/2u "fail1", 0 0;
v0x1e1e540_0 .net "tb_match", 0 0, L_0x1e23bb0;  alias, 1 drivers
v0x1e1e5e0_0 .var "wavedrom_enable", 0 0;
v0x1e1e680_0 .var "wavedrom_title", 511 0;
E_0x1dd9050/0 .event negedge, v0x1e1e270_0;
E_0x1dd9050/1 .event posedge, v0x1e1e270_0;
E_0x1dd9050 .event/or E_0x1dd9050/0, E_0x1dd9050/1;
S_0x1e1d890 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1e1d560;
 .timescale -12 -12;
v0x1e1dad0_0 .var/2s "i", 31 0;
E_0x1dd8ef0 .event posedge, v0x1e1e270_0;
S_0x1e1dbd0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1e1d560;
 .timescale -12 -12;
v0x1e1ddd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e1deb0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1e1d560;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e1e860 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1dc6320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e222f0 .functor AND 1, v0x1e1e1d0_0, v0x1e1e310_0, C4<1>, C4<1>;
L_0x1e227f0 .functor AND 1, L_0x1e225a0, L_0x1e22640, C4<1>, C4<1>;
L_0x1e22900 .functor AND 1, L_0x1e227f0, v0x1e1e1d0_0, C4<1>, C4<1>;
L_0x1e229c0 .functor OR 1, L_0x1e222f0, L_0x1e22900, C4<0>, C4<0>;
L_0x1e22ba0 .functor OR 1, L_0x1e22b00, v0x1e1e310_0, C4<0>, C4<0>;
L_0x1e22c60 .functor AND 1, v0x1e1e1d0_0, L_0x1e22ba0, C4<1>, C4<1>;
L_0x1e22f40 .functor OR 1, L_0x1e22d60, v0x1e1e130_0, C4<0>, C4<0>;
L_0x1e23000 .functor AND 1, L_0x1e22c60, L_0x1e22f40, C4<1>, C4<1>;
L_0x1e23200 .functor OR 1, L_0x1e23160, v0x1e1e310_0, C4<0>, C4<0>;
L_0x1e232c0 .functor AND 1, v0x1e1e1d0_0, L_0x1e23200, C4<1>, C4<1>;
L_0x1e236a0 .functor BUFZ 1, L_0x1e229c0, C4<0>, C4<0>, C4<0>;
v0x1e1ea20_0 .net *"_ivl_0", 0 0, L_0x1e222f0;  1 drivers
v0x1e1eb00_0 .net *"_ivl_13", 0 0, L_0x1e22b00;  1 drivers
v0x1e1ebc0_0 .net *"_ivl_14", 0 0, L_0x1e22ba0;  1 drivers
v0x1e1ecb0_0 .net *"_ivl_16", 0 0, L_0x1e22c60;  1 drivers
v0x1e1ed90_0 .net *"_ivl_19", 0 0, L_0x1e22d60;  1 drivers
v0x1e1eea0_0 .net *"_ivl_20", 0 0, L_0x1e22f40;  1 drivers
v0x1e1ef80_0 .net *"_ivl_25", 0 0, L_0x1e23160;  1 drivers
v0x1e1f040_0 .net *"_ivl_26", 0 0, L_0x1e23200;  1 drivers
v0x1e1f120_0 .net *"_ivl_3", 0 0, L_0x1e225a0;  1 drivers
v0x1e1f270_0 .net *"_ivl_30", 0 0, L_0x1e233e0;  1 drivers
L_0x7fc086caa060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1e1f330_0 .net *"_ivl_32", 0 0, L_0x7fc086caa060;  1 drivers
v0x1e1f410_0 .net *"_ivl_5", 0 0, L_0x1e22640;  1 drivers
v0x1e1f4d0_0 .net *"_ivl_6", 0 0, L_0x1e227f0;  1 drivers
v0x1e1f5b0_0 .net *"_ivl_8", 0 0, L_0x1e22900;  1 drivers
v0x1e1f690_0 .net "a", 0 0, v0x1e1e090_0;  alias, 1 drivers
v0x1e1f730_0 .net "b", 0 0, v0x1e1e130_0;  alias, 1 drivers
v0x1e1f820_0 .net "c", 0 0, v0x1e1e1d0_0;  alias, 1 drivers
v0x1e1fa20_0 .net "d", 0 0, v0x1e1e310_0;  alias, 1 drivers
v0x1e1fb10_0 .net "out_pos", 0 0, L_0x1e23510;  alias, 1 drivers
v0x1e1fbd0_0 .net "out_sop", 0 0, L_0x1e236a0;  alias, 1 drivers
v0x1e1fc90_0 .net "pos0", 0 0, L_0x1e23000;  1 drivers
v0x1e1fd50_0 .net "pos1", 0 0, L_0x1e232c0;  1 drivers
v0x1e1fe10_0 .net "sop", 0 0, L_0x1e229c0;  1 drivers
L_0x1e225a0 .reduce/nor v0x1e1e090_0;
L_0x1e22640 .reduce/nor v0x1e1e130_0;
L_0x1e22b00 .reduce/nor v0x1e1e130_0;
L_0x1e22d60 .reduce/nor v0x1e1e090_0;
L_0x1e23160 .reduce/nor v0x1e1e090_0;
L_0x1e233e0 .cmp/eeq 1, L_0x1e23000, L_0x1e232c0;
L_0x1e23510 .functor MUXZ 1, L_0x7fc086caa060, L_0x1e23000, L_0x1e233e0, C4<>;
S_0x1e1ff90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1dc6320;
 .timescale -12 -12;
E_0x1dc29f0 .event anyedge, v0x1e20d80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e20d80_0;
    %nor/r;
    %assign/vec4 v0x1e20d80_0, 0;
    %wait E_0x1dc29f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e1d560;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e1e400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e1e4a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e1d560;
T_4 ;
    %wait E_0x1dd9050;
    %load/vec4 v0x1e1e540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e1e400_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1e1d560;
T_5 ;
    %wait E_0x1dd8ef0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e1e310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e130_0, 0;
    %assign/vec4 v0x1e1e090_0, 0;
    %wait E_0x1dd8ef0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e1e310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e130_0, 0;
    %assign/vec4 v0x1e1e090_0, 0;
    %wait E_0x1dd8ef0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e1e310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e130_0, 0;
    %assign/vec4 v0x1e1e090_0, 0;
    %wait E_0x1dd8ef0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e1e310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e130_0, 0;
    %assign/vec4 v0x1e1e090_0, 0;
    %wait E_0x1dd8ef0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e1e310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e130_0, 0;
    %assign/vec4 v0x1e1e090_0, 0;
    %wait E_0x1dd8ef0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e1e310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e130_0, 0;
    %assign/vec4 v0x1e1e090_0, 0;
    %wait E_0x1dd8ef0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e1e310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e130_0, 0;
    %assign/vec4 v0x1e1e090_0, 0;
    %wait E_0x1dd8ef0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e1e310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e130_0, 0;
    %assign/vec4 v0x1e1e090_0, 0;
    %wait E_0x1dd8ef0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e1e310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e130_0, 0;
    %assign/vec4 v0x1e1e090_0, 0;
    %wait E_0x1dd8ef0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e1e310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e130_0, 0;
    %assign/vec4 v0x1e1e090_0, 0;
    %wait E_0x1dd8ef0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e1e310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e130_0, 0;
    %assign/vec4 v0x1e1e090_0, 0;
    %wait E_0x1dd8ef0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1e1e310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e130_0, 0;
    %assign/vec4 v0x1e1e090_0, 0;
    %wait E_0x1dd8ef0;
    %load/vec4 v0x1e1e400_0;
    %store/vec4 v0x1e1e4a0_0, 0, 1;
    %fork t_1, S_0x1e1d890;
    %jmp t_0;
    .scope S_0x1e1d890;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1e1dad0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1e1dad0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1dd8ef0;
    %load/vec4 v0x1e1dad0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e1e310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e130_0, 0;
    %assign/vec4 v0x1e1e090_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e1dad0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1e1dad0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1e1d560;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1dd9050;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1e1e310_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e1d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e1e130_0, 0;
    %assign/vec4 v0x1e1e090_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1e1e400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1e1e4a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1dc6320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e20920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e20d80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1dc6320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e20920_0;
    %inv;
    %store/vec4 v0x1e20920_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1dc6320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e1e270_0, v0x1e21000_0, v0x1e20740_0, v0x1e207e0_0, v0x1e20880_0, v0x1e209c0_0, v0x1e20c40_0, v0x1e20ba0_0, v0x1e20b00_0, v0x1e20a60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1dc6320;
T_9 ;
    %load/vec4 v0x1e20ce0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1e20ce0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e20ce0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1e20ce0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1e20ce0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e20ce0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1e20ce0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e20ce0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e20ce0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e20ce0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1dc6320;
T_10 ;
    %wait E_0x1dd9050;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e20ce0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e20ce0_0, 4, 32;
    %load/vec4 v0x1e20f30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1e20ce0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e20ce0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e20ce0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e20ce0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1e20c40_0;
    %load/vec4 v0x1e20c40_0;
    %load/vec4 v0x1e20ba0_0;
    %xor;
    %load/vec4 v0x1e20c40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1e20ce0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e20ce0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1e20ce0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e20ce0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1e20b00_0;
    %load/vec4 v0x1e20b00_0;
    %load/vec4 v0x1e20a60_0;
    %xor;
    %load/vec4 v0x1e20b00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1e20ce0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e20ce0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1e20ce0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e20ce0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/machine/ece241_2013_q2/iter0/response13/top_module.sv";
