// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv_2d_cl_array_array_ap_fixed_4u_config14_s_HH_
#define _conv_2d_cl_array_array_ap_fixed_4u_config14_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "shift_line_buffer_array_ap_fixed_4u_config14_s.h"
#include "myproject_axi_mux_366_32_1_1.h"
#include "myproject_axi_mul_32s_32s_48_5_1.h"
#include "myproject_axi_mul_32s_17s_48_5_1.h"
#include "conv_2d_cl_array_array_ap_fixed_4u_config14_s_w14_V.h"

namespace ap_rtl {

struct conv_2d_cl_array_array_ap_fixed_4u_config14_s : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > data_V_data_0_V_dout;
    sc_in< sc_logic > data_V_data_0_V_empty_n;
    sc_out< sc_logic > data_V_data_0_V_read;
    sc_in< sc_lv<32> > data_V_data_1_V_dout;
    sc_in< sc_logic > data_V_data_1_V_empty_n;
    sc_out< sc_logic > data_V_data_1_V_read;
    sc_in< sc_lv<32> > data_V_data_2_V_dout;
    sc_in< sc_logic > data_V_data_2_V_empty_n;
    sc_out< sc_logic > data_V_data_2_V_read;
    sc_in< sc_lv<32> > data_V_data_3_V_dout;
    sc_in< sc_logic > data_V_data_3_V_empty_n;
    sc_out< sc_logic > data_V_data_3_V_read;
    sc_out< sc_lv<32> > res_V_data_0_V_din;
    sc_in< sc_logic > res_V_data_0_V_full_n;
    sc_out< sc_logic > res_V_data_0_V_write;
    sc_out< sc_lv<32> > res_V_data_1_V_din;
    sc_in< sc_logic > res_V_data_1_V_full_n;
    sc_out< sc_logic > res_V_data_1_V_write;
    sc_out< sc_lv<32> > res_V_data_2_V_din;
    sc_in< sc_logic > res_V_data_2_V_full_n;
    sc_out< sc_logic > res_V_data_2_V_write;
    sc_out< sc_lv<32> > res_V_data_3_V_din;
    sc_in< sc_logic > res_V_data_3_V_full_n;
    sc_out< sc_logic > res_V_data_3_V_write;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    conv_2d_cl_array_array_ap_fixed_4u_config14_s(sc_module_name name);
    SC_HAS_PROCESS(conv_2d_cl_array_array_ap_fixed_4u_config14_s);

    ~conv_2d_cl_array_array_ap_fixed_4u_config14_s();

    sc_trace_file* mVcdFile;

    conv_2d_cl_array_array_ap_fixed_4u_config14_s_w14_V* w14_V_U;
    shift_line_buffer_array_ap_fixed_4u_config14_s* call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330;
    myproject_axi_mux_366_32_1_1<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,6,32>* myproject_axi_mux_366_32_1_1_U405;
    myproject_axi_mul_32s_32s_48_5_1<1,5,32,32,48>* myproject_axi_mul_32s_32s_48_5_1_U406;
    myproject_axi_mul_32s_32s_48_5_1<1,5,32,32,48>* myproject_axi_mul_32s_32s_48_5_1_U407;
    myproject_axi_mul_32s_32s_48_5_1<1,5,32,32,48>* myproject_axi_mul_32s_32s_48_5_1_U408;
    myproject_axi_mul_32s_17s_48_5_1<1,5,32,17,48>* myproject_axi_mul_32s_17s_48_5_1_U409;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<32> > kernel_data_V_2_0;
    sc_signal< sc_lv<32> > kernel_data_V_2_1;
    sc_signal< sc_lv<32> > kernel_data_V_2_2;
    sc_signal< sc_lv<32> > kernel_data_V_2_3;
    sc_signal< sc_lv<32> > kernel_data_V_2_4;
    sc_signal< sc_lv<32> > kernel_data_V_2_5;
    sc_signal< sc_lv<32> > kernel_data_V_2_6;
    sc_signal< sc_lv<32> > kernel_data_V_2_7;
    sc_signal< sc_lv<32> > kernel_data_V_2_8;
    sc_signal< sc_lv<32> > kernel_data_V_2_9;
    sc_signal< sc_lv<32> > kernel_data_V_2_10;
    sc_signal< sc_lv<32> > kernel_data_V_2_11;
    sc_signal< sc_lv<32> > kernel_data_V_2_12;
    sc_signal< sc_lv<32> > kernel_data_V_2_13;
    sc_signal< sc_lv<32> > kernel_data_V_2_14;
    sc_signal< sc_lv<32> > kernel_data_V_2_15;
    sc_signal< sc_lv<32> > kernel_data_V_2_16;
    sc_signal< sc_lv<32> > kernel_data_V_2_17;
    sc_signal< sc_lv<32> > kernel_data_V_2_18;
    sc_signal< sc_lv<32> > kernel_data_V_2_19;
    sc_signal< sc_lv<32> > kernel_data_V_2_20;
    sc_signal< sc_lv<32> > kernel_data_V_2_21;
    sc_signal< sc_lv<32> > kernel_data_V_2_22;
    sc_signal< sc_lv<32> > kernel_data_V_2_23;
    sc_signal< sc_lv<32> > kernel_data_V_2_24;
    sc_signal< sc_lv<32> > kernel_data_V_2_25;
    sc_signal< sc_lv<32> > kernel_data_V_2_26;
    sc_signal< sc_lv<32> > kernel_data_V_2_27;
    sc_signal< sc_lv<32> > kernel_data_V_2_28;
    sc_signal< sc_lv<32> > kernel_data_V_2_29;
    sc_signal< sc_lv<32> > kernel_data_V_2_30;
    sc_signal< sc_lv<32> > kernel_data_V_2_31;
    sc_signal< sc_lv<32> > kernel_data_V_2_32;
    sc_signal< sc_lv<32> > kernel_data_V_2_33;
    sc_signal< sc_lv<32> > kernel_data_V_2_34;
    sc_signal< sc_lv<32> > kernel_data_V_2_35;
    sc_signal< sc_lv<6> > w14_V_address0;
    sc_signal< sc_logic > w14_V_ce0;
    sc_signal< sc_lv<113> > w14_V_q0;
    sc_signal< sc_lv<32> > pX_1;
    sc_signal< sc_lv<32> > sX_1;
    sc_signal< sc_lv<32> > pY_1;
    sc_signal< sc_lv<32> > sY_1;
    sc_signal< sc_logic > data_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > data_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_lv<1> > and_ln272_8_reg_1377;
    sc_signal< sc_logic > res_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_V_data_3_V_blk_n;
    sc_signal< sc_lv<6> > w_index14_reg_263;
    sc_signal< sc_lv<32> > res_out_0_V12_reg_275;
    sc_signal< sc_lv<32> > res_out_1_V10_reg_286;
    sc_signal< sc_lv<32> > res_out_2_V8_reg_297;
    sc_signal< sc_lv<32> > tmp_data_3_V_706_reg_308;
    sc_signal< sc_lv<32> > tmp_data_0_V_reg_1325;
    sc_signal< sc_logic > io_acc_block_signal_op23;
    sc_signal< sc_lv<32> > tmp_data_1_V_reg_1330;
    sc_signal< sc_lv<32> > tmp_data_2_V_reg_1335;
    sc_signal< sc_lv<32> > tmp_data_3_V_reg_1340;
    sc_signal< sc_lv<32> > sX_1_load_reg_1345;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln272_fu_878_p2;
    sc_signal< sc_lv<1> > icmp_ln272_reg_1350;
    sc_signal< sc_lv<32> > sY_1_load_reg_1355;
    sc_signal< sc_lv<1> > icmp_ln272_10_fu_888_p2;
    sc_signal< sc_lv<1> > icmp_ln272_10_reg_1360;
    sc_signal< sc_lv<32> > pY_1_load_reg_1365;
    sc_signal< sc_lv<32> > pX_1_load_reg_1371;
    sc_signal< sc_lv<1> > and_ln272_8_fu_946_p2;
    sc_signal< sc_lv<7> > add_ln78_fu_952_p2;
    sc_signal< sc_lv<7> > add_ln78_reg_1381;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter7;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<6> > w_index_fu_963_p2;
    sc_signal< sc_lv<6> > w_index_reg_1391;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > icmp_ln64_fu_969_p2;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1396;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1396_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1396_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1396_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1396_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1396_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln64_reg_1396_pp0_iter6_reg;
    sc_signal< sc_lv<32> > tmp_10_fu_1023_p38;
    sc_signal< sc_lv<32> > tmp_10_reg_1400;
    sc_signal< sc_lv<32> > trunc_ln76_fu_1101_p1;
    sc_signal< sc_lv<32> > trunc_ln76_reg_1405;
    sc_signal< sc_lv<32> > tmp_11_reg_1410;
    sc_signal< sc_lv<32> > tmp_12_reg_1415;
    sc_signal< sc_lv<17> > tmp_13_reg_1420;
    sc_signal< sc_lv<48> > sext_ln1116_cast_fu_1135_p1;
    sc_signal< sc_lv<32> > trunc_ln_reg_1453;
    sc_signal< sc_lv<32> > trunc_ln708_s_reg_1458;
    sc_signal< sc_lv<32> > trunc_ln708_9_reg_1463;
    sc_signal< sc_lv<32> > trunc_ln708_1_reg_1468;
    sc_signal< sc_lv<32> > acc_0_V_fu_1214_p2;
    sc_signal< sc_lv<32> > acc_0_V_reg_1473;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<32> > acc_1_V_fu_1219_p2;
    sc_signal< sc_lv<32> > acc_1_V_reg_1479;
    sc_signal< sc_lv<32> > acc_2_V_fu_1224_p2;
    sc_signal< sc_lv<32> > acc_2_V_reg_1485;
    sc_signal< sc_lv<32> > acc_3_V_fu_1229_p2;
    sc_signal< sc_lv<32> > acc_3_V_reg_1491;
    sc_signal< sc_lv<1> > icmp_ln293_fu_1234_p2;
    sc_signal< sc_lv<1> > icmp_ln293_reg_1497;
    sc_signal< sc_logic > io_acc_block_signal_op238;
    sc_signal< bool > ap_block_state12;
    sc_signal< sc_lv<32> > select_ln308_fu_1255_p3;
    sc_signal< sc_lv<32> > select_ln308_reg_1501;
    sc_signal< sc_lv<1> > icmp_ln297_fu_1274_p2;
    sc_signal< sc_lv<1> > icmp_ln297_reg_1506;
    sc_signal< sc_lv<32> > select_ln303_fu_1295_p3;
    sc_signal< sc_lv<32> > select_ln303_reg_1510;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_start;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_done;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_idle;
    sc_signal< sc_logic > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_ready;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_0;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_1;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_2;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_3;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_4;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_5;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_6;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_7;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_8;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_9;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_10;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_11;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_12;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_13;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_14;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_15;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_16;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_17;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_18;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_19;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_20;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_21;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_22;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_23;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_24;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_25;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_26;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_27;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_28;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_29;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_30;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_31;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_32;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_33;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_34;
    sc_signal< sc_lv<32> > call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_return_35;
    sc_signal< sc_lv<7> > indvar_flatten15_reg_251;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<1> > icmp_ln78_fu_1319_p2;
    sc_signal< sc_lv<6> > ap_phi_mux_w_index14_phi_fu_267_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_storemerge_i_i_phi_fu_323_p4;
    sc_signal< sc_lv<32> > storemerge_i_i_reg_319;
    sc_signal< sc_lv<64> > zext_ln76_fu_958_p1;
    sc_signal< sc_lv<32> > add_ln306_fu_1239_p2;
    sc_signal< sc_lv<32> > add_ln301_fu_1279_p2;
    sc_signal< sc_lv<31> > tmp_fu_898_p4;
    sc_signal< sc_lv<31> > tmp_7_fu_918_p4;
    sc_signal< sc_lv<1> > icmp_ln272_12_fu_908_p2;
    sc_signal< sc_lv<1> > icmp_ln272_13_fu_928_p2;
    sc_signal< sc_lv<1> > and_ln272_7_fu_940_p2;
    sc_signal< sc_lv<1> > and_ln272_fu_934_p2;
    sc_signal< sc_lv<32> > grp_fu_1141_p1;
    sc_signal< sc_lv<32> > grp_fu_1150_p1;
    sc_signal< sc_lv<32> > grp_fu_1159_p1;
    sc_signal< sc_lv<32> > grp_fu_1168_p0;
    sc_signal< sc_lv<48> > grp_fu_1141_p2;
    sc_signal< sc_lv<48> > grp_fu_1150_p2;
    sc_signal< sc_lv<48> > grp_fu_1159_p2;
    sc_signal< sc_lv<48> > grp_fu_1168_p2;
    sc_signal< sc_lv<32> > add_ln308_fu_1250_p2;
    sc_signal< sc_lv<32> > add_ln303_fu_1290_p2;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_288;
    sc_signal< bool > ap_condition_297;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_state2;
    static const sc_lv<6> ap_ST_fsm_state3;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_state12;
    static const sc_lv<6> ap_ST_fsm_state13;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_FFFFFEB3;
    static const sc_lv<32> ap_const_lv32_FFFFFC41;
    static const sc_lv<32> ap_const_lv32_979;
    static const sc_lv<32> ap_const_lv32_2C8E;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<6> ap_const_lv6_23;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<7> ap_const_lv7_63;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_acc_0_V_fu_1214_p2();
    void thread_acc_1_V_fu_1219_p2();
    void thread_acc_2_V_fu_1224_p2();
    void thread_acc_3_V_fu_1229_p2();
    void thread_add_ln301_fu_1279_p2();
    void thread_add_ln303_fu_1290_p2();
    void thread_add_ln306_fu_1239_p2();
    void thread_add_ln308_fu_1250_p2();
    void thread_add_ln78_fu_952_p2();
    void thread_and_ln272_7_fu_940_p2();
    void thread_and_ln272_8_fu_946_p2();
    void thread_and_ln272_fu_934_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter6();
    void thread_ap_block_state11_pp0_stage0_iter7();
    void thread_ap_block_state12();
    void thread_ap_block_state4_pp0_stage0_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage0_iter2();
    void thread_ap_block_state7_pp0_stage0_iter3();
    void thread_ap_block_state8_pp0_stage0_iter4();
    void thread_ap_block_state9_pp0_stage0_iter5();
    void thread_ap_condition_288();
    void thread_ap_condition_297();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_storemerge_i_i_phi_fu_323_p4();
    void thread_ap_phi_mux_w_index14_phi_fu_267_p4();
    void thread_ap_ready();
    void thread_call_ret_shift_line_buffer_array_ap_fixed_4u_config14_s_fu_330_ap_start();
    void thread_data_V_data_0_V_blk_n();
    void thread_data_V_data_0_V_read();
    void thread_data_V_data_1_V_blk_n();
    void thread_data_V_data_1_V_read();
    void thread_data_V_data_2_V_blk_n();
    void thread_data_V_data_2_V_read();
    void thread_data_V_data_3_V_blk_n();
    void thread_data_V_data_3_V_read();
    void thread_grp_fu_1141_p1();
    void thread_grp_fu_1150_p1();
    void thread_grp_fu_1159_p1();
    void thread_grp_fu_1168_p0();
    void thread_icmp_ln272_10_fu_888_p2();
    void thread_icmp_ln272_12_fu_908_p2();
    void thread_icmp_ln272_13_fu_928_p2();
    void thread_icmp_ln272_fu_878_p2();
    void thread_icmp_ln293_fu_1234_p2();
    void thread_icmp_ln297_fu_1274_p2();
    void thread_icmp_ln64_fu_969_p2();
    void thread_icmp_ln78_fu_1319_p2();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op23();
    void thread_io_acc_block_signal_op238();
    void thread_real_start();
    void thread_res_V_data_0_V_blk_n();
    void thread_res_V_data_0_V_din();
    void thread_res_V_data_0_V_write();
    void thread_res_V_data_1_V_blk_n();
    void thread_res_V_data_1_V_din();
    void thread_res_V_data_1_V_write();
    void thread_res_V_data_2_V_blk_n();
    void thread_res_V_data_2_V_din();
    void thread_res_V_data_2_V_write();
    void thread_res_V_data_3_V_blk_n();
    void thread_res_V_data_3_V_din();
    void thread_res_V_data_3_V_write();
    void thread_select_ln303_fu_1295_p3();
    void thread_select_ln308_fu_1255_p3();
    void thread_sext_ln1116_cast_fu_1135_p1();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_7_fu_918_p4();
    void thread_tmp_fu_898_p4();
    void thread_trunc_ln76_fu_1101_p1();
    void thread_w14_V_address0();
    void thread_w14_V_ce0();
    void thread_w_index_fu_963_p2();
    void thread_zext_ln76_fu_958_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
