INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pengmiao/vivado/599_project/my_lstm_try6_final/project_1/project_1.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pengmiao/vivado/599_project/my_lstm_try6_final/project_1/project_1.srcs/sources_1/new/MulandAddTree.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MulandAddTree
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pengmiao/vivado/599_project/my_lstm_try6_final/project_1/project_1.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pengmiao/vivado/599_project/my_lstm_try6_final/project_1/project_1.srcs/sources_1/new/dense.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pengmiao/vivado/599_project/my_lstm_try6_final/dot_prod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_prod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pengmiao/vivado/599_project/my_lstm_try6_final/project_1/project_1.srcs/sources_1/new/embedding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module embedding
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pengmiao/vivado/599_project/my_lstm_try6_final/gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pengmiao/vivado/599_project/my_lstm_try6_final/project_1/project_1.srcs/sources_1/new/lstm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lstm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pengmiao/vivado/599_project/my_lstm_try6_final/network.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module network
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pengmiao/vivado/599_project/my_lstm_try6_final/sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigmoid
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pengmiao/vivado/599_project/my_lstm_try6_final/tanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tanh
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pengmiao/vivado/599_project/my_lstm_try6_final/weightRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weightRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pengmiao/vivado/599_project/my_lstm_try6_final/tb_network.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_network
