<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6P00/ip/hpm_trgm_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6P00_2ip_2hpm__trgm__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_trgm_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6P00_2ip_2hpm__trgm__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_TRGM_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_TRGM_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    __RW uint32_t FILTCFG[64];                 <span class="comment">/* 0x0 - 0xFC: Filter configure register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>    __R  uint8_t  RESERVED0[768];              <span class="comment">/* 0x100 - 0x3FF: Reserved */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>    __RW uint32_t DMACFG[8];                   <span class="comment">/* 0x400 - 0x41C: DMA request configure register */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>    __R  uint8_t  RESERVED1[224];              <span class="comment">/* 0x420 - 0x4FF: Reserved */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>    __RW uint32_t GCR;                         <span class="comment">/* 0x500:  */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>    __R  uint8_t  RESERVED2[60];               <span class="comment">/* 0x504 - 0x53F: Reserved */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>    __RW uint32_t ADC_MATRIX_SEL0;             <span class="comment">/* 0x540: adc matrix select register0 */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>    __RW uint32_t ADC_MATRIX_SEL1;             <span class="comment">/* 0x544: adc matrix select register1 */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    __RW uint32_t ADC_MATRIX_SEL2;             <span class="comment">/* 0x548: adc matrix select register2 */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>    __R  uint8_t  RESERVED3[52];               <span class="comment">/* 0x54C - 0x57F: Reserved */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>    __RW uint32_t DAC_MATRIX_SEL0;             <span class="comment">/* 0x580: dac matrix select register0 */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>    __RW uint32_t DAC_MATRIX_SEL1;             <span class="comment">/* 0x584: dac matrix select register1 */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span>    __RW uint32_t DAC_MATRIX_SEL2;             <span class="comment">/* 0x588: dac matrix select register2 */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>    __RW uint32_t DAC_MATRIX_SEL3;             <span class="comment">/* 0x58C: dac matrix select register3 */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    __RW uint32_t DAC_MATRIX_SEL4;             <span class="comment">/* 0x590: dac matrix select register4 */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    __RW uint32_t DAC_MATRIX_SEL5;             <span class="comment">/* 0x594: dac matrix select register5 */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    __RW uint32_t DAC_MATRIX_SEL6;             <span class="comment">/* 0x598: dac matrix select register6 */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    __RW uint32_t DAC_MATRIX_SEL7;             <span class="comment">/* 0x59C: dac matrix select register7 */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    __R  uint8_t  RESERVED4[32];               <span class="comment">/* 0x5A0 - 0x5BF: Reserved */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>    __RW uint32_t POS_MATRIX_SEL0;             <span class="comment">/* 0x5C0: position matrix select register0 */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span>    __RW uint32_t POS_MATRIX_SEL1;             <span class="comment">/* 0x5C4: position matrix select register0 */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    __R  uint8_t  RESERVED5[56];               <span class="comment">/* 0x5C8 - 0x5FF: Reserved */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    __R  uint32_t TRGM_IN[7];                  <span class="comment">/* 0x600 - 0x618: trigmux input read register0 */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    __R  uint8_t  RESERVED6[100];              <span class="comment">/* 0x61C - 0x67F: Reserved */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    __R  uint32_t TRGM_OUT[7];                 <span class="comment">/* 0x680 - 0x698: trigmux output read register0 */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    __R  uint8_t  RESERVED7[356];              <span class="comment">/* 0x69C - 0x7FF: Reserved */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    __RW uint32_t PWM_DELAY_CFG;               <span class="comment">/* 0x800: pwm delay chain config register */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    __RW uint32_t PWM_CALIB_CFG;               <span class="comment">/* 0x804: pwm delay chain calibration control register */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    __R  uint8_t  RESERVED8[8];                <span class="comment">/* 0x808 - 0x80F: Reserved */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    __R  uint32_t PWM_CALIB_STATUS0;           <span class="comment">/* 0x810:  */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structTRGM__Type.html#a81f8e8668d3df158acc2beef537ef577">   43</a></span>    __R  uint32_t <a class="code hl_variable" href="structTRGM__Type.html#a81f8e8668d3df158acc2beef537ef577">PWM_CALIB_STATUS1</a>;           <span class="comment">/* 0x814:  */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>    __R  uint8_t  <a class="code hl_variable" href="structTRGM__Type.html#ab586a6237358b2fc7a7566c1b76fe794">RESERVED9</a>[2024];             <span class="comment">/* 0x818 - 0xFFF: Reserved */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    __RW uint32_t <a class="code hl_variable" href="structTRGM__Type.html#a3d34c1360ca2344d4f882c522a0ac8bb">TRGOCFG</a>[216];                <span class="comment">/* 0x1000 - 0x135C: Trigger manager output configure register */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>} <a class="code hl_struct" href="structTRGM__Type.html">TRGM_Type</a>;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span> </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">/* Bitfield definition for register array: FILTCFG */</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/*</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> * OUTINV (RW)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> *</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> * 1- Filter will invert the output</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> * 0- Filter will not invert the output</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> */</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a37aeba0f5ef5040bfee2a6731a654f9b">   56</a></span><span class="preprocessor">#define TRGM_FILTCFG_OUTINV_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af327d2cc5d0f0541107cd2bbbb13d2de">   57</a></span><span class="preprocessor">#define TRGM_FILTCFG_OUTINV_SHIFT (16U)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ab979d7c8c0656eb310b5bc7dcc7cdb9e">   58</a></span><span class="preprocessor">#define TRGM_FILTCFG_OUTINV_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_FILTCFG_OUTINV_SHIFT) &amp; TRGM_FILTCFG_OUTINV_MASK)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2813c3b18bac21f829b13c51312b268e">   59</a></span><span class="preprocessor">#define TRGM_FILTCFG_OUTINV_GET(x) (((uint32_t)(x) &amp; TRGM_FILTCFG_OUTINV_MASK) &gt;&gt; TRGM_FILTCFG_OUTINV_SHIFT)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">/*</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"> * MODE (RW)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment"> *</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> * This bitfields defines the filter mode</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> * 000-bypass;</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> * 100-rapid change mode;</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> * 101-delay filter mode;</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> * 110-stalbe low mode;</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> * 111-stable high mode</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a91f1987ede18c78f50c5374833f66dde">   71</a></span><span class="preprocessor">#define TRGM_FILTCFG_MODE_MASK (0xE000U)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2727328dc0cea51a339c96d3f4a4eb0e">   72</a></span><span class="preprocessor">#define TRGM_FILTCFG_MODE_SHIFT (13U)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ac4fe835520638e777c6aadc7de4d11be">   73</a></span><span class="preprocessor">#define TRGM_FILTCFG_MODE_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_FILTCFG_MODE_SHIFT) &amp; TRGM_FILTCFG_MODE_MASK)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2787fd272ec6af86e142b75d97d76488">   74</a></span><span class="preprocessor">#define TRGM_FILTCFG_MODE_GET(x) (((uint32_t)(x) &amp; TRGM_FILTCFG_MODE_MASK) &gt;&gt; TRGM_FILTCFG_MODE_SHIFT)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/*</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> * SYNCEN (RW)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> *</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> * set to enable sychronization input signal with TRGM clock</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> */</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a3570c7466ab256b19900dbb6bfba3041">   81</a></span><span class="preprocessor">#define TRGM_FILTCFG_SYNCEN_MASK (0x1000U)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2e1847d3201e68419b1d5329c0701ec3">   82</a></span><span class="preprocessor">#define TRGM_FILTCFG_SYNCEN_SHIFT (12U)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ac0e424179a97e20460ac96890f6e8fd8">   83</a></span><span class="preprocessor">#define TRGM_FILTCFG_SYNCEN_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_FILTCFG_SYNCEN_SHIFT) &amp; TRGM_FILTCFG_SYNCEN_MASK)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a7ac1ca80dc86372dad0bf6b648588327">   84</a></span><span class="preprocessor">#define TRGM_FILTCFG_SYNCEN_GET(x) (((uint32_t)(x) &amp; TRGM_FILTCFG_SYNCEN_MASK) &gt;&gt; TRGM_FILTCFG_SYNCEN_SHIFT)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">/*</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> * FILTLEN_SHIFT (RW)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> *</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"> */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af44a44c274c8880075f4a670d40982b1">   90</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_SHIFT_MASK (0xE00U)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ae3b88418c458ed770765e73c9782068c">   91</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_SHIFT_SHIFT (9U)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#afacf477aa04b824b09a9dfe36d4aac75">   92</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_FILTCFG_FILTLEN_SHIFT_SHIFT) &amp; TRGM_FILTCFG_FILTLEN_SHIFT_MASK)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a17c94fd3d8915ff03dd445723f0e3ea5">   93</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_SHIFT_GET(x) (((uint32_t)(x) &amp; TRGM_FILTCFG_FILTLEN_SHIFT_MASK) &gt;&gt; TRGM_FILTCFG_FILTLEN_SHIFT_SHIFT)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">/*</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * FILTLEN_BASE (RW)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> *</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * This bitfields defines the filter counter length.</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a9dae556db95cb4027dfbec926df46a22">  100</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_BASE_MASK (0x1FFU)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a42b498fa6a6828fea15dd7b92be782e0">  101</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_BASE_SHIFT (0U)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a99ef82f3a719d29aac9ffa8b2b79f1cf">  102</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_BASE_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_FILTCFG_FILTLEN_BASE_SHIFT) &amp; TRGM_FILTCFG_FILTLEN_BASE_MASK)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a4df9493191cec97d6ace66352e67b50a">  103</a></span><span class="preprocessor">#define TRGM_FILTCFG_FILTLEN_BASE_GET(x) (((uint32_t)(x) &amp; TRGM_FILTCFG_FILTLEN_BASE_MASK) &gt;&gt; TRGM_FILTCFG_FILTLEN_BASE_SHIFT)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">/* Bitfield definition for register array: DMACFG */</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">/*</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> * DMAMUX_EN (RW)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> *</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> */</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2f60d6c18cb958337ff513028d5e2e5c">  110</a></span><span class="preprocessor">#define TRGM_DMACFG_DMAMUX_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a19cf6b2a71dcb0131f8b594ba6b10b92">  111</a></span><span class="preprocessor">#define TRGM_DMACFG_DMAMUX_EN_SHIFT (31U)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aad2520291f9f92154217876ebce3c104">  112</a></span><span class="preprocessor">#define TRGM_DMACFG_DMAMUX_EN_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DMACFG_DMAMUX_EN_SHIFT) &amp; TRGM_DMACFG_DMAMUX_EN_MASK)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a579e0299314dc7ced5c05f0124aa5693">  113</a></span><span class="preprocessor">#define TRGM_DMACFG_DMAMUX_EN_GET(x) (((uint32_t)(x) &amp; TRGM_DMACFG_DMAMUX_EN_MASK) &gt;&gt; TRGM_DMACFG_DMAMUX_EN_SHIFT)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">/*</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> * DMASRCSEL (RW)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> *</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> */</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aab674c707f880623bf3eb3fd937bccb5">  119</a></span><span class="preprocessor">#define TRGM_DMACFG_DMASRCSEL_MASK (0x3FU)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a7c3249a2319da6e0e1da05be751f8020">  120</a></span><span class="preprocessor">#define TRGM_DMACFG_DMASRCSEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aeea372800a644b509f8aaf86ac41dddb">  121</a></span><span class="preprocessor">#define TRGM_DMACFG_DMASRCSEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DMACFG_DMASRCSEL_SHIFT) &amp; TRGM_DMACFG_DMASRCSEL_MASK)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a274dc381a3e22f1106eceac884bbd1bb">  122</a></span><span class="preprocessor">#define TRGM_DMACFG_DMASRCSEL_GET(x) (((uint32_t)(x) &amp; TRGM_DMACFG_DMASRCSEL_MASK) &gt;&gt; TRGM_DMACFG_DMASRCSEL_SHIFT)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/* Bitfield definition for register: GCR */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">/*</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> * TRGOPEN (RW)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> *</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a6349d9076b6619680481bb3d414fdcf0">  129</a></span><span class="preprocessor">#define TRGM_GCR_TRGOPEN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a9498a1000aac81f8aea94e22aeba908c">  130</a></span><span class="preprocessor">#define TRGM_GCR_TRGOPEN_SHIFT (0U)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#accbef3ca1c11c35755edfc84548771b5">  131</a></span><span class="preprocessor">#define TRGM_GCR_TRGOPEN_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_GCR_TRGOPEN_SHIFT) &amp; TRGM_GCR_TRGOPEN_MASK)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a0cb36525f7a06ad4e9a0dad36be96ca9">  132</a></span><span class="preprocessor">#define TRGM_GCR_TRGOPEN_GET(x) (((uint32_t)(x) &amp; TRGM_GCR_TRGOPEN_MASK) &gt;&gt; TRGM_GCR_TRGOPEN_SHIFT)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/* Bitfield definition for register: ADC_MATRIX_SEL0 */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">/*</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> * QEI1_ADC1_SEL (RW)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> *</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aa45689abf9aaf46c90836e33fba6c664">  139</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_QEI1_ADC1_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a568b0ca34562b7dd52d087908d8c4961">  140</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_QEI1_ADC1_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a7c04190c52eea5408580b6612d3039a8">  141</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_QEI1_ADC1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL0_QEI1_ADC1_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL0_QEI1_ADC1_SEL_MASK)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af8d81d50d8fe819d66946a70622517d2">  142</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_QEI1_ADC1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL0_QEI1_ADC1_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL0_QEI1_ADC1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/*</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * QEI1_ADC0_SEL (RW)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> *</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> */</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2d1c34c2ffd2e690198d53601445aa2d">  148</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_QEI1_ADC0_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a62d214bde0cd6e7fad7b037ca286cd13">  149</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_QEI1_ADC0_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a39c4dcdc1f23f1773954705a73b8d6b9">  150</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_QEI1_ADC0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL0_QEI1_ADC0_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL0_QEI1_ADC0_SEL_MASK)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a1a9b24a91fa6236c55b9e3872d831522">  151</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_QEI1_ADC0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL0_QEI1_ADC0_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL0_QEI1_ADC0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">/*</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> * RDC0_ADC1_SEL (RW)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> *</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> */</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a570d64e200b22c9d4949a5bed0468c7d">  157</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC0_ADC1_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a119a98da054284ee56dfeb39fb5fabc9">  158</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC0_ADC1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a7a8023dd216a9f152c3df37e745d936e">  159</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC0_ADC1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL0_RDC0_ADC1_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL0_RDC0_ADC1_SEL_MASK)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ab3d823364f43ae3a75adf8913cbd32d0">  160</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC0_ADC1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL0_RDC0_ADC1_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL0_RDC0_ADC1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">/*</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> * RDC0_ADC0_SEL (RW)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> *</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> */</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ac77757311379e2520a0c65d902509a16">  166</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC0_ADC0_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a745aa50b057a9eb2b562f32253de81dc">  167</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC0_ADC0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af6bf953b380f9748c8ad166bfff17ce5">  168</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC0_ADC0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL0_RDC0_ADC0_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL0_RDC0_ADC0_SEL_MASK)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aeadbbb546e7e0fdbe82fbbcb9fb796e6">  169</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL0_RDC0_ADC0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL0_RDC0_ADC0_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL0_RDC0_ADC0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">/* Bitfield definition for register: ADC_MATRIX_SEL1 */</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">/*</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * CLC0_ID_ADC_SEL (RW)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> *</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> */</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a21c742b443079e0347594b97a4f80383">  176</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_CLC0_ID_ADC_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ab6fdcfab23b737d3bece5c3ece9feb64">  177</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_CLC0_ID_ADC_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ae5f63401a826448a11b59edf7effb7c7">  178</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_CLC0_ID_ADC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL1_CLC0_ID_ADC_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL1_CLC0_ID_ADC_SEL_MASK)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad248a8f82f569afdebf28046f0cfe625">  179</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_CLC0_ID_ADC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL1_CLC0_ID_ADC_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL1_CLC0_ID_ADC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">/*</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> * VSC0_ADC2_SEL (RW)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> *</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> */</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aff6b4e4f28d09f84c33777a7db8e75a4">  185</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_VSC0_ADC2_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a16b470534ac0e79fab5713fbaea09c2b">  186</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_VSC0_ADC2_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a5a473c7513aac6bff5aed2766761f7ae">  187</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_VSC0_ADC2_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL1_VSC0_ADC2_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL1_VSC0_ADC2_SEL_MASK)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a15c944128876319e7000a26db396a03c">  188</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_VSC0_ADC2_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL1_VSC0_ADC2_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL1_VSC0_ADC2_SEL_SHIFT)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">/*</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment"> * VSC0_ADC1_SEL (RW)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> *</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> */</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a1bc06ab24d6bbbc5a45362ba519a2ec8">  194</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_VSC0_ADC1_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#acf6b5a2757f980014781607deb145f0a">  195</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_VSC0_ADC1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ab8feda25d3b1c629899c6451885adfa5">  196</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_VSC0_ADC1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL1_VSC0_ADC1_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL1_VSC0_ADC1_SEL_MASK)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad78002a31b45ff384700b03e7b17b570">  197</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_VSC0_ADC1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL1_VSC0_ADC1_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL1_VSC0_ADC1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">/*</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> * VSC0_ADC0_SEL (RW)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment"> *</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> */</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a9280794e0d993a287ad70879a8ea330d">  203</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_VSC0_ADC0_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af7ae029c2b3ac544f688aead40045b3e">  204</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_VSC0_ADC0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a9868014848a52dd24bc44079c4fffc7b">  205</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_VSC0_ADC0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL1_VSC0_ADC0_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL1_VSC0_ADC0_SEL_MASK)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a05e0520e54b24898acfee7feadb4c06e">  206</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL1_VSC0_ADC0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL1_VSC0_ADC0_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL1_VSC0_ADC0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">/* Bitfield definition for register: ADC_MATRIX_SEL2 */</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">/*</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> * CLC0_IQ_ADC_SEL (RW)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> *</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> */</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a15e860ccac50f40f00f68d6354763476">  213</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL2_CLC0_IQ_ADC_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#afb6b44cb7e2d644d303fa9634272e7a1">  214</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL2_CLC0_IQ_ADC_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a520003be110cd46d674dd3ecb6711154">  215</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL2_CLC0_IQ_ADC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_ADC_MATRIX_SEL2_CLC0_IQ_ADC_SEL_SHIFT) &amp; TRGM_ADC_MATRIX_SEL2_CLC0_IQ_ADC_SEL_MASK)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af8199ba9ec56da6496e3a7e694df90f5">  216</a></span><span class="preprocessor">#define TRGM_ADC_MATRIX_SEL2_CLC0_IQ_ADC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_ADC_MATRIX_SEL2_CLC0_IQ_ADC_SEL_MASK) &gt;&gt; TRGM_ADC_MATRIX_SEL2_CLC0_IQ_ADC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">/* Bitfield definition for register: DAC_MATRIX_SEL0 */</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">/*</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> * ACMP3_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> *</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> */</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ae1d7c2fb76a30e8c937109a564f184b3">  223</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP3_DAC_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a1ce0f461ec70bfa2754fea2c9a64db87">  224</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP3_DAC_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a66cb1501aad28648095c092dabefb09e">  225</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP3_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL0_ACMP3_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL0_ACMP3_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad21a3d9a97c4b61fce1e4a2b0f3f5433">  226</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP3_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL0_ACMP3_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL0_ACMP3_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">/*</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> * ACMP2_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> *</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a6793398b4d02692bd90a3acdf4568752">  232</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP2_DAC_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a5a9b1ae732eb3d661fc1240f4dae5c26">  233</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP2_DAC_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a866ac31afd669f97e1197fc9e9ad6f2b">  234</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP2_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL0_ACMP2_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL0_ACMP2_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a3ccf0ad90b700696d8ac44a3d407c74c">  235</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP2_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL0_ACMP2_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL0_ACMP2_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">/*</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * ACMP1_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> *</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> */</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a54848120bd7b39d8d4e483135e0a9a5f">  241</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP1_DAC_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a0030bacc8c6f60e79e909b551fad2ac4">  242</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP1_DAC_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#abc6e434832e248a2ddcffbb80075fddb">  243</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP1_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL0_ACMP1_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL0_ACMP1_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad7b68fcd8a5e5f37b367e8f700323e3d">  244</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP1_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL0_ACMP1_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL0_ACMP1_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span> </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">/*</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> * ACMP0_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> *</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> */</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a5a01caf8682f58e1603349f2cc23771b">  250</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP0_DAC_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#acf7496abc27b06f0f93c0c4cd5300da2">  251</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP0_DAC_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ae77666595a122f41ee5240df3e19873d">  252</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP0_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL0_ACMP0_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL0_ACMP0_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a065119a1bbc5b0092868a899ba0384d5">  253</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL0_ACMP0_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL0_ACMP0_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL0_ACMP0_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">/* Bitfield definition for register: DAC_MATRIX_SEL1 */</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">/*</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> * ACMP7_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> *</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> */</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a47909c84d164afd6d5cf2c187532226b">  260</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP7_DAC_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#abdd1e0df3191d0fe1aad2115ee2c2d93">  261</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP7_DAC_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a361290a1cc3c3a9fb41d6a895c45a075">  262</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP7_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL1_ACMP7_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL1_ACMP7_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a10cfca17d0b3baf1a7c4da17660394f1">  263</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP7_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL1_ACMP7_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL1_ACMP7_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">/*</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * ACMP6_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> *</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> */</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8444be591bcd9b9621483a29433a2228">  269</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP6_DAC_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#adea93b1042e768bd64b078e4b01df200">  270</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP6_DAC_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a080f88e4a28b5a376c5051f0d1bbb6e3">  271</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP6_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL1_ACMP6_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL1_ACMP6_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a54f63bd6e57f67d68ee0813deddfe7f9">  272</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP6_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL1_ACMP6_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL1_ACMP6_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">/*</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"> * ACMP5_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> *</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> */</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2af4c3d96f3e4a23345f36f38d8f991c">  278</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP5_DAC_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a09902bef941d71f9f4a9eb6a9a46f434">  279</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP5_DAC_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#acdf993ef4ac4877e0492d77252d2acd8">  280</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP5_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL1_ACMP5_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL1_ACMP5_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a1ab63dcebb4c2eb447b4165276496aaf">  281</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP5_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL1_ACMP5_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL1_ACMP5_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">/*</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> * ACMP4_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> *</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> */</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a58dd78ca88c3133be9d7aa0e25a48e33">  287</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP4_DAC_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a100a354cdcde5381ffc02edd505d3bc9">  288</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP4_DAC_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a33c84075fcc0e6e91e0a5894ee112cd3">  289</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP4_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL1_ACMP4_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL1_ACMP4_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad84e31ef7139af7a3fab196cc5b623c4">  290</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL1_ACMP4_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL1_ACMP4_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL1_ACMP4_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">/* Bitfield definition for register: DAC_MATRIX_SEL2 */</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">/*</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> * PWM0_DAC3_SEL (RW)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> *</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> */</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a062272c2a496f1f03102a075080e8904">  297</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC3_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a0f644ea315b56df86ebf9dea638c94d8">  298</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC3_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a243db27b7da4f386f40bfc863125a205">  299</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC3_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL2_PWM0_DAC3_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL2_PWM0_DAC3_SEL_MASK)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad16bd13b772fa2991bf0d4a1cad39715">  300</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC3_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL2_PWM0_DAC3_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL2_PWM0_DAC3_SEL_SHIFT)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span> </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">/*</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> * PWM0_DAC2_SEL (RW)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> *</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> */</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aa782268314d1911491864ad5cb2d3095">  306</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC2_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af5b2e87ab2304a9c08633481db2a3ce4">  307</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC2_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a20f2afcc9f885054620bf372da65395c">  308</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC2_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL2_PWM0_DAC2_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL2_PWM0_DAC2_SEL_MASK)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a21b0a84bf6355437d5a54972bafc6135">  309</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC2_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL2_PWM0_DAC2_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL2_PWM0_DAC2_SEL_SHIFT)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span> </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">/*</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> * PWM0_DAC1_SEL (RW)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> *</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> */</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ab4747c7f02be3da9877baef7fb1808d7">  315</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC1_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a5ff957843c7ca83560ea003ef770e6cb">  316</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a687dcf62cd9db3ac8f4f36e5598847fd">  317</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL2_PWM0_DAC1_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL2_PWM0_DAC1_SEL_MASK)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a412cd5c689ee08a7f634599c112e5171">  318</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL2_PWM0_DAC1_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL2_PWM0_DAC1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">/*</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> * PWM0_DAC0_SEL (RW)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> *</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> */</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a68620f7ba1375b9ac766aa96a794ff7a">  324</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC0_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ac0b4eee3369ec24dbd83b6fdeb6e477f">  325</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#afee9a79f7c17a010ec870d4bab5a77f8">  326</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL2_PWM0_DAC0_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL2_PWM0_DAC0_SEL_MASK)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aeb6253d2677dad258c25fa290791b4b2">  327</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL2_PWM0_DAC0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL2_PWM0_DAC0_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL2_PWM0_DAC0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">/* Bitfield definition for register: DAC_MATRIX_SEL3 */</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">/*</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> * PWM1_DAC3_SEL (RW)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> *</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> */</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aa0da4b3283efeefc58fe5631b653d89b">  334</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC3_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af48c0ffb5f48f56b77724072b234c081">  335</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC3_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a5c291f004c03d0a396c058a3063aae86">  336</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC3_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL3_PWM1_DAC3_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL3_PWM1_DAC3_SEL_MASK)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a5cf035f68d96f8a279ca1c6bca84368e">  337</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC3_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL3_PWM1_DAC3_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL3_PWM1_DAC3_SEL_SHIFT)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span> </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">/*</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> * PWM1_DAC2_SEL (RW)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> *</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> */</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aa59e82d25023a10ebd66bcf0aa13bfa2">  343</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC2_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a16236ccff68e48f151266ed4a0075bee">  344</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC2_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a63032b2c8d9f2578e4b242cd28c6ac10">  345</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC2_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL3_PWM1_DAC2_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL3_PWM1_DAC2_SEL_MASK)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a4a8ea89b545c1b56dd2ec1f7d646f8dc">  346</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC2_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL3_PWM1_DAC2_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL3_PWM1_DAC2_SEL_SHIFT)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">/*</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment"> * PWM1_DAC1_SEL (RW)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment"> *</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> */</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a5345be6a0e776d09b736ad13419d46bd">  352</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC1_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ac2e3fe48b7424ad7e7cde7408abe574f">  353</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a940f839fbf4cc523ccc7eb4a370ac4a0">  354</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL3_PWM1_DAC1_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL3_PWM1_DAC1_SEL_MASK)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a75550f8787ca4a22e987bc75e0ec00b7">  355</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL3_PWM1_DAC1_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL3_PWM1_DAC1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">/*</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> * PWM1_DAC0_SEL (RW)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> *</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> */</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a4d401d7ad13c6455b11c267e722e7421">  361</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC0_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a7e6ad3685638f8fe63682592c9753069">  362</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a6aff9bbc7d0f4ee064bcf10387ee1bfb">  363</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL3_PWM1_DAC0_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL3_PWM1_DAC0_SEL_MASK)</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#afa3e4d225d5104ec95b03cf83dcb2c1e">  364</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL3_PWM1_DAC0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL3_PWM1_DAC0_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL3_PWM1_DAC0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span> </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">/* Bitfield definition for register: DAC_MATRIX_SEL4 */</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">/*</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> * PWM2_DAC3_SEL (RW)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> *</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment"> */</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#acb403d6f43d7829a6b871a2596aa155f">  371</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC3_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a79c58a4320cde0bd14d83f9fa45350f1">  372</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC3_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a3e52638b1839a02ae8205bdbb5146180">  373</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC3_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL4_PWM2_DAC3_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL4_PWM2_DAC3_SEL_MASK)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8b5f9f2350f0f6c1f74afaa55fafa7f0">  374</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC3_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL4_PWM2_DAC3_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL4_PWM2_DAC3_SEL_SHIFT)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span> </div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">/*</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> * PWM2_DAC2_SEL (RW)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> *</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> */</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a3c7f2c859b20ab005d91a68a1168750d">  380</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC2_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a7c67a3924e2e5466b3229d505db896b3">  381</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC2_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a935f2e0deddc9440fa763ac6633cae25">  382</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC2_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL4_PWM2_DAC2_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL4_PWM2_DAC2_SEL_MASK)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a858b6b7e6f23ea4945bb8d70158a7cb8">  383</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC2_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL4_PWM2_DAC2_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL4_PWM2_DAC2_SEL_SHIFT)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span> </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">/*</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment"> * PWM2_DAC1_SEL (RW)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment"> *</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment"> */</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a025f2342e5702085d83598d3201d5561">  389</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC1_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a739d5930b43491147ca288db5454aa2b">  390</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a3afb9b565a588d21969599959426d9a9">  391</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL4_PWM2_DAC1_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL4_PWM2_DAC1_SEL_MASK)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ae3c9c715f86602c3b3aaf6436671f54b">  392</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL4_PWM2_DAC1_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL4_PWM2_DAC1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span> </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">/*</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"> * PWM2_DAC0_SEL (RW)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment"> *</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> */</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aad04ae207fd649e7ee7a404209480343">  398</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC0_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ab25c40fa9c843456cce1de34b12fb935">  399</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a40873d3b371b6bc797e2b7895364a357">  400</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL4_PWM2_DAC0_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL4_PWM2_DAC0_SEL_MASK)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a9e214e3933ffe4b2254ab94802f0412d">  401</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL4_PWM2_DAC0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL4_PWM2_DAC0_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL4_PWM2_DAC0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span> </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">/* Bitfield definition for register: DAC_MATRIX_SEL5 */</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">/*</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment"> * PWM3_DAC3_SEL (RW)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> *</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"> */</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad8a45b2dfdf7ca6922d5c91a3c85c2e3">  408</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC3_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a7baa5453bf3f2bdf515d193cb235670c">  409</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC3_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a314a8fc1531bac081c2bd7a7ba9e958e">  410</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC3_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL5_PWM3_DAC3_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL5_PWM3_DAC3_SEL_MASK)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a6e1636060e05ebaec3e76f3508b66444">  411</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC3_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL5_PWM3_DAC3_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL5_PWM3_DAC3_SEL_SHIFT)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span> </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">/*</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> * PWM3_DAC2_SEL (RW)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment"> *</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment"> */</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8045bc249b65a57cbffc58119d451a3d">  417</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC2_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a1e2536111534b61de48e2a951bd88f62">  418</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC2_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad5c9b6d5e1f082b3517394a532c17d1b">  419</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC2_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL5_PWM3_DAC2_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL5_PWM3_DAC2_SEL_MASK)</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a1b5de8d50115446fedbb9447a08363d8">  420</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC2_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL5_PWM3_DAC2_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL5_PWM3_DAC2_SEL_SHIFT)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">/*</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> * PWM3_DAC1_SEL (RW)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> *</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> */</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a7dd6749de635dd1d694a4235f1d524ce">  426</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC1_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a249b7a54212cc9abbf1fe0098de0a422">  427</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a3f6e534823fe0a7f63c74f370ca07ce6">  428</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL5_PWM3_DAC1_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL5_PWM3_DAC1_SEL_MASK)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a4fb8d8080589354f9bb398fe128224a9">  429</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL5_PWM3_DAC1_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL5_PWM3_DAC1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">/*</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> * PWM3_DAC0_SEL (RW)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> *</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> */</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a0a3357ee8cf66a47d6e72c2e4bf014b8">  435</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC0_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a1bbba4094fa1d0b5466094f13d0e2427">  436</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ab6876e746f887c663bf351920c5e161e">  437</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL5_PWM3_DAC0_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL5_PWM3_DAC0_SEL_MASK)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a1deb0c9ae05bcc394951bdc7a7857927">  438</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL5_PWM3_DAC0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL5_PWM3_DAC0_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL5_PWM3_DAC0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">/* Bitfield definition for register: DAC_MATRIX_SEL6 */</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">/*</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> * QEO1_VQ_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> *</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> */</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a5622e2f6c8231bc7d8b00243bb0a1bff">  445</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO1_VQ_DAC_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad49443d829cc008f0ced2ef68ceaba28">  446</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO1_VQ_DAC_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a7a9256eac113b2968cae95608f99f427">  447</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO1_VQ_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL6_QEO1_VQ_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL6_QEO1_VQ_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a9880e3563606346a84f50c5988c5f8d1">  448</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO1_VQ_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL6_QEO1_VQ_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL6_QEO1_VQ_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">/*</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> * QEO1_VD_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"> *</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> */</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a287f7920d9fc3f870ea9fb32daccea5f">  454</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO1_VD_DAC_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a7160a751e85cd4e683137ee05ffcc715">  455</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO1_VD_DAC_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a5d2839a72b0b541ae0311826d724f09c">  456</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO1_VD_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL6_QEO1_VD_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL6_QEO1_VD_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aedf8f4633344025a4744e0eb1d342ad4">  457</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO1_VD_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL6_QEO1_VD_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL6_QEO1_VD_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">/*</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> * QEO0_VQ_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> *</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment"> */</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a906da471ab0a8f06d0ba2ac75fff6375">  463</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO0_VQ_DAC_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a40a1f56ce306fa2ab6008b88a9ce3d70">  464</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO0_VQ_DAC_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a081c0b825b36e9be388e0cb27a3c6717">  465</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO0_VQ_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL6_QEO0_VQ_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL6_QEO0_VQ_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a9904d8b4639a180678cea767ab1510a5">  466</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO0_VQ_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL6_QEO0_VQ_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL6_QEO0_VQ_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span> </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">/*</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment"> * QEO0_VD_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> *</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> */</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ac5123f1e671c6246376c6617c43c7722">  472</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO0_VD_DAC_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ace761433b579fdbb17b8dbb2e412883c">  473</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO0_VD_DAC_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a3da1aa86882a0483e1dc92c1741e5e17">  474</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO0_VD_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL6_QEO0_VD_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL6_QEO0_VD_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a4f5242075a6af213e3bafc4476739753">  475</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL6_QEO0_VD_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL6_QEO0_VD_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL6_QEO0_VD_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">/* Bitfield definition for register: DAC_MATRIX_SEL7 */</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">/*</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment"> * DAC1_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment"> *</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment"> */</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8e08e3e73fe0034350bbdc9a45106cdd">  482</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_DAC1_DAC_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a12506036a969685a4b862f157a9d46e5">  483</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_DAC1_DAC_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a51d5fcb83cfc97390076704ea03298a0">  484</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_DAC1_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL7_DAC1_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL7_DAC1_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a46234333db45a51a53ef474a060b9b8c">  485</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_DAC1_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL7_DAC1_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL7_DAC1_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span> </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">/*</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> * DAC0_DAC_SEL (RW)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment"> *</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"> */</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a39c953cb59c649e59c6448bdd6edc6fe">  491</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_DAC0_DAC_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a5a3f3272714945fcf6d13ede2ae9bcb4">  492</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_DAC0_DAC_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a6db6869e06ae46ce93d8f24cf479ab02">  493</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_DAC0_DAC_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_DAC_MATRIX_SEL7_DAC0_DAC_SEL_SHIFT) &amp; TRGM_DAC_MATRIX_SEL7_DAC0_DAC_SEL_MASK)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a5fa9033d8e27203e492907c2cfeeb383">  494</a></span><span class="preprocessor">#define TRGM_DAC_MATRIX_SEL7_DAC0_DAC_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_DAC_MATRIX_SEL7_DAC0_DAC_SEL_MASK) &gt;&gt; TRGM_DAC_MATRIX_SEL7_DAC0_DAC_SEL_SHIFT)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span> </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">/* Bitfield definition for register: POS_MATRIX_SEL0 */</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">/*</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> * QEO0_POS_SEL (RW)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> *</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> */</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aee24637acc8ae3544fed1276a116405f">  501</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_QEO0_POS_SEL_MASK (0xFF000000UL)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2389fc1268e43eef557696926f5363ea">  502</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_QEO0_POS_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a83f0e04108ca1836ba5eba283e8a78eb">  503</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_QEO0_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL0_QEO0_POS_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL0_QEO0_POS_SEL_MASK)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a145f7fe616b862ff1b1bcce702c5d61d">  504</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_QEO0_POS_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL0_QEO0_POS_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL0_QEO0_POS_SEL_SHIFT)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span> </div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">/*</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment"> * MTG0_POS_SEL (RW)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment"> *</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> */</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8052f707ad36e2b608f53be95c3dbaac">  510</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_MTG0_POS_SEL_MASK (0xFF0000UL)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a44b16e2ba117883f975e6312ef6916a1">  511</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_MTG0_POS_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a7ec7fe642341fd50c003179bd2d7f762">  512</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_MTG0_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL0_MTG0_POS_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL0_MTG0_POS_SEL_MASK)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a63e321794dcfcd280e35fce540f18820">  513</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_MTG0_POS_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL0_MTG0_POS_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL0_MTG0_POS_SEL_SHIFT)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span> </div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">/*</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment"> * SEI_POSIN1_SEL (RW)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment"> *</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment"> */</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aaeebabb69321a211fa621ee363a7527c">  519</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8a5aed066e6e69cbce8959cd7a478d05">  520</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a119a32bfccf0034cc421fc6c8b917017">  521</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_MASK)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad932b9c1a4980197edcf759be71be031">  522</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL0_SEI_POSIN1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span> </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">/*</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment"> * SEI_POSIN0_SEL (RW)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment"> *</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment"> */</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aed317f9876a2ba16da99608b1b596ba1">  528</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a79ff13610f9a09aa30c1dd6e24f2e27f">  529</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af7ac2f683709b9e29d9ec512fb096ce0">  530</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_MASK)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad4fb4b681e07a1a56a05da7fb6d07289">  531</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL0_SEI_POSIN0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span> </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment">/* Bitfield definition for register: POS_MATRIX_SEL1 */</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">/*</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> * VSC0_POS_SEL (RW)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"> *</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment"> */</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a566029e375a28a7c21e8d67e50fc0e6f">  538</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_VSC0_POS_SEL_MASK (0xFF00U)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ab4ecd1645ebf3f01609e329aab03d7d3">  539</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_VSC0_POS_SEL_SHIFT (8U)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aac29b94b2db00dbdadb05035429b13af">  540</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_VSC0_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL1_VSC0_POS_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL1_VSC0_POS_SEL_MASK)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ac7c07773d087b386360affebd9150696">  541</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_VSC0_POS_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL1_VSC0_POS_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL1_VSC0_POS_SEL_SHIFT)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span> </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">/*</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> * QEO1_POS_SEL (RW)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> *</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment"> */</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ae784d8d6fcfa2a54f787679d6268525d">  547</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a7cbcca7e3a2b6dc8de0e520f7d14f450">  548</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a18ff8b59875da800eda9c285f4fa195a">  549</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_SHIFT) &amp; TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_MASK)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aa83af40af6509e150b671a724ff84b10">  550</a></span><span class="preprocessor">#define TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_GET(x) (((uint32_t)(x) &amp; TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_MASK) &gt;&gt; TRGM_POS_MATRIX_SEL1_QEO1_POS_SEL_SHIFT)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span> </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">/* Bitfield definition for register array: TRGM_IN */</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">/*</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"> * TRGM_IN (RO)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> *</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment"> */</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aa4858715773c224adc6fe69e340c5dfa">  557</a></span><span class="preprocessor">#define TRGM_TRGM_IN_TRGM_IN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a958a7ff02030b84a4440b81cb768d79e">  558</a></span><span class="preprocessor">#define TRGM_TRGM_IN_TRGM_IN_SHIFT (0U)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad8f118b6c84c714593c1e6930c5675ff">  559</a></span><span class="preprocessor">#define TRGM_TRGM_IN_TRGM_IN_GET(x) (((uint32_t)(x) &amp; TRGM_TRGM_IN_TRGM_IN_MASK) &gt;&gt; TRGM_TRGM_IN_TRGM_IN_SHIFT)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">/* Bitfield definition for register array: TRGM_OUT */</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">/*</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> * TRGM_OUT (RO)</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"> *</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment"> */</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad9a4a1866906f173aa709e0ae6ebb7a8">  566</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_TRGM_OUT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a4efca0bf9874a6cb24721dbdb9dbb3fd">  567</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_TRGM_OUT_SHIFT (0U)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a0a1c771000fb4a93561abfaad8539315">  568</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_TRGM_OUT_GET(x) (((uint32_t)(x) &amp; TRGM_TRGM_OUT_TRGM_OUT_MASK) &gt;&gt; TRGM_TRGM_OUT_TRGM_OUT_SHIFT)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span> </div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">/* Bitfield definition for register: PWM_DELAY_CFG */</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">/*</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"> * DELAY_CHAN_CALIB_N_SW (RW)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment"> *</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment"> * set none-zero value to use this value as clock low time in delay_chain step value</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment"> */</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a4dd4e144939178fe7e885528b1aad8de">  576</a></span><span class="preprocessor">#define TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_N_SW_MASK (0x3F00U)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a4dde77b2eb302bd347c616a151db8cd7">  577</a></span><span class="preprocessor">#define TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_N_SW_SHIFT (8U)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a0ea80793f034206a4c617be9471c1af0">  578</a></span><span class="preprocessor">#define TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_N_SW_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_N_SW_SHIFT) &amp; TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_N_SW_MASK)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a52098bb6e90128b943a6416b91ac1b74">  579</a></span><span class="preprocessor">#define TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_N_SW_GET(x) (((uint32_t)(x) &amp; TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_N_SW_MASK) &gt;&gt; TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_N_SW_SHIFT)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span> </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">/*</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"> * DELAY_CHAN_CALIB_P_SW (RW)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> *</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> * set none-zero value to use this value as clock high time in delay_chain step value</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"> */</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a07e47fd83625ff753f2925c40a858733">  586</a></span><span class="preprocessor">#define TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_P_SW_MASK (0x3FU)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a5d558d5dfa4d8c4f70e5a728fd2e4569">  587</a></span><span class="preprocessor">#define TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_P_SW_SHIFT (0U)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a7c9d04b6ec35d03d5193a7cbdb6ed2cd">  588</a></span><span class="preprocessor">#define TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_P_SW_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_P_SW_SHIFT) &amp; TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_P_SW_MASK)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a76f73387fb57c61132bcfb0f022f6097">  589</a></span><span class="preprocessor">#define TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_P_SW_GET(x) (((uint32_t)(x) &amp; TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_P_SW_MASK) &gt;&gt; TRGM_PWM_DELAY_CFG_DELAY_CHAN_CALIB_P_SW_SHIFT)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span> </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment">/* Bitfield definition for register: PWM_CALIB_CFG */</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">/*</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"> * CALIB_SW_START (RW)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment"> *</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> * set to trigger calibration once by software, need to be cleared first before setting it</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"> */</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#abc5af0221d5c2b8b77c3dfc64da4e1b5">  597</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_CFG_CALIB_SW_START_MASK (0x8000U)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a1624b5ef51f9879a5e19d2727e1fe534">  598</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_CFG_CALIB_SW_START_SHIFT (15U)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a0e83ba41d988f24f98660590c6973125">  599</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_CFG_CALIB_SW_START_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_PWM_CALIB_CFG_CALIB_SW_START_SHIFT) &amp; TRGM_PWM_CALIB_CFG_CALIB_SW_START_MASK)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a41ee24529b880943cfa1d92f42428b99">  600</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_CFG_CALIB_SW_START_GET(x) (((uint32_t)(x) &amp; TRGM_PWM_CALIB_CFG_CALIB_SW_START_MASK) &gt;&gt; TRGM_PWM_CALIB_CFG_CALIB_SW_START_SHIFT)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span> </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">/*</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment"> * CALIB_HW_ENABLE (RW)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment"> *</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"> * hardware calibration enable</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment"> */</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a05eb1aa158cf0fa2adfadf2f227a550c">  607</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_CFG_CALIB_HW_ENABLE_MASK (0x80U)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad0877424b7aa5a26150081c7a675a73a">  608</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_CFG_CALIB_HW_ENABLE_SHIFT (7U)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a205ff99dc615a9816a429f0a49dd217b">  609</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_CFG_CALIB_HW_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_PWM_CALIB_CFG_CALIB_HW_ENABLE_SHIFT) &amp; TRGM_PWM_CALIB_CFG_CALIB_HW_ENABLE_MASK)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a05e71c0518efe46aa2edba26ae7f772a">  610</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_CFG_CALIB_HW_ENABLE_GET(x) (((uint32_t)(x) &amp; TRGM_PWM_CALIB_CFG_CALIB_HW_ENABLE_MASK) &gt;&gt; TRGM_PWM_CALIB_CFG_CALIB_HW_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span> </div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">/* Bitfield definition for register: PWM_CALIB_STATUS0 */</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">/*</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment"> * CALIB_ON (RO)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment"> *</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment"> */</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a070c5b492a7d7064bfc224927db36332">  617</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_STATUS0_CALIB_ON_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a15b60f52a68eb18c850c4b1811f2037d">  618</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_STATUS0_CALIB_ON_SHIFT (31U)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#acdce3f1040124dfb308afa9275a21697">  619</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_STATUS0_CALIB_ON_GET(x) (((uint32_t)(x) &amp; TRGM_PWM_CALIB_STATUS0_CALIB_ON_MASK) &gt;&gt; TRGM_PWM_CALIB_STATUS0_CALIB_ON_SHIFT)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">/* Bitfield definition for register: PWM_CALIB_STATUS1 */</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">/*</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment"> * CALIB_RESULT_N (RO)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> *</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> */</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ae83c0cc201b4402094018f43a8ae4fb8">  626</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_STATUS1_CALIB_RESULT_N_MASK (0x3F00U)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#afeb80334d5f38b5d6338da6748206279">  627</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_STATUS1_CALIB_RESULT_N_SHIFT (8U)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a38a0cf4d9a4aeed91efd03f489882fb8">  628</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_STATUS1_CALIB_RESULT_N_GET(x) (((uint32_t)(x) &amp; TRGM_PWM_CALIB_STATUS1_CALIB_RESULT_N_MASK) &gt;&gt; TRGM_PWM_CALIB_STATUS1_CALIB_RESULT_N_SHIFT)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span> </div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">/*</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment"> * CALIB_RESULT_P (RO)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"> *</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment"> */</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#abdd0daff18e1b15a0dddc3fac498a77b">  634</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_STATUS1_CALIB_RESULT_P_MASK (0x3FU)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a35629620fe1dde4317d53c086bd0c19f">  635</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_STATUS1_CALIB_RESULT_P_SHIFT (0U)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a089568dc7e91b38aca324343100ebd6e">  636</a></span><span class="preprocessor">#define TRGM_PWM_CALIB_STATUS1_CALIB_RESULT_P_GET(x) (((uint32_t)(x) &amp; TRGM_PWM_CALIB_STATUS1_CALIB_RESULT_P_MASK) &gt;&gt; TRGM_PWM_CALIB_STATUS1_CALIB_RESULT_P_SHIFT)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span> </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">/* Bitfield definition for register array: TRGOCFG */</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">/*</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment"> * OUTINV (RW)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment"> *</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment"> * 1- Invert the output</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment"> */</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af4de0acaa8e7c6580e52e269127978b1">  644</a></span><span class="preprocessor">#define TRGM_TRGOCFG_OUTINV_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ab8162d4f741e4297cba7affcd9b3f280">  645</a></span><span class="preprocessor">#define TRGM_TRGOCFG_OUTINV_SHIFT (18U)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a0b68fdd7e7cb3616ad1a15066cd26493">  646</a></span><span class="preprocessor">#define TRGM_TRGOCFG_OUTINV_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_TRGOCFG_OUTINV_SHIFT) &amp; TRGM_TRGOCFG_OUTINV_MASK)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2346ab78e0b9b90289499cded530134a">  647</a></span><span class="preprocessor">#define TRGM_TRGOCFG_OUTINV_GET(x) (((uint32_t)(x) &amp; TRGM_TRGOCFG_OUTINV_MASK) &gt;&gt; TRGM_TRGOCFG_OUTINV_SHIFT)</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span> </div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment">/*</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment"> * FEDG2PEN (RW)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment"> *</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment"> * 1- The selected input signal falling edge will be convert to an pulse on output. The output pulse can be stably used within the motor control system. When connecting the signal outside the motor system, due to the asynchronization of the clock systems, the clock frequency and signal active length need to be considered.</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment"> */</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a1e781860433f39ff8a407dceeb14ca8a">  654</a></span><span class="preprocessor">#define TRGM_TRGOCFG_FEDG2PEN_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8296ed4a9bd50eb7d1e2704c6cdee555">  655</a></span><span class="preprocessor">#define TRGM_TRGOCFG_FEDG2PEN_SHIFT (17U)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aaecc00c143c554b88fa696bf940ce363">  656</a></span><span class="preprocessor">#define TRGM_TRGOCFG_FEDG2PEN_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_TRGOCFG_FEDG2PEN_SHIFT) &amp; TRGM_TRGOCFG_FEDG2PEN_MASK)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a292f6051c91b8623fb8a8cd18de5f83d">  657</a></span><span class="preprocessor">#define TRGM_TRGOCFG_FEDG2PEN_GET(x) (((uint32_t)(x) &amp; TRGM_TRGOCFG_FEDG2PEN_MASK) &gt;&gt; TRGM_TRGOCFG_FEDG2PEN_SHIFT)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span> </div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">/*</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment"> * REDG2PEN (RW)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment"> *</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment"> * 1- The selected input signal rising edge will be convert to an pulse on output. The output pulse can be stably used within the motor control system. When connecting the signal outside the motor system, due to the asynchronization of the clock systems, the clock frequency and signal active length need to be considered.</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment"> */</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a1a219be983760cde06d5bf1e71576caf">  664</a></span><span class="preprocessor">#define TRGM_TRGOCFG_REDG2PEN_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ace512d2fa06e2d47ea667c1d4dbc23c7">  665</a></span><span class="preprocessor">#define TRGM_TRGOCFG_REDG2PEN_SHIFT (16U)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a11fd725539e515cd37cc6f59e59f6618">  666</a></span><span class="preprocessor">#define TRGM_TRGOCFG_REDG2PEN_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_TRGOCFG_REDG2PEN_SHIFT) &amp; TRGM_TRGOCFG_REDG2PEN_MASK)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a55621d3ef76ec24124f51a47cd89a824">  667</a></span><span class="preprocessor">#define TRGM_TRGOCFG_REDG2PEN_GET(x) (((uint32_t)(x) &amp; TRGM_TRGOCFG_REDG2PEN_MASK) &gt;&gt; TRGM_TRGOCFG_REDG2PEN_SHIFT)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span> </div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">/*</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment"> * TRIGOSEL (RW)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment"> *</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment"> * This bitfield selects one of the TRGM inputs as output.</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment"> */</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aa31867d5c2e7727dcca2e408fc30db6e">  674</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRIGOSEL_MASK (0xFFU)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a9c49416af6878069e883253eac1eb9f6">  675</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRIGOSEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#adf71e631bc1d2a506ddc8ef360274d66">  676</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRIGOSEL_SET(x) (((uint32_t)(x) &lt;&lt; TRGM_TRGOCFG_TRIGOSEL_SHIFT) &amp; TRGM_TRGOCFG_TRIGOSEL_MASK)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a969afe39899886f74f96e686aa23ccb1">  677</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRIGOSEL_GET(x) (((uint32_t)(x) &amp; TRGM_TRGOCFG_TRIGOSEL_MASK) &gt;&gt; TRGM_TRGOCFG_TRIGOSEL_SHIFT)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span> </div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span> </div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span> </div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">/* FILTCFG register group index macro definition */</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad7cf8b939189c346bb50e05ece4d8a73">  682</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN0 (0UL)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a17d1bfe50d00c1760bf467b707366c20">  683</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN1 (1UL)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a32898712872a54ff448302f4920cb5b7">  684</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN2 (2UL)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a13d3553fa68d597d3ffe94d088cd6cf2">  685</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN3 (3UL)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2eb82347c9c9ea1d7ff1158c68f5c1e1">  686</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN4 (4UL)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a9ae8e364d520870b0a229e1480307314">  687</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN5 (5UL)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a6e3ecd6214aefc4493395f611b43b384">  688</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN6 (6UL)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a1bf519a499fbe51692ae06e63d80b7c0">  689</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM0_IN7 (7UL)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aca8d62573f90d89d4d476d000407ea9a">  690</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN0 (8UL)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a552b3d0090f3094ac91a1f20a464c37b">  691</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN1 (9UL)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a77e61fef857a2321a896e3b1322f2c19">  692</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN2 (10UL)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a3e78bcd90ff0431c89ae3e94ab6ef056">  693</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN3 (11UL)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a1de17cdb646df76fe904d1447d370eb5">  694</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN4 (12UL)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a023a6ccb6ffe3175e49efda37fe710fa">  695</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN5 (13UL)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ae43aa102863a6130a16123b12a010848">  696</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN6 (14UL)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af9af4a2866c588aceea05d0d901c7c05">  697</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM1_IN7 (15UL)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aa25281372bc399fcd59c8c4ffd48ef29">  698</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM2_IN0 (16UL)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a34df1abe433870738ca6472f353c7880">  699</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM2_IN1 (17UL)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8ceb0d27b88553998e096cb6b0703b51">  700</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM2_IN2 (18UL)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a24a9f8250798c2cf66949662887462bb">  701</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM2_IN3 (19UL)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a39ffb0aa36e69a7fd99906b98f8772b0">  702</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM2_IN4 (20UL)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a948e103d416bde49262ff978464e7c2e">  703</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM2_IN5 (21UL)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a9ac039b770c38b948adc0e316c3c1dab">  704</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM2_IN6 (22UL)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a7c5b9c28f1c49f63704f48731ecde075">  705</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM2_IN7 (23UL)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2dc8561a6e68070edb182929145256d2">  706</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM3_IN0 (24UL)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8041ec08cbf0e4d1fabc7f68a3518fa5">  707</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM3_IN1 (25UL)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#abfaad898954bd532e7e1da27d87dcc21">  708</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM3_IN2 (26UL)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#abf04d4dc4fa81515b3a69d854a7ceb26">  709</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM3_IN3 (27UL)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#add1aca2ab97345d2399ddab45821364c">  710</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM3_IN4 (28UL)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2a85ca7bb87a19b7c55412c0c8f9843e">  711</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM3_IN5 (29UL)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a73d62bdab7190458c65b02c2cdddc5bf">  712</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM3_IN6 (30UL)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8280bf63abbb922f8fd10ee810c0e9f8">  713</a></span><span class="preprocessor">#define TRGM_FILTCFG_PWM3_IN7 (31UL)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aca1a9916962785ae20a1727d4c0a6a28">  714</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_00 (32UL)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a9a01667b3ef32f52bbee2b3de741db07">  715</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_01 (33UL)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8d06f8a6fd4340829ec20be159927c9e">  716</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_02 (34UL)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a5b52d6e5f51f2aa40988e87b7b5d0a60">  717</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_03 (35UL)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad59485d39983c13a42e18bc15d4432b9">  718</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_04 (36UL)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8b44aefee07631001176d406701a7c0f">  719</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_05 (37UL)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a37d54bec63543b07a056b0140b87e638">  720</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_06 (38UL)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ac692651d6e4ecfc85125f60d15ead91f">  721</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_07 (39UL)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a0c0e03632756d854152ebe8d503f29b4">  722</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_08 (40UL)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a199079181071b48fe0e676a3e4fdf56b">  723</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_09 (41UL)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a5e3a0339586babdad08a29b3fe59733f">  724</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_10 (42UL)</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a5c960fe35de172226b290b6c308c7866">  725</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_11 (43UL)</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a806f706bf30deff9243b12f51dd4d03e">  726</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_12 (44UL)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ae5afd9ae1864b8137e50b550c35c3bc5">  727</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_13 (45UL)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a03d7a4a2ec2db4581ab45e3b019801d2">  728</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_14 (46UL)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aca963f164c4ca6b5c8e1b4ee7a324811">  729</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_15 (47UL)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#abb1a7de5b55a57bab5ae33ad34460952">  730</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_16 (48UL)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aa6757d45a6655fc918c59b03e6e66b0d">  731</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_17 (49UL)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a787d1f36d67323e3eeff85db01d904bf">  732</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_18 (50UL)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a365ed32d61b220e4fe1f04734b682c91">  733</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_19 (51UL)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a55507d011901aa3417b1fa8e89ade0bd">  734</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_20 (52UL)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a9d4b3d9eeac312f1656cacab533f6074">  735</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_21 (53UL)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a15a13791a538a653b53f2680d1029bc7">  736</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_22 (54UL)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ae94e32e7f36f2832af4c23b5355bd2ec">  737</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_23 (55UL)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ac8d40676586d64969dcf47adcadfb449">  738</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_24 (56UL)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aa79c74caae2ea5bd358d422d27022724">  739</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_25 (57UL)</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aa4e8d7c43e524f0580b6914f68410a6e">  740</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_26 (58UL)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a7f2c029e4561a1b3c7c7805aec4bfa8f">  741</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_27 (59UL)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad628b130ad6ed5a68c031c90eaa0ffaf">  742</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_28 (60UL)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a816706d4df8c55a78f51e7f51341119d">  743</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_29 (61UL)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a3f1abc0d925f0416e765997dbed5e862">  744</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_30 (62UL)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ac3f932d4d40c423e49cfe0007898be92">  745</a></span><span class="preprocessor">#define TRGM_FILTCFG_TRGM_P_31 (63UL)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span> </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment">/* DMACFG register group index macro definition */</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ae72f3f460f1457acae6cce2b5eed80b1">  748</a></span><span class="preprocessor">#define TRGM_DMACFG_0 (0UL)</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a42cd2bcd3e9ec4e283c71641fa881035">  749</a></span><span class="preprocessor">#define TRGM_DMACFG_1 (1UL)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a51d4b88f86e8cd8aa822f54972f7bc6f">  750</a></span><span class="preprocessor">#define TRGM_DMACFG_2 (2UL)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a300954abb0e4aac91eaac29d35756182">  751</a></span><span class="preprocessor">#define TRGM_DMACFG_3 (3UL)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af2507b427c2af6e215cfbb7171eb5ab8">  752</a></span><span class="preprocessor">#define TRGM_DMACFG_4 (4UL)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ab2d0fbc1c3224b93382cbaf4a879e7cd">  753</a></span><span class="preprocessor">#define TRGM_DMACFG_5 (5UL)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#abe061decf78648c9bad6991cc14b4c15">  754</a></span><span class="preprocessor">#define TRGM_DMACFG_6 (6UL)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ac089d04c4691b6893e02c52dfbad8cb6">  755</a></span><span class="preprocessor">#define TRGM_DMACFG_7 (7UL)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span> </div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">/* TRGM_IN register group index macro definition */</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ae39813587b385213de59b57522cd88d6">  758</a></span><span class="preprocessor">#define TRGM_TRGM_IN_0 (0UL)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af7b347fa7329ec7b7ce4fa88a371f60c">  759</a></span><span class="preprocessor">#define TRGM_TRGM_IN_1 (1UL)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aa739657ea557202cee9b92962ec65b4f">  760</a></span><span class="preprocessor">#define TRGM_TRGM_IN_2 (2UL)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a3315409619698a965672f2ccbd700043">  761</a></span><span class="preprocessor">#define TRGM_TRGM_IN_3 (3UL)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8b52382869d0d3c4bb3fc9586e0390ad">  762</a></span><span class="preprocessor">#define TRGM_TRGM_IN_4 (4UL)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a20cf1d7333e984d9d04120a4bd639664">  763</a></span><span class="preprocessor">#define TRGM_TRGM_IN_5 (5UL)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8d1b771398e110d4b371a71641692f90">  764</a></span><span class="preprocessor">#define TRGM_TRGM_IN_6 (6UL)</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span> </div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment">/* TRGM_OUT register group index macro definition */</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a146d4a7263b9f2cd7097cdb355a8546a">  767</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_0 (0UL)</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a229763930a80ad3f6d8683d9d817e869">  768</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_1 (1UL)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2ab0cc12ec1471fdcb1a40cfdd67d3b6">  769</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_2 (2UL)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ac429ea500a1f8652179a137ed7ee2aa0">  770</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_3 (3UL)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ab94c5168a8f7327d956daae972457522">  771</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_4 (4UL)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af1720c517a588cab5780d4a38bc42491">  772</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_5 (5UL)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2ccd9b7b488f166820fce505efd73f86">  773</a></span><span class="preprocessor">#define TRGM_TRGM_OUT_6 (6UL)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span> </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment">/* TRGOCFG register group index macro definition */</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a7a894554cf5699de95059bb65aa8a2f0">  776</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_00 (0UL)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#abad880f884b0b15dfa7beec5d767b507">  777</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_01 (1UL)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a45fb588404bdc3848de40c9638b70195">  778</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_02 (2UL)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a05462cc5890c0acf41c1a07b4fd78c10">  779</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_03 (3UL)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a5a3660f3cdd4548b95103d21dc234a0c">  780</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_04 (4UL)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2b1a058049788fe07b3592fc1ac4794a">  781</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_05 (5UL)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af006a21725e2d294a9424d4760287657">  782</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_06 (6UL)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#affc55bbce682b582e0f30f3bbb150a13">  783</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_07 (7UL)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af27024329a1d5d3269404736d51b3528">  784</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_08 (8UL)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a4b06eee7cb9a68e57152f81152a538da">  785</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_09 (9UL)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a64cf721323ee8252b317919b5e776c2d">  786</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_10 (10UL)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ac47c03959848f572c0463b5c74324277">  787</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_11 (11UL)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a374f703d467a25f2f060a6748bec9331">  788</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_12 (12UL)</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a9b57ae28f2429e9d3073590f72f64c46">  789</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_13 (13UL)</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#acf811273611e3237acf4de5758ad702b">  790</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_14 (14UL)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#afa640bd1186927a6899c311b1532b322">  791</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_15 (15UL)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af741155baa7dd1a408e10d1ea405f443">  792</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_16 (16UL)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a83e25808e80c887ca4c3eff3aca3f0bc">  793</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_17 (17UL)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af7a31c0176bd7c09ec5e0509eaa99110">  794</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_18 (18UL)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ae27d7b00d5683204667f0430c4a4ffc6">  795</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_19 (19UL)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a907c25bc8ca511b5bd980b0d42ef7a55">  796</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_20 (20UL)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a27fd9fafb2f963d1b150f7d34d79cf44">  797</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_21 (21UL)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a80a2419a905da746c3a2486fb6467d31">  798</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_22 (22UL)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ab07271498e7ad36083964f894429a72a">  799</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_23 (23UL)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a6c06fee095601f052ba7d0672f7b67bf">  800</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_24 (24UL)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a6220bdfc9e46769a64d92b620ca3ca5d">  801</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_25 (25UL)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aabc456ad7a875bf6420ac4c0e69022dd">  802</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_26 (26UL)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a6df1a297f5d6443d904a8ac7c948e067">  803</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_27 (27UL)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a349cf2d51e8660365e657b266d050497">  804</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_28 (28UL)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af2e297bfad6a06759efd8e58402d9855">  805</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_29 (29UL)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8476c4f11f50e8d70915400b51393a7c">  806</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_30 (30UL)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8cabfb481ff2912566451ad87081e106">  807</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_P_31 (31UL)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a88722f09dcd3e44d0e3d68b4456eb241">  808</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC0 (32UL)</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a23607e90701b6c2a1be12e4b4ce19ce2">  809</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC1 (33UL)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a607d0f57908dee6c9514d3ebb68f9b4c">  810</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC2 (34UL)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#adcd97f57b826944f724838781b2edf9a">  811</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC3 (35UL)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8b2dd716434c8e9c7de7ece825a17bcf">  812</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC4 (36UL)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a933932148c835331bf430a87fb83cd27">  813</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC5 (37UL)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#adcd881efa604f3719304c064284457b6">  814</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC6 (38UL)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad818dec83ea13e04f28fda57e4de2768">  815</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC7 (39UL)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af7c1bf01ae2a4a8cc27782d18d5d2ae4">  816</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC8 (40UL)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aa42f1ca4916984f4e2ff4d0b7095637e">  817</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC9 (41UL)</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a15f0b122fee7ec3102539fe4b35a4ed0">  818</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC10 (42UL)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ab72967ff2e140b7c083c9cf52cf749f3">  819</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC11 (43UL)</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8e504eb9038f5421e26240b98069cb00">  820</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC12 (44UL)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a90a3075f6046fc205be61ddd6653fb85">  821</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC13 (45UL)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#afce3f5688fd1872b65edb4cb2f024ca0">  822</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC14 (46UL)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a10f9f14b5511331d58138d372d0161b7">  823</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SDM_PWM_SOC15 (47UL)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2259999bd6ab37d1bf6120be1de7f2c8">  824</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADC0_STRGI (48UL)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a76c2fb142e512e624d375e9b3a3ded3d">  825</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADC1_STRGI (49UL)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a0508a94a09e1e95cf42c645f9a637662">  826</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADC2_STRGI (50UL)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a9a345a472fbf19ea0ae389b06f76305b">  827</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADC3_STRGI (51UL)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#adcd157e13a62fd3f15e2a49491f336c7">  828</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI0A (52UL)</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a86256c0456e78cd596a730511cfb4f26">  829</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI0B (53UL)</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a6c935d0b038b6bb89723c7fff459a3bc">  830</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI0C (54UL)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2fec28709010cb799694b78866a0763e">  831</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI1A (55UL)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a33f5e879fe73baf998bc585da4defdc7">  832</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI1B (56UL)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aab96d0b1247cf3803b1b0e081669f5cb">  833</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI1C (57UL)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af335333afd6c3a2a77547c3a30cb1711">  834</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI2A (58UL)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a273602d0b0200251e09807e6ef2fd433">  835</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI2B (59UL)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a1ba4614fccbedcb57a6d89e866c15be3">  836</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI2C (60UL)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2a788abe3e4bd81ba729db609275e1cd">  837</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI3A (61UL)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a745f838cf1f009094d36fec44fd68ca0">  838</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI3B (62UL)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a9a43daa50d4cbf6c4695ab2ed1476e9f">  839</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ADCX_PTRGI3C (63UL)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8e48a130b9239ae5c8f787c77bbe44e6">  840</a></span><span class="preprocessor">#define TRGM_TRGOCFG_VSC0_TRIG_IN0 (64UL)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aed6985f1e8bc2a899f6d9fd1d0f5160a">  841</a></span><span class="preprocessor">#define TRGM_TRGOCFG_VSC0_TRIG_IN1 (65UL)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a412f0ef6896522831b95910904931810">  842</a></span><span class="preprocessor">#define TRGM_TRGOCFG_RDC0_TRIG_IN0 (66UL)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8d1c5e567d8cd1bd596f3d98011eb0d1">  843</a></span><span class="preprocessor">#define TRGM_TRGOCFG_RDC0_TRIG_IN1 (67UL)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2b510700341a8f53111b194868d95afe">  844</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEI0_TRIG_IN (68UL)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a72a00f308d1f2631bb09af07a20d274d">  845</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEI1_TRIG_IN (69UL)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a7066a74756cf5cfc542d5e7f2d743333">  846</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEI0_PAUSE (70UL)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a71e3463f4ae62a6868cdc136dd19fc31">  847</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEI1_PAUSE (71UL)</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a30acb6f89c834819279abf2a616bbea6">  848</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEO0_TRIG_IN0 (72UL)</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ab5943f9a2738ebb7465569e5f67e117b">  849</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEO0_TRIG_IN1 (73UL)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a0b583b6952143208d21ec289dcc064ae">  850</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEO1_TRIG_IN0 (74UL)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ab9956d3d8e6bf17fece3ee84e6d14ce4">  851</a></span><span class="preprocessor">#define TRGM_TRGOCFG_QEO1_TRIG_IN1 (75UL)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#acc914ad0ca55033c4865dc428e628e55">  852</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN0 (76UL)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a4c634ec4e22d952f2b074004e0e4b2be">  853</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN1 (77UL)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aa9f4efb6c388df7830785e19c6495a75">  854</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN2 (78UL)</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ae08b9653884e52559b67f0f065e84420">  855</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN3 (79UL)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#afcc69519804776119ba3780b47e8a1ad">  856</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN4 (80UL)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8132a912f3ac3b5f26315ef683d3f685">  857</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN5 (81UL)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a6060e0adc35d01e046259954b5ae58ff">  858</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN6 (82UL)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aa4507a91b23257f185c9cd3cbe6528cd">  859</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SEI_TRIG_IN7 (83UL)</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a3fc0974d6f8bfb4a06838588b8d649d4">  860</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ACMP0_CH0_WIN (84UL)</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad8f4e645c210f7ce59c3bc9024e9de13">  861</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ACMP0_CH1_WIN (85UL)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad372b4eea498938de34779ca8f4092c5">  862</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ACMP1_CH0_WIN (86UL)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a20b737bcfc7874534cf1ae9a6a79e13c">  863</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ACMP1_CH1_WIN (87UL)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad09c74c83872eedcdda9917c946b5f01">  864</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ACMP2_CH0_WIN (88UL)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a47889630329c84c883e7d21b843f6cb9">  865</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ACMP2_CH1_WIN (89UL)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ae94959940f23877ce396d8656eb7a735">  866</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ACMP3_CH0_WIN (90UL)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#af4cc545c18a60cbd85d63794a2fa4a5b">  867</a></span><span class="preprocessor">#define TRGM_TRGOCFG_ACMP3_CH1_WIN (91UL)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a58990a886eb27b32ef113aa59cf140be">  868</a></span><span class="preprocessor">#define TRGM_TRGOCFG_DAC0_BUFTRG (92UL)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#add9fb1e63e8f6cf58d0ea5b6a521cde6">  869</a></span><span class="preprocessor">#define TRGM_TRGOCFG_DAC1_BUFTRG (93UL)</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a912b44b2333de31bd6f77c51c9f85e8c">  870</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR0_IN2 (94UL)</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a698cd128ff4344de9b906bef9c4a3d35">  871</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR0_IN3 (95UL)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a9d5988a1158802b55dd69853113dcfb8">  872</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR0_SYNCI (96UL)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8c52a6a78233b09554c25bcd4d712157">  873</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR1_IN2 (97UL)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad82adc265da8dedaf5aba9ef39df35c7">  874</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR1_IN3 (98UL)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a33bcd222b2d4bf9cd2bed1c085dc9bd5">  875</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR1_SYNCI (99UL)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2f867cd6fc3f2cb7e126cb6840b635b3">  876</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR2_IN2 (100UL)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a72c3a4795bda17a37588e1c54fd1cdb7">  877</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR2_IN3 (101UL)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a3b1e71fe809e7998b4adc7f15733dcfb">  878</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR2_SYNCI (102UL)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a1049cbbe7a47432eb9c3375095075e3c">  879</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR3_IN2 (103UL)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a3de865f21ee979689399f31bd5672c5b">  880</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR3_IN3 (104UL)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#abd7c6f3cde39a766f0676c737ae9bbbe">  881</a></span><span class="preprocessor">#define TRGM_TRGOCFG_GPTMR3_SYNCI (105UL)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aabe46d7529c058fd2239c59865874a8d">  882</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_00 (106UL)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a4e4df96e5c5dc61b857a9d80ade7b43d">  883</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_01 (107UL)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a5289a99918e20a935eddb871437363a2">  884</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_02 (108UL)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a96aa24062efaaa9edcfcc664a317a9e8">  885</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_03 (109UL)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a99e8b324aa54238f56cb0650662d2c97">  886</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_04 (110UL)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a464833efc3070d176384ab8bc5b21fa7">  887</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_05 (111UL)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8e4e7a598a2ea7cc836bbe6141d5977c">  888</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_06 (112UL)</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a220a545a5e7d2a2986bcc8ea8345e01b">  889</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_07 (113UL)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a7322b89998bc92e001a0684fdeb2dda3">  890</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_08 (114UL)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a58130b686613617fe0ea34261f066e33">  891</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_09 (115UL)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a062726dbd92e4b85d521d439352ac430">  892</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_10 (116UL)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a7ece07aaa214a4e31f66d219ef349214">  893</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_11 (117UL)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a10b18bfb4e1f05cffb81adb948df4ead">  894</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_12 (118UL)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ab09ec8f352bed01b161f5ac1839b9252">  895</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_13 (119UL)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aaa482cfbd005f40985de04693a5fe8ab">  896</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_14 (120UL)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a53b7e9af0ab373240d8c28adba0cc657">  897</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_15 (121UL)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#abfc98df6383fbe1b9912673964550d10">  898</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_16 (122UL)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a308266a76436f4c85fb893358ebaeb7d">  899</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_17 (123UL)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a6eab7eaaf6ee9280c99024b85ff9ba04">  900</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_18 (124UL)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad3ff8339e3f01863a49f5bc1ff0dd950">  901</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_19 (125UL)</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a48c5e06ddf3ffb100548296ef19eb55a">  902</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_20 (126UL)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad810ec5c053129eca099f3484db7fc24">  903</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_21 (127UL)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a1d42b551f40d0f2ba161fc9a91722e7b">  904</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_22 (128UL)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#acd0e438d97a2dcd6b0fd51054eb150e2">  905</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_23 (129UL)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a841bd9cb2da8aab6c2fc806c7180cc4a">  906</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_24 (130UL)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a025e90061e6895616f0216db5d60ebd4">  907</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_25 (131UL)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad28fecfc9303b2935510bc482397b3bd">  908</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_26 (132UL)</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a1b66b2dddadf53a200192483f72a7cfb">  909</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_27 (133UL)</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a49574f674bb9a88596801bd6f0428f38">  910</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_28 (134UL)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ab6a33c3b854f567d216e60a2e8545387">  911</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_29 (135UL)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#accf1a913efec8e2ab7995eb0c38d97cc">  912</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_30 (136UL)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a13e4bea5239acb3dbabe2b25207906fc">  913</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_31 (137UL)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a23df5de3dabcd25dae8586314d3be96a">  914</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_32 (138UL)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aa8e1e4353394790a65f62495c0f0ceda">  915</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_33 (139UL)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad2df4e09e16c1c8488627bb95f2cd205">  916</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_34 (140UL)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad598425de136a35344dcbe0a22b4c142">  917</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_35 (141UL)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aea9d36a6990c2b9f642a05e65078a788">  918</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_36 (142UL)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ac023015b0bd1e86015613314734e2af1">  919</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_37 (143UL)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a017d0d947073b8646cee73af277bf0b5">  920</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_38 (144UL)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a6e997507d6dcb6a08879d2f3cd22ca90">  921</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_39 (145UL)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a9d11d6a21a961eb053f13d77961e546a">  922</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_40 (146UL)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a1dbe431f39c0b05afc1f69043a5d2a96">  923</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_41 (147UL)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a846089dac9547c5c2dd3ec7ced531698">  924</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_42 (148UL)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a671cde45f13ee4f108a85adaa1a17270">  925</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_43 (149UL)</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a0baabbd162a25601f4988ee7a8b05eea">  926</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_44 (150UL)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ac9e37e8fc0b51603f7aa65584f9799de">  927</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_45 (151UL)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad65211e6f015f2adebb163357db42ee8">  928</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_46 (152UL)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a9d8be898d532987b0c5e041fbb87b57e">  929</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_47 (153UL)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8683d4359c87d7080ae1e668c1fc962a">  930</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_48 (154UL)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a9ed7a2b907de1d49bef7d204b25aaf95">  931</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_49 (155UL)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aa9c8852b667f38ec461c34289e6d8d84">  932</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_50 (156UL)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a30516923b7fa4c69b31bd0d8e57aca39">  933</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_51 (157UL)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a214f5f1dfa4a60c66f4687e7cfadc643">  934</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_52 (158UL)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ab9d21f32536da6132528a141a5d425bb">  935</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_53 (159UL)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8e183497839e7739fafed902d8187f97">  936</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_54 (160UL)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a2b5fdc3a37706756ee5e54d591db1fc8">  937</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_55 (161UL)</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8c1eb8da7c00f2fed7143004a571f73d">  938</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_56 (162UL)</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a39240f28051f2a399ca586a0f2f5a20b">  939</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_57 (163UL)</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a49203111fbbdd013bc5a8e9131662ebe">  940</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_58 (164UL)</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ac627ac67a690612102128bd730b82fb1">  941</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_59 (165UL)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a80156f66d78216e5a71f4136657995b6">  942</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_60 (166UL)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a94d21836de27e9d39b33ab4a02c44220">  943</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_61 (167UL)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a3850774e8f020182d0e0e6f417156fa6">  944</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_62 (168UL)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a088a4da621ee8e044c2fcc7dd4a45928">  945</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PLB_IN_63 (169UL)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a072ac972bd1c403f8e6f7bd29d4260c6">  946</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_TRIG_IN0 (170UL)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a21ee254871a321362b2bc11145e1ca7c">  947</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_TRIG_IN1 (171UL)</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aa231d0c24a2e429c26261651f9b8e0b1">  948</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_TRIG_IN2 (172UL)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a36caf3519f0114cd250702e3ed889143">  949</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_TRIG_IN3 (173UL)</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#afa4a45ed8024d066c78477e8da89ec03">  950</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_TRIG_IN4 (174UL)</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#afc99151aafd71e361663f71b65eee1f0">  951</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_TRIG_IN5 (175UL)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ac0cf591957436708df8b182dbf846092">  952</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_TRIG_IN6 (176UL)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aed0b6bbca971ff6e106bba9020ce0664">  953</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM0_TRIG_IN7 (177UL)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a693ded3a49470c6661e3e9e6109e2fc0">  954</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_TRIG_IN0 (178UL)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ae21ce62c5d75d8d652626ad3afeb426f">  955</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_TRIG_IN1 (179UL)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad06e7b0549937b770c82758ac7511583">  956</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_TRIG_IN2 (180UL)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a3068733b59903254161e765e6fb0a0ef">  957</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_TRIG_IN3 (181UL)</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a88b774bfb46482f9600015e162874a30">  958</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_TRIG_IN4 (182UL)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a61090a8ebb76ad34162d0d98fe0e1a4e">  959</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_TRIG_IN5 (183UL)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aca898d0aed070cf734106b252b43c0cf">  960</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_TRIG_IN6 (184UL)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ae6c443ea2b22df6da2fb875b6e70dc8e">  961</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM1_TRIG_IN7 (185UL)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a73ddf1f21d51b7d088e29b45f47c1d6d">  962</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM2_TRIG_IN0 (186UL)</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a827743e2b1168054efb106de8f37c347">  963</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM2_TRIG_IN1 (187UL)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a5c4401954a65bb93af14411a6313766c">  964</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM2_TRIG_IN2 (188UL)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a28226914abab5fa42d2daa72a6c4f479">  965</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM2_TRIG_IN3 (189UL)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a35a1aead7aeaebf809c4cb40dcc585cc">  966</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM2_TRIG_IN4 (190UL)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#add98b7c851d191c614819a7c4eced5df">  967</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM2_TRIG_IN5 (191UL)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ab67e922b9e93d784c08f022a8eb2adf5">  968</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM2_TRIG_IN6 (192UL)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aae1fcb2dcf061de05bb4ed9abe81888d">  969</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM2_TRIG_IN7 (193UL)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a61f5de2f29108d830498d3ae29458f82">  970</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM3_TRIG_IN0 (194UL)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aab64da8333a882b6446e2611df97e42a">  971</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM3_TRIG_IN1 (195UL)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a9a630bf3d1deec537de72b295830c7c3">  972</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM3_TRIG_IN2 (196UL)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a6dc19f85eba66cbf58f4b42fc6196b8e">  973</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM3_TRIG_IN3 (197UL)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ac3c80464a836ad290f1f2e937748ded2">  974</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM3_TRIG_IN4 (198UL)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a6ad18b76aab1b57fac2ea24287d59f0c">  975</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM3_TRIG_IN5 (199UL)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#aed1ec1149839db17f8e4adb6d9976ed1">  976</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM3_TRIG_IN6 (200UL)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a18a249bbfd1953556a64a11a3ba902de">  977</a></span><span class="preprocessor">#define TRGM_TRGOCFG_PWM3_TRIG_IN7 (201UL)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ad67b7250ff5ea0bfd96fab8b55930e39">  978</a></span><span class="preprocessor">#define TRGM_TRGOCFG_CAN_PTPC0_CAP (202UL)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a14dc551772cee3f34f523c744bf4caf4">  979</a></span><span class="preprocessor">#define TRGM_TRGOCFG_CAN_PTPC1_CAP (203UL)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a52a83679f74546448c89d2a6607829dc">  980</a></span><span class="preprocessor">#define TRGM_TRGOCFG_UART_TRIG0 (204UL)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ab53480d527d345694d52f97f8a40e060">  981</a></span><span class="preprocessor">#define TRGM_TRGOCFG_UART_TRIG1 (205UL)</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a66bf38de99ecd155cc46820dc8fecb5b">  982</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SYNCTIMER_TRIG (206UL)</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a5b243ebf26cc074d784255b817e1f596">  983</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_IRQ0 (207UL)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a30ba6d35e4e0cf52bddcc4dd5d759574">  984</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_IRQ1 (208UL)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a22d79c8c458f6d7aba65d25828f643ed">  985</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_DMA0 (209UL)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a7390ccec8c3a9362263a868f8c034ad2">  986</a></span><span class="preprocessor">#define TRGM_TRGOCFG_TRGM_DMA1 (210UL)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a99780015280f0ebc5cadb6730c76eeeb">  987</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MTG0_TRIG_IN0 (211UL)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#ac79b24ff23915ee96a38511f176d3c46">  988</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MTG0_TRIG_IN1 (212UL)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a8d09633f31d195329ae68ef16dbbc333">  989</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MTG0_TRIG_IN2 (213UL)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#adacea2e1db24ad141b8abb0aae3d22ea">  990</a></span><span class="preprocessor">#define TRGM_TRGOCFG_MTG0_TRIG_IN3 (214UL)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html#a6928e40b9d4f3059fa77e3cb8964dc51">  991</a></span><span class="preprocessor">#define TRGM_TRGOCFG_SYNT_TRIG_IN (215UL)</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span> </div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span> </div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_TRGM_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructTRGM__Type_html"><div class="ttname"><a href="structTRGM__Type.html">TRGM_Type</a></div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:12</div></div>
<div class="ttc" id="astructTRGM__Type_html_a3d34c1360ca2344d4f882c522a0ac8bb"><div class="ttname"><a href="structTRGM__Type.html#a3d34c1360ca2344d4f882c522a0ac8bb">TRGM_Type::TRGOCFG</a></div><div class="ttdeci">__RW uint32_t TRGOCFG[137]</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:15</div></div>
<div class="ttc" id="astructTRGM__Type_html_a81f8e8668d3df158acc2beef537ef577"><div class="ttname"><a href="structTRGM__Type.html#a81f8e8668d3df158acc2beef537ef577">TRGM_Type::PWM_CALIB_STATUS1</a></div><div class="ttdeci">__R uint32_t PWM_CALIB_STATUS1</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:43</div></div>
<div class="ttc" id="astructTRGM__Type_html_ab586a6237358b2fc7a7566c1b76fe794"><div class="ttname"><a href="structTRGM__Type.html#ab586a6237358b2fc7a7566c1b76fe794">TRGM_Type::RESERVED9</a></div><div class="ttdeci">__R uint8_t RESERVED9[2028]</div><div class="ttdef"><b>Definition</b> hpm_trgm_regs.h:46</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_0bab427931d655ddd2af7139442554af.html">HPM6P00</a></li><li class="navelem"><a class="el" href="dir_816c333c49150c31054324385fcb9ab7.html">ip</a></li><li class="navelem"><a class="el" href="HPM6P00_2ip_2hpm__trgm__regs_8h.html">hpm_trgm_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:16:02 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
