// Seed: 563874313
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  reg id_3;
  always deassign id_3;
  id_4 :
  assert property (@(1 or posedge id_2#(.id_4(1))) 1 - 1)
  else id_3 <= 1;
  wire id_5, id_6, id_7, id_8;
endmodule
module module_1 ();
  tri0  id_1 = 1;
  wor   id_2 = 1 ? 1'b0 : 1;
  uwire id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_2
  );
endmodule
