# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Phase1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1 {C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/divider_cell.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:24 on Feb 03,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1" C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/divider_cell.v 
# -- Compiling module divider_cell
# 
# Top level modules:
# 	divider_cell
# End time: 13:22:24 on Feb 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1 {C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/fulladd.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:24 on Feb 03,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1" C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/fulladd.v 
# -- Compiling module fulladd
# 
# Top level modules:
# 	fulladd
# End time: 13:22:24 on Feb 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1 {C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/array_divider.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:24 on Feb 03,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1" C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/array_divider.v 
# -- Compiling module array_divider
# 
# Top level modules:
# 	array_divider
# End time: 13:22:24 on Feb 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1 {C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/RCA_4bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:24 on Feb 03,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1" C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/RCA_4bit.v 
# -- Compiling module RCA_4bit
# 
# Top level modules:
# 	RCA_4bit
# End time: 13:22:24 on Feb 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1 {C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/mux_2_1_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:24 on Feb 03,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1" C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/mux_2_1_1bit.v 
# -- Compiling module mux_2_1_1bit
# 
# Top level modules:
# 	mux_2_1_1bit
# End time: 13:22:24 on Feb 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1 {C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/array_divider_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:22:24 on Feb 03,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1" C:/intelFPGA_lite/18.1/elec374/ELEC374---Group/Phase1/array_divider_tb.v 
# -- Compiling module array_divider_tb
# 
# Top level modules:
# 	array_divider_tb
# End time: 13:22:25 on Feb 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  array_divider_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" array_divider_tb 
# Start time: 13:22:26 on Feb 03,2025
# Loading work.array_divider_tb
# Loading work.array_divider
# Loading work.divider_cell
# Loading work.fulladd
# Loading work.RCA_4bit
# Loading work.mux_2_1_1bit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
# End time: 12:21:07 on Feb 04,2025, Elapsed time: 22:58:41
# Errors: 0, Warnings: 0
