-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.


-- Generated by Quartus II 64-Bit Version 15.0 (Build Build 153 07/15/2015)
-- Created on Sat Jul  1 01:49:18 2017

FUNCTION unidade_de_controle (clock, reset, flag_IN, opcode[5..0], menor, maior, igual)
	RETURNS (flag_OUT, muxBR, muxULA, muxEscritaBR[1..0], somador_PC[1..0], ula_controle[3..0], pc_escrita, pc_reset, reg_escrita, md_controle[1..0]);
