#-----------------------------------------------------------
# Vivado v2017.3.1 (64-bit)
# SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
# IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
# Start of session at: Mon Mar 21 08:20:25 2022
# Process ID: 8704
# Current directory: C:/Users/student/Downloads/VGA_Wierzbinka
# Command line: vivado.exe -mode tcl -source run.tcl -tclargs simulation
# Log file: C:/Users/student/Downloads/VGA_Wierzbinka/vivado.log
# Journal file: C:/Users/student/Downloads/VGA_Wierzbinka\vivado.jou
#-----------------------------------------------------------
source run.tcl
# set project vga_project
# set top_module vga_example
# set target xc7a35tcpg236-1
# set bitstream_file build/${project}.runs/impl_1/${top_module}.bit
# proc usage {} {
#     puts "usage: vivado -mode tcl -source [info script] -tclargs \[simulation/bitstream/program\]"
#     exit 1
# }
# if {($argc != 1) || ([lindex $argv 0] ni {"simulation" "bitstream" "program"})} {
#     usage
# }
# if {[lindex $argv 0] == "program"} {
#     open_hw
#     connect_hw_server
#     current_hw_target [get_hw_targets *]
#     open_hw_target
#     current_hw_device [lindex [get_hw_devices] 0]
#     refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
# 
#     set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
#     set_property FULL_PROBES.FILE {} [lindex [get_hw_devices] 0]
#     set_property PROGRAM.FILE ${bitstream_file} [lindex [get_hw_devices] 0]
# 
#     program_hw_devices [lindex [get_hw_devices] 0]
#     refresh_hw_device [lindex [get_hw_devices] 0]
#     
#     exit
# } else {
#     file mkdir build
#     create_project $Vivado% } build -part ${target} -force
# }
# read_xdc {
#     constraints/vga_example.xdc
# }
# read_verilog {
#     rtl/vga_example.v
#     rtl/vga_timing.v
# }
# add_files -fileset sim_1 {
#     sim/testbench.v
#     sim/tiff_writer.v
# }
# set_property top ${top_module} [current_fileset]
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# if {[lindex $argv 0] == "simulation"} {
# 		start_gui
#     launch_simulation
# 		add_wave {{/testbench/my_example/my_timing/hcount}} 
# 		add_wave {{/testbench/my_example/my_timing/vcount}} 
# 		add_wave {{/testbench/my_example/my_timing/vsync}} 
# 		add_wave {{/testbench/my_example/my_timing/vblnk}} 
# 		add_wave {{/testbench/my_example/my_timing/hsync}} 
# 		add_wave {{/testbench/my_example/my_timing/hblnk}} 
# 	run all
# } else {
#     launch_runs synth_1 -jobs 8
#     wait_on_run synth_1
# 
#     launch_runs impl_1 -to_step write_bitstream -jobs 8
#     wait_on_run impl_1
#     exit
# }
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Downloads/VGA_Wierzbinka/sim/tiff_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tiff_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_example
INFO: [VRFC 10-2458] undeclared symbol clkfb, assumed default net type wire [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Downloads/VGA_Wierzbinka/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 66f872df491244bdb3231f021275aa26 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=10.0...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.BUFGCE_default
Compiling module unisims_ver.ODDR
Compiling module xil_defaultlib.vga_timing
Compiling module xil_defaultlib.vga_example
Compiling module xil_defaultlib.tiff_writer
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 21 08:20:45 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source testbench.tcl
## current_wave_config
If simulation ends before the testbench
completes, use the menu option to run all.
Prepare to wait a long time...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 847.035 ; gain = 0.000
Info: tiff_writer started frame           0
Info: negedge VS at          15973570000
Info: tiff writer finished frame           0
Info: tiff_writer started frame           1
Info: negedge VS at          32552770000
Simulation is over, check the waveforms.
run: Time (s): cpu = 00:00:29 ; elapsed = 00:03:43 . Memory (MB): peak = 847.035 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Downloads/VGA_Wierzbinka/sim/tiff_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tiff_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_example
INFO: [VRFC 10-2458] undeclared symbol clkfb, assumed default net type wire [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Downloads/VGA_Wierzbinka/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 66f872df491244bdb3231f021275aa26 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=10.0...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.BUFGCE_default
Compiling module unisims_ver.ODDR
Compiling module xil_defaultlib.vga_timing
Compiling module xil_defaultlib.vga_example
Compiling module xil_defaultlib.tiff_writer
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
If simulation ends before the testbench
completes, use the menu option to run all.
Prepare to wait a long time...
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 863.484 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.3/data/ip'.
set_property -name {xsim.simulate.runtime} -value {100ms} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:/Users/student/Downloads/VGA_Wierzbinka/sim/testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
If simulation ends before the testbench
completes, use the menu option to run all.
Prepare to wait a long time...
Info: tiff_writer started frame           0
Info: negedge VS at          15973570000
Info: tiff writer finished frame           0
Info: tiff_writer started frame           1
Info: negedge VS at          32552770000
Simulation is over, check the waveforms.
run: Time (s): cpu = 00:00:32 ; elapsed = 00:03:42 . Memory (MB): peak = 977.930 ; gain = 15.555
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
If simulation ends before the testbench
completes, use the menu option to run all.
Prepare to wait a long time...
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 980.195 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Downloads/VGA_Wierzbinka/sim/tiff_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tiff_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_example
INFO: [VRFC 10-2458] undeclared symbol clkfb, assumed default net type wire [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Downloads/VGA_Wierzbinka/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 66f872df491244bdb3231f021275aa26 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=10.0...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.BUFGCE_default
Compiling module unisims_ver.ODDR
Compiling module xil_defaultlib.vga_timing
Compiling module xil_defaultlib.vga_example
Compiling module xil_defaultlib.tiff_writer
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
If simulation ends before the testbench
completes, use the menu option to run all.
Prepare to wait a long time...
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 980.195 ; gain = 0.000
run all
Info: tiff_writer started frame           0
Info: negedge VS at          15973570000
Info: tiff writer finished frame           0
Info: tiff_writer started frame           1
Info: negedge VS at          32552770000
Simulation is over, check the waveforms.
run: Time (s): cpu = 00:00:23 ; elapsed = 00:03:44 . Memory (MB): peak = 980.195 ; gain = 0.000
file mkdir C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new
close [ open C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v w ]
add_files C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_rect.v w ]
add_files C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_rect.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: vga_example
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1064.164 ; gain = 65.070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:37]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:37]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (2#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
INFO: [Synth 8-638] synthesizing module 'BUFH' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (3#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (5#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:13]
	Parameter HOR_TOTAL_TIME bound to: 1056 - type: integer 
	Parameter HOR_BLANK_START bound to: 800 - type: integer 
	Parameter HOR_BLANK_STOP bound to: 1056 - type: integer 
	Parameter HOR_SYNC_START bound to: 840 - type: integer 
	Parameter HOR_SYNC_STOP bound to: 968 - type: integer 
	Parameter VER_TOTAL_TIME bound to: 628 - type: integer 
	Parameter VER_BLANK_START bound to: 600 - type: integer 
	Parameter VER_BLANK_STOP bound to: 628 - type: integer 
	Parameter VER_SYNC_START bound to: 601 - type: integer 
	Parameter VER_SYNC_STOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (6#1) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:13]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v:3]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (7#1) [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v:3]
ERROR: [Synth 8-685] variable 'r' should not be used in output port connection [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:117]
ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.625 ; gain = 110.531
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
18 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: vga_example
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1229.848 ; gain = 27.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:37]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:37]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (2#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
INFO: [Synth 8-638] synthesizing module 'BUFH' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (3#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (5#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:13]
	Parameter HOR_TOTAL_TIME bound to: 1056 - type: integer 
	Parameter HOR_BLANK_START bound to: 800 - type: integer 
	Parameter HOR_BLANK_STOP bound to: 1056 - type: integer 
	Parameter HOR_SYNC_START bound to: 840 - type: integer 
	Parameter HOR_SYNC_STOP bound to: 968 - type: integer 
	Parameter VER_TOTAL_TIME bound to: 628 - type: integer 
	Parameter VER_BLANK_START bound to: 600 - type: integer 
	Parameter VER_BLANK_STOP bound to: 628 - type: integer 
	Parameter VER_SYNC_START bound to: 601 - type: integer 
	Parameter VER_SYNC_STOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (6#1) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:13]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v:3]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (7#1) [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v:3]
ERROR: [Synth 8-685] variable 'r' should not be used in output port connection [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:117]
ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1262.914 ; gain = 61.008
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
17 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: vga_example
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1262.914 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:37]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:37]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (2#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
INFO: [Synth 8-638] synthesizing module 'BUFH' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (3#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (5#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:13]
	Parameter HOR_TOTAL_TIME bound to: 1056 - type: integer 
	Parameter HOR_BLANK_START bound to: 800 - type: integer 
	Parameter HOR_BLANK_STOP bound to: 1056 - type: integer 
	Parameter HOR_SYNC_START bound to: 840 - type: integer 
	Parameter HOR_SYNC_STOP bound to: 968 - type: integer 
	Parameter VER_TOTAL_TIME bound to: 628 - type: integer 
	Parameter VER_BLANK_START bound to: 600 - type: integer 
	Parameter VER_BLANK_STOP bound to: 628 - type: integer 
	Parameter VER_SYNC_START bound to: 601 - type: integer 
	Parameter VER_SYNC_STOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (6#1) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:13]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v:3]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (7#1) [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v:3]
ERROR: [Synth 8-685] variable 'r' should not be used in output port connection [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:117]
ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1262.914 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
17 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: vga_example
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1262.914 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:37]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:37]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (2#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
INFO: [Synth 8-638] synthesizing module 'BUFH' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (3#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (5#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:13]
	Parameter HOR_TOTAL_TIME bound to: 1056 - type: integer 
	Parameter HOR_BLANK_START bound to: 800 - type: integer 
	Parameter HOR_BLANK_STOP bound to: 1056 - type: integer 
	Parameter HOR_SYNC_START bound to: 840 - type: integer 
	Parameter HOR_SYNC_STOP bound to: 968 - type: integer 
	Parameter VER_TOTAL_TIME bound to: 628 - type: integer 
	Parameter VER_BLANK_START bound to: 600 - type: integer 
	Parameter VER_BLANK_STOP bound to: 628 - type: integer 
	Parameter VER_SYNC_START bound to: 601 - type: integer 
	Parameter VER_SYNC_STOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (6#1) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:13]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v:3]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (7#1) [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v:3]
ERROR: [Synth 8-685] variable 'r' should not be used in output port connection [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:118]
ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1264.207 ; gain = 1.293
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
17 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: vga_example
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1264.207 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:37]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:37]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (2#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
INFO: [Synth 8-638] synthesizing module 'BUFH' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (3#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (5#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:13]
	Parameter HOR_TOTAL_TIME bound to: 1056 - type: integer 
	Parameter HOR_BLANK_START bound to: 800 - type: integer 
	Parameter HOR_BLANK_STOP bound to: 1056 - type: integer 
	Parameter HOR_SYNC_START bound to: 840 - type: integer 
	Parameter HOR_SYNC_STOP bound to: 968 - type: integer 
	Parameter VER_TOTAL_TIME bound to: 628 - type: integer 
	Parameter VER_BLANK_START bound to: 600 - type: integer 
	Parameter VER_BLANK_STOP bound to: 628 - type: integer 
	Parameter VER_SYNC_START bound to: 601 - type: integer 
	Parameter VER_SYNC_STOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (6#1) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:13]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v:3]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (7#1) [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v:3]
INFO: [Synth 8-638] synthesizing module 'draw_rect' [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_rect.v:3]
INFO: [Synth 8-256] done synthesizing module 'draw_rect' (8#1) [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_rect.v:3]
ERROR: [Synth 8-448] named port connection 'pclk' does not exist for instance 'u_draw_rect' of module 'draw_rect' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:124]
ERROR: [Synth 8-448] named port connection 'hcount_in' does not exist for instance 'u_draw_rect' of module 'draw_rect' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:125]
ERROR: [Synth 8-448] named port connection 'hsync_in' does not exist for instance 'u_draw_rect' of module 'draw_rect' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:126]
ERROR: [Synth 8-448] named port connection 'hblnk_in' does not exist for instance 'u_draw_rect' of module 'draw_rect' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:127]
ERROR: [Synth 8-448] named port connection 'vcount_in' does not exist for instance 'u_draw_rect' of module 'draw_rect' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:128]
ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1268.211 ; gain = 4.004
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
19 Infos, 0 Warnings, 0 Critical Warnings and 9 Errors encountered.
synth_design failed
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: vga_example
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1268.211 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:37]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:37]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (2#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
INFO: [Synth 8-638] synthesizing module 'BUFH' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (3#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (5#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:13]
	Parameter HOR_TOTAL_TIME bound to: 1056 - type: integer 
	Parameter HOR_BLANK_START bound to: 800 - type: integer 
	Parameter HOR_BLANK_STOP bound to: 1056 - type: integer 
	Parameter HOR_SYNC_START bound to: 840 - type: integer 
	Parameter HOR_SYNC_STOP bound to: 968 - type: integer 
	Parameter VER_TOTAL_TIME bound to: 628 - type: integer 
	Parameter VER_BLANK_START bound to: 600 - type: integer 
	Parameter VER_BLANK_STOP bound to: 628 - type: integer 
	Parameter VER_SYNC_START bound to: 601 - type: integer 
	Parameter VER_SYNC_STOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (6#1) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:13]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v:3]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (7#1) [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v:3]
WARNING: [Synth 8-3848] Net vs in module/entity vga_example does not have driver. [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:16]
WARNING: [Synth 8-3848] Net hs in module/entity vga_example does not have driver. [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:17]
WARNING: [Synth 8-3848] Net r in module/entity vga_example does not have driver. [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:18]
WARNING: [Synth 8-3848] Net g in module/entity vga_example does not have driver. [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:19]
WARNING: [Synth 8-3848] Net b in module/entity vga_example does not have driver. [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:20]
INFO: [Synth 8-256] done synthesizing module 'vga_example' (8#1) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:13]
WARNING: [Synth 8-3331] design vga_example has unconnected port vs
WARNING: [Synth 8-3331] design vga_example has unconnected port hs
WARNING: [Synth 8-3331] design vga_example has unconnected port r[3]
WARNING: [Synth 8-3331] design vga_example has unconnected port r[2]
WARNING: [Synth 8-3331] design vga_example has unconnected port r[1]
WARNING: [Synth 8-3331] design vga_example has unconnected port r[0]
WARNING: [Synth 8-3331] design vga_example has unconnected port g[3]
WARNING: [Synth 8-3331] design vga_example has unconnected port g[2]
WARNING: [Synth 8-3331] design vga_example has unconnected port g[1]
WARNING: [Synth 8-3331] design vga_example has unconnected port g[0]
WARNING: [Synth 8-3331] design vga_example has unconnected port b[3]
WARNING: [Synth 8-3331] design vga_example has unconnected port b[2]
WARNING: [Synth 8-3331] design vga_example has unconnected port b[1]
WARNING: [Synth 8-3331] design vga_example has unconnected port b[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1270.598 ; gain = 2.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1270.598 ; gain = 2.387
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/student/Downloads/VGA_Wierzbinka/constraints/vga_example.xdc]
Finished Parsing XDC File [C:/Users/student/Downloads/VGA_Wierzbinka/constraints/vga_example.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1425.770 ; gain = 157.559
24 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1425.770 ; gain = 157.559
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1426.570 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:37]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:37]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (2#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
INFO: [Synth 8-638] synthesizing module 'BUFH' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (3#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (5#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:13]
	Parameter HOR_TOTAL_TIME bound to: 1056 - type: integer 
	Parameter HOR_BLANK_START bound to: 800 - type: integer 
	Parameter HOR_BLANK_STOP bound to: 1056 - type: integer 
	Parameter HOR_SYNC_START bound to: 840 - type: integer 
	Parameter HOR_SYNC_STOP bound to: 968 - type: integer 
	Parameter VER_TOTAL_TIME bound to: 628 - type: integer 
	Parameter VER_BLANK_START bound to: 600 - type: integer 
	Parameter VER_BLANK_STOP bound to: 628 - type: integer 
	Parameter VER_SYNC_START bound to: 601 - type: integer 
	Parameter VER_SYNC_STOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (6#1) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:13]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v:3]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (7#1) [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v:3]
INFO: [Synth 8-638] synthesizing module 'draw_rect' [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_rect.v:3]
INFO: [Synth 8-256] done synthesizing module 'draw_rect' (8#1) [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_rect.v:3]
ERROR: [Synth 8-448] named port connection 'hcount_out_nxt' does not exist for instance 'u_draw_rect' of module 'draw_rect' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:130]
ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1436.004 ; gain = 9.434
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: vga_example
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1436.004 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:37]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:37]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (2#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
INFO: [Synth 8-638] synthesizing module 'BUFH' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (3#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (5#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:13]
	Parameter HOR_TOTAL_TIME bound to: 1056 - type: integer 
	Parameter HOR_BLANK_START bound to: 800 - type: integer 
	Parameter HOR_BLANK_STOP bound to: 1056 - type: integer 
	Parameter HOR_SYNC_START bound to: 840 - type: integer 
	Parameter HOR_SYNC_STOP bound to: 968 - type: integer 
	Parameter VER_TOTAL_TIME bound to: 628 - type: integer 
	Parameter VER_BLANK_START bound to: 600 - type: integer 
	Parameter VER_BLANK_STOP bound to: 628 - type: integer 
	Parameter VER_SYNC_START bound to: 601 - type: integer 
	Parameter VER_SYNC_STOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (6#1) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:13]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v:3]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (7#1) [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v:3]
INFO: [Synth 8-638] synthesizing module 'draw_rect' [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_rect.v:3]
INFO: [Synth 8-256] done synthesizing module 'draw_rect' (8#1) [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_rect.v:3]
ERROR: [Synth 8-448] named port connection 'hcount_out_nxt' does not exist for instance 'u_draw_rect' of module 'draw_rect' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:130]
ERROR: [Synth 8-685] variable 'r' should not be used in output port connection [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:139]
ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1436.004 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
19 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: vga_example
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1436.004 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:37]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:37]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (2#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
INFO: [Synth 8-638] synthesizing module 'BUFH' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (3#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (5#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:13]
	Parameter HOR_TOTAL_TIME bound to: 1056 - type: integer 
	Parameter HOR_BLANK_START bound to: 800 - type: integer 
	Parameter HOR_BLANK_STOP bound to: 1056 - type: integer 
	Parameter HOR_SYNC_START bound to: 840 - type: integer 
	Parameter HOR_SYNC_STOP bound to: 968 - type: integer 
	Parameter VER_TOTAL_TIME bound to: 628 - type: integer 
	Parameter VER_BLANK_START bound to: 600 - type: integer 
	Parameter VER_BLANK_STOP bound to: 628 - type: integer 
	Parameter VER_SYNC_START bound to: 601 - type: integer 
	Parameter VER_SYNC_STOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (6#1) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:13]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v:3]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (7#1) [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v:3]
INFO: [Synth 8-638] synthesizing module 'draw_rect' [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_rect.v:3]
INFO: [Synth 8-256] done synthesizing module 'draw_rect' (8#1) [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_rect.v:3]
ERROR: [Synth 8-448] named port connection 'hcount_out_nxt' does not exist for instance 'u_draw_rect' of module 'draw_rect' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:130]
ERROR: [Synth 8-685] variable 'r' should not be used in output port connection [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:139]
ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1436.004 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
19 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: vga_example
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1436.004 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:37]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:37]
INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (2#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25877]
INFO: [Synth 8-638] synthesizing module 'BUFH' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (3#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (5#1) [D:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:13]
	Parameter HOR_TOTAL_TIME bound to: 1056 - type: integer 
	Parameter HOR_BLANK_START bound to: 800 - type: integer 
	Parameter HOR_BLANK_STOP bound to: 1056 - type: integer 
	Parameter HOR_SYNC_START bound to: 840 - type: integer 
	Parameter HOR_SYNC_STOP bound to: 968 - type: integer 
	Parameter VER_TOTAL_TIME bound to: 628 - type: integer 
	Parameter VER_BLANK_START bound to: 600 - type: integer 
	Parameter VER_BLANK_STOP bound to: 628 - type: integer 
	Parameter VER_SYNC_START bound to: 601 - type: integer 
	Parameter VER_SYNC_STOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (6#1) [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_timing.v:13]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v:3]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (7#1) [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_background.v:3]
INFO: [Synth 8-638] synthesizing module 'draw_rect' [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_rect.v:3]
INFO: [Synth 8-256] done synthesizing module 'draw_rect' (8#1) [C:/Users/student/Downloads/VGA_Wierzbinka/build/vga_project.srcs/sources_1/new/draw_rect.v:3]
ERROR: [Synth 8-448] named port connection 'hcount_out_nxt' does not exist for instance 'u_draw_rect' of module 'draw_rect' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:130]
ERROR: [Synth 8-685] variable 'r' should not be used in output port connection [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:139]
ERROR: [Synth 8-285] failed synthesizing module 'vga_example' [C:/Users/student/Downloads/VGA_Wierzbinka/rtl/vga_example.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1436.004 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
19 Infos, 0 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Common 17-70] Application Exception: Undefined HARPData for the netlist
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 21 10:19:03 2022...
