// Seed: 1382375799
module module_0 (
    input tri1 id_0
);
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    output uwire id_2,
    output tri id_3,
    input supply1 id_4,
    input tri id_5,
    output tri0 id_6,
    input tri id_7,
    input wor id_8,
    input uwire id_9,
    output wor id_10,
    input supply0 id_11
);
  tri0 id_13 = 1 - id_5;
  module_0(
      id_11
  );
endmodule
module module_2 (
    output supply1 id_0,
    output supply0 id_1,
    output tri id_2,
    input tri0 id_3,
    input wor id_4,
    output tri0 id_5,
    output tri1 id_6,
    input uwire id_7,
    input wor id_8
);
  assign id_5 = 1;
  always @(id_3 or posedge id_4) id_0 = id_8;
  wire id_10;
  wor  id_11;
  assign id_1 = 1;
  module_0(
      id_8
  );
  for (id_12 = 1; id_3; id_12 = id_12) begin : id_13
    wire id_14;
  end
  tri1 id_15;
  assign id_15 = 1;
  wor id_16;
  assign id_2  = id_16;
  assign id_15 = id_11;
endmodule
