

module sign_extender(

    
    input   logic [4:0] x,
    output  logic [15:0] sext
    );
    
    assign sext = x;
    
    
    
endmodule
