{
    "DESIGN_NAME": "fifo_mem",
    "VERILOG_FILES": "dir::src/fifo_mem.v",
    "CLOCK_PERIOD": 10,
    "CLOCK_PORT": "clk",
    "CLOCK_NET": "clk",
    "GLB_RESIZER_TIMING_OPTIMIZATION": true,
    "FP_CORE_UTIL": 70,
    "GRT_REPAIR_ANTENNAS": true,
    "RUN_HEURISTICS_DIODE_INSERTIONS": 1
}