#-----------------------------------------------------------
# Vitis Analyzer v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# 
# Start of session at: Wed Dec  2 08:54:57 2020
# Process ID: 7755
# Current directory: /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile
# Command line: vitis_analyzer ../build/HBM_banks2/vadd_hw_emu.xo.compile_summary
# Log file: /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile/vitis_analyzer.log
# Journal file: /wrk/xsjhdnobkup5/ravic/work/Port_DDR_to_HBM/makefile/vitis_analyzer.jou
#-----------------------------------------------------------
start_gui
create_project dummy
exit
INFO: [Common 17-206] Exiting vitis_analyzer at Fri Dec  4 15:51:38 2020...
