module module_0 (
    input id_1,
    output logic id_2,
    input logic id_3
);
  assign id_2 = id_2;
  id_4 id_5 (
      .id_3(id_1),
      .id_3(id_1),
      .id_2(1),
      .id_3(id_3)
  );
endmodule
