// Seed: 1938814143
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
  genvar id_4;
  string id_5 = "", id_6;
  wire id_7;
endmodule
module module_1 (
    input  tri1 id_0,
    input  wand id_1,
    output tri0 id_2
);
  id_4 :
  assert property (@(negedge id_1 == id_1) 1);
  always begin
    id_2 = 1;
    id_2 = 1;
  end
  tri0 id_5 = id_4;
  assign id_4 = id_4;
  assign id_2 = 1;
  xnor (id_2, id_0, id_4, id_1, id_6, id_5);
  wire id_6;
  module_0(
      id_4, id_6, id_4
  );
  wire id_7, id_8;
  initial id_4 = 1;
endmodule
