/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 424 592)
	(text "branch_predictor" (rect 5 0 106 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 555 24 572)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "branch[21..0]" (rect 0 0 79 19)(font "Intel Clear" (font_size 8)))
		(text "branch[21..0]" (rect 21 27 100 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "branch_addr[10..0]" (rect 0 0 114 19)(font "Intel Clear" (font_size 8)))
		(text "branch_addr[10..0]" (rect 21 43 135 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "W[15..0]" (rect 0 0 50 19)(font "Intel Clear" (font_size 8)))
		(text "W[15..0]" (rect 21 59 71 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "CY" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "CY" (rect 21 75 37 94)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "execution_done" (rect 0 0 92 19)(font "Intel Clear" (font_size 8)))
		(text "execution_done" (rect 21 91 113 110)(font "Intel Clear" (font_size 8)))
		(line (pt 0 96)(pt 16 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "clock" (rect 0 0 29 19)(font "Intel Clear" (font_size 8)))
		(text "clock" (rect 21 107 50 126)(font "Intel Clear" (font_size 8)))
		(line (pt 0 112)(pt 16 112))
	)
	(port
		(pt 408 32)
		(output)
		(text "latched_branch_debug[21..0]" (rect 0 0 174 19)(font "Intel Clear" (font_size 8)))
		(text "latched_branch_debug[21..0]" (rect 213 27 387 46)(font "Intel Clear" (font_size 8)))
		(line (pt 408 32)(pt 392 32)(line_width 3))
	)
	(port
		(pt 408 48)
		(output)
		(text "latched_br_addr_debug[10..0]" (rect 0 0 182 19)(font "Intel Clear" (font_size 8)))
		(text "latched_br_addr_debug[10..0]" (rect 205 43 387 62)(font "Intel Clear" (font_size 8)))
		(line (pt 408 48)(pt 392 48)(line_width 3))
	)
	(port
		(pt 408 64)
		(output)
		(text "latched_W_debug[15..0]" (rect 0 0 146 19)(font "Intel Clear" (font_size 8)))
		(text "latched_W_debug[15..0]" (rect 241 59 387 78)(font "Intel Clear" (font_size 8)))
		(line (pt 408 64)(pt 392 64)(line_width 3))
	)
	(port
		(pt 408 80)
		(output)
		(text "Latched_CY_debug" (rect 0 0 115 19)(font "Intel Clear" (font_size 8)))
		(text "Latched_CY_debug" (rect 272 75 387 94)(font "Intel Clear" (font_size 8)))
		(line (pt 408 80)(pt 392 80))
	)
	(port
		(pt 408 96)
		(output)
		(text "output_latch_in_jmp_addr_debug[10..0]" (rect 0 0 241 19)(font "Intel Clear" (font_size 8)))
		(text "output_latch_in_jmp_addr_debug[10..0]" (rect 146 91 387 110)(font "Intel Clear" (font_size 8)))
		(line (pt 408 96)(pt 392 96)(line_width 3))
	)
	(port
		(pt 408 112)
		(output)
		(text "latched_exec_done_debug" (rect 0 0 158 19)(font "Intel Clear" (font_size 8)))
		(text "latched_exec_done_debug" (rect 229 107 387 126)(font "Intel Clear" (font_size 8)))
		(line (pt 408 112)(pt 392 112))
	)
	(port
		(pt 408 128)
		(output)
		(text "predict_flag_debug" (rect 0 0 116 19)(font "Intel Clear" (font_size 8)))
		(text "predict_flag_debug" (rect 271 123 387 142)(font "Intel Clear" (font_size 8)))
		(line (pt 408 128)(pt 392 128))
	)
	(port
		(pt 408 144)
		(output)
		(text "jump_addr[10..0]" (rect 0 0 105 19)(font "Intel Clear" (font_size 8)))
		(text "jump_addr[10..0]" (rect 282 139 387 158)(font "Intel Clear" (font_size 8)))
		(line (pt 408 144)(pt 392 144)(line_width 3))
	)
	(port
		(pt 408 160)
		(output)
		(text "bht_predict_clk" (rect 0 0 93 19)(font "Intel Clear" (font_size 8)))
		(text "bht_predict_clk" (rect 294 155 387 174)(font "Intel Clear" (font_size 8)))
		(line (pt 408 160)(pt 392 160))
	)
	(port
		(pt 408 176)
		(output)
		(text "bht_update_clk" (rect 0 0 93 19)(font "Intel Clear" (font_size 8)))
		(text "bht_update_clk" (rect 294 171 387 190)(font "Intel Clear" (font_size 8)))
		(line (pt 408 176)(pt 392 176))
	)
	(port
		(pt 408 192)
		(output)
		(text "out_bus_control_debug" (rect 0 0 139 19)(font "Intel Clear" (font_size 8)))
		(text "out_bus_control_debug" (rect 248 187 387 206)(font "Intel Clear" (font_size 8)))
		(line (pt 408 192)(pt 392 192))
	)
	(port
		(pt 408 208)
		(output)
		(text "latched_jump_addr_debug[10..0]" (rect 0 0 200 19)(font "Intel Clear" (font_size 8)))
		(text "latched_jump_addr_debug[10..0]" (rect 187 203 387 222)(font "Intel Clear" (font_size 8)))
		(line (pt 408 208)(pt 392 208)(line_width 3))
	)
	(port
		(pt 408 224)
		(output)
		(text "bht_predition_debug" (rect 0 0 126 19)(font "Intel Clear" (font_size 8)))
		(text "bht_predition_debug" (rect 261 219 387 238)(font "Intel Clear" (font_size 8)))
		(line (pt 408 224)(pt 392 224))
	)
	(port
		(pt 408 240)
		(output)
		(text "prediction_debug" (rect 0 0 105 19)(font "Intel Clear" (font_size 8)))
		(text "prediction_debug" (rect 282 235 387 254)(font "Intel Clear" (font_size 8)))
		(line (pt 408 240)(pt 392 240))
	)
	(port
		(pt 408 256)
		(output)
		(text "preload" (rect 0 0 46 19)(font "Intel Clear" (font_size 8)))
		(text "preload" (rect 341 251 387 270)(font "Intel Clear" (font_size 8)))
		(line (pt 408 256)(pt 392 256))
	)
	(port
		(pt 408 272)
		(output)
		(text "restore" (rect 0 0 41 19)(font "Intel Clear" (font_size 8)))
		(text "restore" (rect 346 267 387 286)(font "Intel Clear" (font_size 8)))
		(line (pt 408 272)(pt 392 272))
	)
	(port
		(pt 408 288)
		(output)
		(text "latch_trigger_debug" (rect 0 0 119 19)(font "Intel Clear" (font_size 8)))
		(text "latch_trigger_debug" (rect 268 283 387 302)(font "Intel Clear" (font_size 8)))
		(line (pt 408 288)(pt 392 288))
	)
	(port
		(pt 408 304)
		(output)
		(text "update_trigger_debug" (rect 0 0 133 19)(font "Intel Clear" (font_size 8)))
		(text "update_trigger_debug" (rect 254 299 387 318)(font "Intel Clear" (font_size 8)))
		(line (pt 408 304)(pt 392 304))
	)
	(port
		(pt 408 320)
		(output)
		(text "predict_trigger_debug" (rect 0 0 133 19)(font "Intel Clear" (font_size 8)))
		(text "predict_trigger_debug" (rect 254 315 387 334)(font "Intel Clear" (font_size 8)))
		(line (pt 408 320)(pt 392 320))
	)
	(port
		(pt 408 336)
		(output)
		(text "output_trigger_debug" (rect 0 0 129 19)(font "Intel Clear" (font_size 8)))
		(text "output_trigger_debug" (rect 258 331 387 350)(font "Intel Clear" (font_size 8)))
		(line (pt 408 336)(pt 392 336))
	)
	(port
		(pt 408 352)
		(output)
		(text "fifo_branch_addr_out_debug[10..0]" (rect 0 0 212 19)(font "Intel Clear" (font_size 8)))
		(text "fifo_branch_addr_out_debug[10..0]" (rect 175 347 387 366)(font "Intel Clear" (font_size 8)))
		(line (pt 408 352)(pt 392 352)(line_width 3))
	)
	(port
		(pt 408 368)
		(output)
		(text "fifo_jump_addr_out_debug[10..0]" (rect 0 0 202 19)(font "Intel Clear" (font_size 8)))
		(text "fifo_jump_addr_out_debug[10..0]" (rect 185 363 387 382)(font "Intel Clear" (font_size 8)))
		(line (pt 408 368)(pt 392 368)(line_width 3))
	)
	(port
		(pt 408 384)
		(output)
		(text "fifo_branch_type_out_debug[1..0]" (rect 0 0 202 19)(font "Intel Clear" (font_size 8)))
		(text "fifo_branch_type_out_debug[1..0]" (rect 185 379 387 398)(font "Intel Clear" (font_size 8)))
		(line (pt 408 384)(pt 392 384)(line_width 3))
	)
	(port
		(pt 408 400)
		(output)
		(text "fifo_branch_taken_debug" (rect 0 0 152 19)(font "Intel Clear" (font_size 8)))
		(text "fifo_branch_taken_debug" (rect 235 395 387 414)(font "Intel Clear" (font_size 8)))
		(line (pt 408 400)(pt 392 400))
	)
	(port
		(pt 408 416)
		(output)
		(text "fifo_write_packed_data[24..0]" (rect 0 0 180 19)(font "Intel Clear" (font_size 8)))
		(text "fifo_write_packed_data[24..0]" (rect 207 411 387 430)(font "Intel Clear" (font_size 8)))
		(line (pt 408 416)(pt 392 416)(line_width 3))
	)
	(port
		(pt 408 432)
		(output)
		(text "prediction_failed_debug" (rect 0 0 146 19)(font "Intel Clear" (font_size 8)))
		(text "prediction_failed_debug" (rect 241 427 387 446)(font "Intel Clear" (font_size 8)))
		(line (pt 408 432)(pt 392 432))
	)
	(port
		(pt 408 448)
		(output)
		(text "branch_result_debug" (rect 0 0 125 19)(font "Intel Clear" (font_size 8)))
		(text "branch_result_debug" (rect 262 443 387 462)(font "Intel Clear" (font_size 8)))
		(line (pt 408 448)(pt 392 448))
	)
	(port
		(pt 408 464)
		(output)
		(text "failback_addr_debug[10..0]" (rect 0 0 166 19)(font "Intel Clear" (font_size 8)))
		(text "failback_addr_debug[10..0]" (rect 221 459 387 478)(font "Intel Clear" (font_size 8)))
		(line (pt 408 464)(pt 392 464)(line_width 3))
	)
	(port
		(pt 408 480)
		(output)
		(text "checked_update_address_debug[10..0]" (rect 0 0 236 19)(font "Intel Clear" (font_size 8)))
		(text "checked_update_address_debug[10..0]" (rect 151 475 387 494)(font "Intel Clear" (font_size 8)))
		(line (pt 408 480)(pt 392 480)(line_width 3))
	)
	(port
		(pt 408 496)
		(output)
		(text "fifo_packed_output_debug[24..0]" (rect 0 0 200 19)(font "Intel Clear" (font_size 8)))
		(text "fifo_packed_output_debug[24..0]" (rect 187 491 387 510)(font "Intel Clear" (font_size 8)))
		(line (pt 408 496)(pt 392 496)(line_width 3))
	)
	(port
		(pt 408 512)
		(output)
		(text "fifo_wreq_debug" (rect 0 0 101 19)(font "Intel Clear" (font_size 8)))
		(text "fifo_wreq_debug" (rect 286 507 387 526)(font "Intel Clear" (font_size 8)))
		(line (pt 408 512)(pt 392 512))
	)
	(port
		(pt 408 528)
		(output)
		(text "fifo_rdreq_debug" (rect 0 0 105 19)(font "Intel Clear" (font_size 8)))
		(text "fifo_rdreq_debug" (rect 282 523 387 542)(font "Intel Clear" (font_size 8)))
		(line (pt 408 528)(pt 392 528))
	)
	(drawing
		(rectangle (rect 16 16 392 560))
	)
)
