{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588217952911 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588217952918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 12:39:12 2020 " "Processing started: Thu Apr 30 12:39:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588217952918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588217952918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pre_lab_5 -c pre_lab_5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pre_lab_5 -c pre_lab_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588217952918 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588217953219 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588217953219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/dff_w_clear.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/dff_w_clear.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_w_clear-Behavioral " "Found design unit 1: DFF_w_clear-Behavioral" {  } { { "vhdl/DFF_w_clear.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/DFF_w_clear.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588217960725 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_w_clear " "Found entity 1: DFF_w_clear" {  } { { "vhdl/DFF_w_clear.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/DFF_w_clear.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588217960725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588217960725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench_tff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench_tff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_TFF-behavior " "Found design unit 1: testbench_TFF-behavior" {  } { { "vhdl/testbench_TFF.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/testbench_TFF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588217960727 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_TFF " "Found entity 1: testbench_TFF" {  } { { "vhdl/testbench_TFF.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/testbench_TFF.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588217960727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588217960727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/testbench_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/testbench_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_counter-behavior " "Found design unit 1: testbench_counter-behavior" {  } { { "vhdl/testbench_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/testbench_counter.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588217960728 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_counter " "Found entity 1: testbench_counter" {  } { { "vhdl/testbench_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/testbench_counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588217960728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588217960728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/my_tff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/my_tff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_TFF-behavior " "Found design unit 1: my_TFF-behavior" {  } { { "vhdl/my_TFF.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_TFF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588217960730 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_TFF " "Found entity 1: my_TFF" {  } { { "vhdl/my_TFF.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_TFF.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588217960730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588217960730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/my_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/my_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_counter-behavior " "Found design unit 1: my_counter-behavior" {  } { { "vhdl/my_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588217960732 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_counter " "Found entity 1: my_counter" {  } { { "vhdl/my_counter.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588217960732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588217960732 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_TFF " "Elaborating entity \"my_TFF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588217960756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_w_clear DFF_w_clear:DFF1 " "Elaborating entity \"DFF_w_clear\" for hierarchy \"DFF_w_clear:DFF1\"" {  } { { "vhdl/my_TFF.vhd" "DFF1" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/my_TFF.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588217960758 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "async_clear DFF_w_clear.vhd(20) " "VHDL Process Statement warning at DFF_w_clear.vhd(20): signal \"async_clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/DFF_w_clear.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/DFF_w_clear.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588217960758 "|my_TFF|DFF_w_clear:DFF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN DFF_w_clear.vhd(22) " "VHDL Process Statement warning at DFF_w_clear.vhd(22): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl/DFF_w_clear.vhd" "" { Text "C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_5/Pre_lab/Pre_Lab_5/vhdl/DFF_w_clear.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588217960758 "|my_TFF|DFF_w_clear:DFF1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588217961301 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588217961714 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588217961714 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588217961875 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588217961875 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588217961875 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588217961875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588217961908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 12:39:21 2020 " "Processing ended: Thu Apr 30 12:39:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588217961908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588217961908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588217961908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588217961908 ""}
