<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
should_fail: 0
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/test_stub_scan.v.html" target="file-frame">third_party/tests/utd-sv/test_stub_scan.v</a>
time_elapsed: 0.008s
ram usage: 9680 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/utd-sv -e test_stub_scan <a href="../../../../third_party/tests/utd-sv/test_stub_scan.v.html" target="file-frame">third_party/tests/utd-sv/test_stub_scan.v</a>
entity @test_stub_scan (i1$ %ctu_tst_pre_grst_l, i1$ %arst_l, i1$ %global_shift_enable, i1$ %ctu_tst_scan_disable, i1$ %ctu_tst_scanmode, i1$ %ctu_tst_macrotest, i1$ %ctu_tst_short_chain, i1$ %long_chain_so_0, i1$ %short_chain_so_0, i1$ %long_chain_so_1, i1$ %short_chain_so_1, i1$ %long_chain_so_2, i1$ %short_chain_so_2) -&gt; (i1$ %mux_drive_disable, i1$ %mem_write_disable, i1$ %sehold, i1$ %se, i1$ %testmode_l, i1$ %mem_bypass, i1$ %so_0, i1$ %so_1, i1$ %so_2) {
    %0 = const i1 0
    %pin_based_scan = sig i1 %0
    %short_chain_en = sig i1 %0
    %short_chain_select = sig i1 %0
    %ctu_tst_pre_grst_l1 = prb i1$ %ctu_tst_pre_grst_l
    %1 = not i1 %ctu_tst_pre_grst_l1
    %short_chain_select1 = prb i1$ %short_chain_select
    %2 = or i1 %1, %short_chain_select1
    %se1 = prb i1$ %se
    %3 = or i1 %2, %se1
    %4 = const time 0s 1e
    drv i1$ %mux_drive_disable, %3, %4
    %5 = or i1 %1, %se1
    drv i1$ %mem_write_disable, %5, %4
    %ctu_tst_macrotest1 = prb i1$ %ctu_tst_macrotest
    %6 = not i1 %se1
    %7 = and i1 %ctu_tst_macrotest1, %6
    drv i1$ %sehold, %7, %4
    %global_shift_enable1 = prb i1$ %global_shift_enable
    drv i1$ %se, %global_shift_enable1, %4
    %ctu_tst_scanmode1 = prb i1$ %ctu_tst_scanmode
    %8 = not i1 %ctu_tst_scanmode1
    drv i1$ %testmode_l, %8, %4
    %9 = not i1 %ctu_tst_macrotest1
    %testmode_l1 = prb i1$ %testmode_l
    %10 = not i1 %testmode_l1
    %11 = and i1 %9, %10
    drv i1$ %mem_bypass, %11, %4
    %ctu_tst_scan_disable1 = prb i1$ %ctu_tst_scan_disable
    drv i1$ %pin_based_scan, %ctu_tst_scan_disable1, %4
    %pin_based_scan1 = prb i1$ %pin_based_scan
    %12 = and i1 %pin_based_scan1, %se1
    %13 = not i1 %12
    drv i1$ %short_chain_en, %13, %4
    %ctu_tst_short_chain1 = prb i1$ %ctu_tst_short_chain
    %14 = and i1 %ctu_tst_short_chain1, %10
    %short_chain_en1 = prb i1$ %short_chain_en
    %15 = and i1 %14, %short_chain_en1
    drv i1$ %short_chain_select, %15, %4
    %16 = neq i1 %short_chain_select1, %0
    %short_chain_so_01 = prb i1$ %short_chain_so_0
    %long_chain_so_01 = prb i1$ %long_chain_so_0
    %17 = [i1 %long_chain_so_01, %short_chain_so_01]
    %18 = mux [2 x i1] %17, i1 %16
    drv i1$ %so_0, %18, %4
    %short_chain_so_11 = prb i1$ %short_chain_so_1
    %long_chain_so_11 = prb i1$ %long_chain_so_1
    %19 = [i1 %long_chain_so_11, %short_chain_so_11]
    %20 = mux [2 x i1] %19, i1 %16
    drv i1$ %so_1, %20, %4
    %short_chain_so_21 = prb i1$ %short_chain_so_2
    %long_chain_so_21 = prb i1$ %long_chain_so_2
    %21 = [i1 %long_chain_so_21, %short_chain_so_21]
    %22 = mux [2 x i1] %21, i1 %16
    drv i1$ %so_2, %22, %4
    halt
}

</pre>
</body>