
---------- Begin Simulation Statistics ----------
simSeconds                                   0.051935                       # Number of seconds simulated (Second)
simTicks                                  51935064500                       # Number of ticks simulated (Tick)
finalTick                                6187476282000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    115.83                       # Real time elapsed on the host (Second)
hostTickRate                                448372750                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1131316                       # Number of bytes of host memory used (Byte)
simInsts                                     17262634                       # Number of instructions simulated (Count)
simOps                                       42782937                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   149033                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     369357                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                               21                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.625000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.380952                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.commitStats0.numInsts                    8                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                     18                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.625000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.380952                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                18                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                5                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MulZero            0      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu           13     72.22%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     72.22% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead            5     27.78%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total           18                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl            2                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl            1                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn            1                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data              2                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::switch_cpus.data      8767868                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           8767870                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data             2                       # number of overall hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data      8769494                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          8769496                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data            3                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::switch_cpus.data       469002                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          469005                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data            3                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data       470620                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         470623                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data  29427459497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  29427459497                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data  29427459497                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  29427459497                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data            5                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::switch_cpus.data      9236870                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       9236875                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data            5                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data      9240114                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      9240119                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.600000                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.050775                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.050775                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.600000                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.050932                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.050933                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data 62744.848630                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 62744.447281                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data 62529.130715                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 62528.732121                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       173650                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        11458                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2868                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           92                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      60.547420                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   124.543478                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       149318                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            149318                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data       223422                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        223422                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data       223422                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       223422                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data       245580                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       245580                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data       247140                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       247140                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::switch_cpus.data        23556                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total        23556                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data  16773229498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  16773229498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data  16894268498                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  16894268498                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::switch_cpus.data   3668074000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.overallMshrUncacheableLatency::total   3668074000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.026587                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.026587                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.026746                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.026746                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data 68300.470307                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 68300.470307                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data 68359.102120                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 68359.102120                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::switch_cpus.data 155717.184581                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrUncacheableLatency::total 155717.184581                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.replacements                 245641                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::switch_cpus.data        11518                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total        11518                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::switch_cpus.data          772                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total          772                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::switch_cpus.data     43311000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total     43311000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::switch_cpus.data        12290                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total        12290                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::switch_cpus.data     0.062815                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.062815                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::switch_cpus.data 56102.331606                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total 56102.331606                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::switch_cpus.data          772                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total          772                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::switch_cpus.data    133280500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total    133280500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::switch_cpus.data     0.062815                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.062815                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::switch_cpus.data 172643.134715                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total 172643.134715                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::switch_cpus.data        12290                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total        12290                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::switch_cpus.data        12290                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total        12290                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data            2                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data      4749923                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         4749925                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data            3                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data       363329                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        363332                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data  22885845500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  22885845500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data            5                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data      5113252                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      5113257                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.600000                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.071056                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.071057                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data 62989.316845                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 62988.796748                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data       222344                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       222344                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data       140985                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       140985                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::switch_cpus.data        16858                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrUncacheable::total        16858                       # number of ReadReq MSHR uncacheable (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data  10399863501                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  10399863501                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::switch_cpus.data   3668074000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrUncacheableLatency::total   3668074000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.027572                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.027572                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data 73765.744590                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 73765.744590                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus.data 217586.546447                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrUncacheableLatency::total 217586.546447                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::switch_cpus.data         1626                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total          1626                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::switch_cpus.data         1618                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total         1618                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::switch_cpus.data         3244                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total         3244                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::switch_cpus.data     0.498767                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.498767                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::switch_cpus.data         1560                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total         1560                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::switch_cpus.data    121039000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total    121039000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::switch_cpus.data     0.480888                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.480888                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus.data 77589.102564                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 77589.102564                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data      4017945                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        4017945                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data       105673                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       105673                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data   6541613997                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   6541613997                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data      4123618                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4123618                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.025626                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.025626                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 61904.308546                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 61904.308546                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data         1078                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         1078                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data       104595                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       104595                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::switch_cpus.data         6698                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total         6698                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data   6373365997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   6373365997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.025365                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.025365                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 60933.753975                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60933.753975                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1020.198343                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              9041242                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             246692                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              36.649920                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick        6135541218000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data     0.010625                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data  1020.187718                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.000010                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.996277                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.996287                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           24                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          406                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          575                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           19                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           18776090                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          18776090                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.demandHits::switch_cpus.mmu.dtb.walker       156107                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       156107                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::switch_cpus.mmu.dtb.walker       156107                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       156107                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::switch_cpus.mmu.dtb.walker        87791                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        87791                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::switch_cpus.mmu.dtb.walker        87791                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        87791                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::switch_cpus.mmu.dtb.walker   6225676500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   6225676500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::switch_cpus.mmu.dtb.walker   6225676500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   6225676500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::switch_cpus.mmu.dtb.walker       243898                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       243898                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::switch_cpus.mmu.dtb.walker       243898                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       243898                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::switch_cpus.mmu.dtb.walker     0.359950                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.359950                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::switch_cpus.mmu.dtb.walker     0.359950                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.359950                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::switch_cpus.mmu.dtb.walker 70914.746386                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 70914.746386                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::switch_cpus.mmu.dtb.walker 70914.746386                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 70914.746386                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::switch_cpus.mmu.dtb.walker        87791                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        87791                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::switch_cpus.mmu.dtb.walker        87791                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        87791                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::switch_cpus.mmu.dtb.walker   6137885500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   6137885500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::switch_cpus.mmu.dtb.walker   6137885500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   6137885500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::switch_cpus.mmu.dtb.walker     0.359950                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.359950                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::switch_cpus.mmu.dtb.walker     0.359950                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.359950                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::switch_cpus.mmu.dtb.walker 69914.746386                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 69914.746386                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::switch_cpus.mmu.dtb.walker 69914.746386                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 69914.746386                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        87038                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::switch_cpus.mmu.dtb.walker       156107                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       156107                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::switch_cpus.mmu.dtb.walker        87791                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        87791                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::switch_cpus.mmu.dtb.walker   6225676500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   6225676500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::switch_cpus.mmu.dtb.walker       243898                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       243898                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::switch_cpus.mmu.dtb.walker     0.359950                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.359950                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::switch_cpus.mmu.dtb.walker 70914.746386                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 70914.746386                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::switch_cpus.mmu.dtb.walker        87791                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        87791                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::switch_cpus.mmu.dtb.walker   6137885500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   6137885500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::switch_cpus.mmu.dtb.walker     0.359950                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.359950                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus.mmu.dtb.walker 69914.746386                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 69914.746386                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.835203                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       243898                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        87791                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     2.778166                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick 6135541575000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::switch_cpus.mmu.dtb.walker    15.835203                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::switch_cpus.mmu.dtb.walker     0.989700                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.989700                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       575587                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       575587                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            1                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles           21                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              5                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntAluAccesses           18                       # Number of integer alu accesses (Count)
system.cpu.executeStats0.numIntRegReads            20                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites           16                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs                 5                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads            8                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetchStats0.numInsts                     8                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                      18                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.380952                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches                  2                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.095238                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst              9                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::switch_cpus.inst      4165825                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           4165834                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst             9                       # number of overall hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst      4165825                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          4165834                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst            2                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::switch_cpus.inst       557614                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total          557616                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst            2                       # number of overall misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst       557614                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total         557616                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst  37091944459                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total  37091944459                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst  37091944459                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total  37091944459                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst           11                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::switch_cpus.inst      4723439                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       4723450                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst           11                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst      4723439                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      4723450                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.181818                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.118053                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.118053                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.181818                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.118053                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.118053                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 66519.033703                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66518.795119                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 66519.033703                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66518.795119                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        63644                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          864                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      73.662037                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks       479739                       # number of writebacks (Count)
system.cpu.icache.writebacks::total            479739                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::switch_cpus.inst        77363                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total         77363                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::switch_cpus.inst        77363                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total        77363                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::switch_cpus.inst       480251                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total       480251                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst       480251                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total       480251                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst  32357509475                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total  32357509475                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst  32357509475                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total  32357509475                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.101674                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.101674                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.101674                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.101674                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 67376.245911                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 67376.245911                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 67376.245911                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 67376.245911                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                 479739                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst            9                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst      4165825                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         4165834                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst            2                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst       557614                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total        557616                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst  37091944459                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total  37091944459                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst           11                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst      4723439                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      4723450                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.181818                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.118053                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.118053                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 66519.033703                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66518.795119                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::switch_cpus.inst        77363                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total        77363                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst       480251                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total       480251                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst  32357509475                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total  32357509475                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.101674                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.101674                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 67376.245911                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 67376.245911                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.392246                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              4646085                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs             480251                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs               9.674285                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick        6135541218000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst     0.002219                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst   511.390027                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.998809                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.998813                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0          129                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          348                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           35                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            9927151                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           9927151                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.demandHits::switch_cpus.mmu.itb.walker        11160                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total        11160                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::switch_cpus.mmu.itb.walker        11160                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total        11160                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::switch_cpus.mmu.itb.walker         9234                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total         9234                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::switch_cpus.mmu.itb.walker         9234                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total         9234                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::switch_cpus.mmu.itb.walker    580980500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total    580980500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::switch_cpus.mmu.itb.walker    580980500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total    580980500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::switch_cpus.mmu.itb.walker        20394                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total        20394                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::switch_cpus.mmu.itb.walker        20394                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total        20394                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::switch_cpus.mmu.itb.walker     0.452780                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.452780                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::switch_cpus.mmu.itb.walker     0.452780                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.452780                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::switch_cpus.mmu.itb.walker 62917.533030                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 62917.533030                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::switch_cpus.mmu.itb.walker 62917.533030                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 62917.533030                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::switch_cpus.mmu.itb.walker         9234                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total         9234                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::switch_cpus.mmu.itb.walker         9234                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total         9234                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::switch_cpus.mmu.itb.walker    571746500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total    571746500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::switch_cpus.mmu.itb.walker    571746500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total    571746500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::switch_cpus.mmu.itb.walker     0.452780                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.452780                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::switch_cpus.mmu.itb.walker     0.452780                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.452780                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::switch_cpus.mmu.itb.walker 61917.533030                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 61917.533030                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::switch_cpus.mmu.itb.walker 61917.533030                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 61917.533030                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements         8849                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::switch_cpus.mmu.itb.walker        11160                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total        11160                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::switch_cpus.mmu.itb.walker         9234                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total         9234                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::switch_cpus.mmu.itb.walker    580980500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total    580980500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::switch_cpus.mmu.itb.walker        20394                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total        20394                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::switch_cpus.mmu.itb.walker     0.452780                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.452780                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::switch_cpus.mmu.itb.walker 62917.533030                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 62917.533030                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::switch_cpus.mmu.itb.walker         9234                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total         9234                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::switch_cpus.mmu.itb.walker    571746500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total    571746500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::switch_cpus.mmu.itb.walker     0.452780                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.452780                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::switch_cpus.mmu.itb.walker 61917.533030                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 61917.533030                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    13.998490                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs        20394                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs         9234                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     2.208577                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick 6135541305000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::switch_cpus.mmu.itb.walker    13.998490                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::switch_cpus.mmu.itb.walker     0.874906                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.874906                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::1            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses        50022                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses        50022                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                       5                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                      11                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.numTransitions               1                       # Number of power state transitions (Count)
system.cpu.power_state.pwrStateResidencyTicks::ON   8434662000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF  51935054000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                 16958                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                16958                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                25828                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               25828                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio          552                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pc.com_1.pio        45392                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total        45944                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port        28360                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.ide.dma::total        28360                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port        11268                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total        11268                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    85572                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.south_bridge.ide.pio          312                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pc.com_1.pio        22696                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total        23008                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::system.iocache.cpu_side_port       901920                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.ide.dma::total       901920                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.apicbridge.cpu_side_port        22536                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total        22536                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                    947464                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer0.occupancy             14008500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer10.occupancy            36922500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy            73234175                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer3.occupancy               536000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy            39830000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer1.occupancy            14280000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer2.occupancy             5634000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.demandMisses::pc.south_bridge.ide        14180                       # number of demand (read+write) misses (Count)
system.iocache.demandMisses::total              14180                       # number of demand (read+write) misses (Count)
system.iocache.overallMisses::pc.south_bridge.ide        14180                       # number of overall misses (Count)
system.iocache.overallMisses::total             14180                       # number of overall misses (Count)
system.iocache.demandMissLatency::pc.south_bridge.ide   1665587175                       # number of demand (read+write) miss ticks (Tick)
system.iocache.demandMissLatency::total    1665587175                       # number of demand (read+write) miss ticks (Tick)
system.iocache.overallMissLatency::pc.south_bridge.ide   1665587175                       # number of overall miss ticks (Tick)
system.iocache.overallMissLatency::total   1665587175                       # number of overall miss ticks (Tick)
system.iocache.demandAccesses::pc.south_bridge.ide        14180                       # number of demand (read+write) accesses (Count)
system.iocache.demandAccesses::total            14180                       # number of demand (read+write) accesses (Count)
system.iocache.overallAccesses::pc.south_bridge.ide        14180                       # number of overall (read+write) accesses (Count)
system.iocache.overallAccesses::total           14180                       # number of overall (read+write) accesses (Count)
system.iocache.demandMissRate::pc.south_bridge.ide            1                       # miss rate for demand accesses (Ratio)
system.iocache.demandMissRate::total                1                       # miss rate for demand accesses (Ratio)
system.iocache.overallMissRate::pc.south_bridge.ide            1                       # miss rate for overall accesses (Ratio)
system.iocache.overallMissRate::total               1                       # miss rate for overall accesses (Ratio)
system.iocache.demandAvgMissLatency::pc.south_bridge.ide 117460.308533                       # average overall miss latency in ticks ((Tick/Count))
system.iocache.demandAvgMissLatency::total 117460.308533                       # average overall miss latency in ticks ((Tick/Count))
system.iocache.overallAvgMissLatency::pc.south_bridge.ide 117460.308533                       # average overall miss latency ((Tick/Count))
system.iocache.overallAvgMissLatency::total 117460.308533                       # average overall miss latency ((Tick/Count))
system.iocache.blockedCycles::no_mshrs             75                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              2                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs         37.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.writebacks::writebacks           14064                       # number of writebacks (Count)
system.iocache.writebacks::total                14064                       # number of writebacks (Count)
system.iocache.demandMshrMisses::pc.south_bridge.ide        14180                       # number of demand (read+write) MSHR misses (Count)
system.iocache.demandMshrMisses::total          14180                       # number of demand (read+write) MSHR misses (Count)
system.iocache.overallMshrMisses::pc.south_bridge.ide        14180                       # number of overall MSHR misses (Count)
system.iocache.overallMshrMisses::total         14180                       # number of overall MSHR misses (Count)
system.iocache.demandMshrMissLatency::pc.south_bridge.ide    955766793                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.demandMshrMissLatency::total    955766793                       # number of demand (read+write) MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::pc.south_bridge.ide    955766793                       # number of overall MSHR miss ticks (Tick)
system.iocache.overallMshrMissLatency::total    955766793                       # number of overall MSHR miss ticks (Tick)
system.iocache.demandMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.demandMshrMissRate::total            1                       # mshr miss ratio for demand accesses (Ratio)
system.iocache.overallMshrMissRate::pc.south_bridge.ide            1                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.overallMshrMissRate::total            1                       # mshr miss ratio for overall accesses (Ratio)
system.iocache.demandAvgMshrMissLatency::pc.south_bridge.ide 67402.453667                       # average overall mshr miss latency ((Tick/Count))
system.iocache.demandAvgMshrMissLatency::total 67402.453667                       # average overall mshr miss latency ((Tick/Count))
system.iocache.overallAvgMshrMissLatency::pc.south_bridge.ide 67402.453667                       # average overall mshr miss latency ((Tick/Count))
system.iocache.overallAvgMshrMissLatency::total 67402.453667                       # average overall mshr miss latency ((Tick/Count))
system.iocache.replacements                     14164                       # number of replacements (Count)
system.iocache.ReadReq.misses::pc.south_bridge.ide          100                       # number of ReadReq misses (Count)
system.iocache.ReadReq.misses::total              100                       # number of ReadReq misses (Count)
system.iocache.ReadReq.missLatency::pc.south_bridge.ide     11444988                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.missLatency::total     11444988                       # number of ReadReq miss ticks (Tick)
system.iocache.ReadReq.accesses::pc.south_bridge.ide          100                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.accesses::total            100                       # number of ReadReq accesses(hits+misses) (Count)
system.iocache.ReadReq.missRate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.missRate::total              1                       # miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMissLatency::pc.south_bridge.ide 114449.880000                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.avgMissLatency::total 114449.880000                       # average ReadReq miss latency ((Tick/Count))
system.iocache.ReadReq.mshrMisses::pc.south_bridge.ide          100                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMisses::total          100                       # number of ReadReq MSHR misses (Count)
system.iocache.ReadReq.mshrMissLatency::pc.south_bridge.ide      6444988                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissLatency::total      6444988                       # number of ReadReq MSHR miss ticks (Tick)
system.iocache.ReadReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.mshrMissRate::total            1                       # mshr miss rate for ReadReq accesses (Ratio)
system.iocache.ReadReq.avgMshrMissLatency::pc.south_bridge.ide 64449.880000                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.ReadReq.avgMshrMissLatency::total 64449.880000                       # average ReadReq mshr miss latency ((Tick/Count))
system.iocache.WriteLineReq.misses::pc.south_bridge.ide        14080                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.misses::total        14080                       # number of WriteLineReq misses (Count)
system.iocache.WriteLineReq.missLatency::pc.south_bridge.ide   1654142187                       # number of WriteLineReq miss ticks (Tick)
system.iocache.WriteLineReq.missLatency::total   1654142187                       # number of WriteLineReq miss ticks (Tick)
system.iocache.WriteLineReq.accesses::pc.south_bridge.ide        14080                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.accesses::total        14080                       # number of WriteLineReq accesses(hits+misses) (Count)
system.iocache.WriteLineReq.missRate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.avgMissLatency::pc.south_bridge.ide 117481.689418                       # average WriteLineReq miss latency ((Tick/Count))
system.iocache.WriteLineReq.avgMissLatency::total 117481.689418                       # average WriteLineReq miss latency ((Tick/Count))
system.iocache.WriteLineReq.mshrMisses::pc.south_bridge.ide        14080                       # number of WriteLineReq MSHR misses (Count)
system.iocache.WriteLineReq.mshrMisses::total        14080                       # number of WriteLineReq MSHR misses (Count)
system.iocache.WriteLineReq.mshrMissLatency::pc.south_bridge.ide    949321805                       # number of WriteLineReq MSHR miss ticks (Tick)
system.iocache.WriteLineReq.mshrMissLatency::total    949321805                       # number of WriteLineReq MSHR miss ticks (Tick)
system.iocache.WriteLineReq.mshrMissRate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.iocache.WriteLineReq.avgMshrMissLatency::pc.south_bridge.ide 67423.423651                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.iocache.WriteLineReq.avgMshrMissLatency::total 67423.423651                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse               13.239977                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                   14180                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                 14180                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                         1                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick           6144499012000                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.occupancies::pc.south_bridge.ide    13.239977                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.iocache.tags.avgOccs::pc.south_bridge.ide     0.827499                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.avgOccs::total           0.827499                       # Average percentage of cache occupancy ((Ratio/Tick))
system.iocache.tags.occupanciesTaskId::1023           16                       # Occupied blocks per task id (Count)
system.iocache.tags.ageTaskId_1023::3              16                       # Occupied blocks per task id, per block age (Count)
system.iocache.tags.ratioOccsTaskId::1023            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.iocache.tags.tagAccesses                127620                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses               127620                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    625160.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.mmu.dtb.walker::samples     84566.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.mmu.itb.walker::samples      8523.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples    441192.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples    245196.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000229202750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        38630                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        38630                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             2094640                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             587476                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      820013                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     643117                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    820013                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   643117                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  40536                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                 17957                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                        27                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                820013                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               643117                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  555791                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  180000                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   35749                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    6520                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    1255                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     143                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1821                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  27855                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  36394                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  38595                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  39119                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  39259                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  39458                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  39508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  39472                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  39936                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  40809                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  40131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  40302                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  40093                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  39012                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  38894                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  38933                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                    478                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    432                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    335                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    284                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                    236                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                    171                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                    191                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                    151                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                    137                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                    122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                    120                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                     99                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     55                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     56                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                     94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        38630                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      20.177815                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      9.708684                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-31          36353     94.11%     94.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-63          1961      5.08%     99.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::64-95           258      0.67%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::96-127           45      0.12%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-159           10      0.03%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::160-191            2      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         38630                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        38630                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.182682                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.140399                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.981390                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-19         38363     99.31%     99.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-23           175      0.45%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-27             2      0.01%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-31            12      0.03%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-35            38      0.10%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::40-43             7      0.02%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-47             4      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52-55             1      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::60-63             2      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-67            20      0.05%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::128-131            1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::160-163            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::172-175            1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         38630                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 2594304                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                52480832                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             41159488                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1010508651.62591636                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              792518280.20739245                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   51935038500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      35495.85                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.mmu.dtb.walker      5412224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.mmu.itb.walker       545472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.inst     28236288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data     15692544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     40008768                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.mmu.dtb.walker 104211365.714198738337                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.mmu.itb.walker 10502961.828419409692                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.inst 543684469.670775055885                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 302157013.784011006355                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 770361380.796975731850                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.mmu.dtb.walker        84579                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.mmu.itb.walker         8526                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst       480251                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data       246657                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       643117                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.mmu.dtb.walker   3388482000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.mmu.itb.walker    288506500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst  16831694500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data   9069317500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1287063325750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.mmu.dtb.walker     40062.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.mmu.itb.walker     33838.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     35047.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     36768.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   2001289.54                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.mmu.dtb.walker      5413056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.mmu.itb.walker       545664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.inst     30735936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data     15786048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       52481024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst     30735936                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total     30736064                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     10456448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     10456448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.mmu.dtb.walker        84579                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.mmu.itb.walker         8526                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.inst       480249                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data       246657                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          820016                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       163382                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         163382                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst           2465                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data           3697                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.mmu.dtb.walker    104227386                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.mmu.itb.walker     10506659                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.inst    591814727                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data    303957416                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1010512349                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst         2465                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst    591814727                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total     591817191                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    201336960                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        201336960                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    201336960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst          2465                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data          3697                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.mmu.dtb.walker    104227386                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.mmu.itb.walker     10506659                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst    591814727                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data    303957416                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1211849308                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               779477                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              625137                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        55126                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        41804                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        35644                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        51046                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        59943                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        39255                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        56460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        46821                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        36550                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        29998                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        62136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        43947                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        81946                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        37441                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        59829                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        41531                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        50005                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        30872                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        29799                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        39225                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        43072                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        30552                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        47149                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        34578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        33523                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        24446                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        54997                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        33673                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        61434                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        33728                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        42306                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        35778                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             14962806750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            3897385000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        29578000500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                19195.96                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37945.96                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              484408                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             324925                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            62.15                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           51.98                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       595271                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   151.013921                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   109.708162                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   166.849943                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       323672     54.37%     54.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       174669     29.34%     83.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        49266      8.28%     91.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        19728      3.31%     95.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         9700      1.63%     96.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         4530      0.76%     97.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         3028      0.51%     98.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         2013      0.34%     98.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         8665      1.46%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       595271                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead          49886528                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       40008768                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              960.555811                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              770.361381                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   13.52                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                7.50                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               6.02                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               57.62                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2133503400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1133957385                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     2756746860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1593415440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4099648800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  20440264410                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   2730151200                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   34887687495                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   671.755929                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   6915819250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1734200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  43285034750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      2116802940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1125096060                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     2808718920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1669799700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 4099648800.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  20563346220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   2626558080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   35009970720                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   674.110470                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   6643998500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1734200000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  43556855500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq                16858                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              736766                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               12332                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              12332                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        163382                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean        479739                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            192310                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              1223                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             104160                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            104160                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          480253                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         239657                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq          14080                       # Transaction distribution (Count)
system.membus.transDist::InvalidateResp            24                       # Transaction distribution (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::system.cpu.interrupts.int_responder        11268                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.apicbridge.mem_side_port::total        11268                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::system.mem_ctrls.port        28344                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.iocache.mem_side_port::total        28344                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::system.mem_ctrls.port      1440243                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache.mem_side_port::total      1440243                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.bridge.cpu_side_port        45944                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.cpu.interrupts.pio         1168                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       740216                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache.mem_side_port::total       787328                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.mem_ctrls.port        26609                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.itb_walker_cache.mem_side_port::total        26609                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.mem_ctrls.port       259408                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::total       259408                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 2553200                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.apicbridge.mem_side_port::system.cpu.interrupts.int_responder        22536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.apicbridge.mem_side_port::total        22536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::system.mem_ctrls.port       900096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.iocache.mem_side_port::total       900096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::system.mem_ctrls.port     61439360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache.mem_side_port::total     61439360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.bridge.cpu_side_port        23008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.cpu.interrupts.pio         2336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::system.mem_ctrls.port     25342592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache.mem_side_port::total     25367936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.mem_ctrls.port       545664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.itb_walker_cache.mem_side_port::total       545664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.mem_ctrls.port      5413056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::total      5413056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 93688648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             4076                       # Total snoops (Count)
system.membus.snoopTraffic                     259328                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             868563                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.057110                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.263873                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   825812     95.08%     95.08% # Request fanout histogram (Count)
system.membus.snoopFanout::1                    35898      4.13%     99.21% # Request fanout histogram (Count)
system.membus.snoopFanout::2                     6853      0.79%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::3                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::4                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::5                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                2                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               868563                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            37458500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer1.occupancy             1323993                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer2.occupancy            14008500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer3.occupancy          4330833378                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer3.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy            8374500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy             534989                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer3.occupancy         2562794246                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer4.occupancy         1364966000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer5.occupancy           49670249                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer6.occupancy          479835000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        1674831                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       829061                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests        49324                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages          220                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       901120                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs          220                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.numCycles                103717080                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.cpi                       6.008187                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus.ipc                       0.166440                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.instsAdded                49879640                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus.nonSpecInstsAdded           363334                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus.instsIssued               48180436                       # Number of instructions issued (Count)
system.switch_cpus.squashedInstsIssued          52454                       # Number of squashed instructions issued (Count)
system.switch_cpus.squashedInstsExamined      7459997                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus.squashedOperandsExamined     12142876                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus.squashedNonSpecRemoved        65065                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus.numIssuedDist::samples     66118405                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::mean       0.728699                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::stdev      1.566090                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::0          50039447     75.68%     75.68% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::1           4354027      6.59%     82.27% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::2           3038194      4.60%     86.86% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::3           3257137      4.93%     91.79% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::4           2072465      3.13%     94.92% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::5           1430050      2.16%     97.09% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::6           1190505      1.80%     98.89% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::7            497170      0.75%     99.64% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::8            239410      0.36%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus.numIssuedDist::total      66118405                       # Number of insts issued each cycle (Count)
system.switch_cpus.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MulZero              0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntAlu          316202     65.64%     65.64% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntMult              0      0.00%     65.64% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IntDiv               0      0.00%     65.64% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatAdd             0      0.00%     65.64% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCmp             0      0.00%     65.64% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatCvt            14      0.00%     65.64% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMult            0      0.00%     65.64% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMultAcc            0      0.00%     65.64% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatDiv             0      0.00%     65.64% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMisc            0      0.00%     65.64% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatSqrt            0      0.00%     65.64% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAdd             12      0.00%     65.64% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAddAcc            0      0.00%     65.64% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAlu            697      0.14%     65.79% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCmp              0      0.00%     65.79% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdCvt            694      0.14%     65.93% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMisc           132      0.03%     65.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMult             0      0.00%     65.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMultAcc            0      0.00%     65.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdMatMultAcc            0      0.00%     65.96% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShift           44      0.01%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShiftAcc            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdDiv              0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSqrt             0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAdd            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatAlu            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCmp            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatCvt            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatDiv            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMisc            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMult            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMultAcc            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatSqrt            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAdd            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceAlu            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdReduceCmp            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceAdd            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdFloatReduceCmp            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAes              0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdAesMix            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha1Hash2            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdSha256Hash2            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma2            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdShaSigma3            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::SimdPredAlu            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::Matrix               0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixMov            0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MatrixOP             0      0.00%     65.97% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemRead          92232     19.15%     85.12% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::MemWrite         68247     14.17%     99.28% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemRead         1911      0.40%     99.68% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::FloatMemWrite         1546      0.32%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus.statIssuedInstType_0::No_OpClass        98692      0.20%      0.20% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MulZero            0      0.00%      0.20% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntAlu     37197937     77.21%     77.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntMult        48312      0.10%     77.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IntDiv        35773      0.07%     77.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatAdd         7669      0.02%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCmp            0      0.00%     77.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatCvt         4565      0.01%     77.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMult            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMultAcc            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatDiv            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMisc            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatSqrt            0      0.00%     77.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAdd         9395      0.02%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAddAcc            0      0.00%     77.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAlu        25162      0.05%     77.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCmp          206      0.00%     77.68% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdCvt        23818      0.05%     77.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMisc        20966      0.04%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMult            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMultAcc            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     77.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShift         6436      0.01%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdDiv            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSqrt            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMult            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAes            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdAesMix            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::SimdPredAlu            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::Matrix            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixMov            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MatrixOP            0      0.00%     77.79% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemRead      6142547     12.75%     90.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::MemWrite      4451239      9.24%     99.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemRead        43052      0.09%     99.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::FloatMemWrite        64667      0.13%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.statIssuedInstType_0::total     48180436                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus.issueRate                 0.464537                       # Inst issue rate ((Count/Cycle))
system.switch_cpus.fuBusy                      481731                       # FU busy when requested (Count)
system.switch_cpus.fuBusyRate                0.009998                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus.intInstQueueReads        162580683                       # Number of integer instruction queue reads (Count)
system.switch_cpus.intInstQueueWrites        57440688                       # Number of integer instruction queue writes (Count)
system.switch_cpus.intInstQueueWakeupAccesses     47311790                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus.fpInstQueueReads            432779                       # Number of floating instruction queue reads (Count)
system.switch_cpus.fpInstQueueWrites           299400                       # Number of floating instruction queue writes (Count)
system.switch_cpus.fpInstQueueWakeupAccesses       201493                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus.vecInstQueueReads                0                       # Number of vector instruction queue reads (Count)
system.switch_cpus.vecInstQueueWrites               0                       # Number of vector instruction queue writes (Count)
system.switch_cpus.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus.intAluAccesses            48345525                       # Number of integer alu accesses (Count)
system.switch_cpus.fpAluAccesses               217950                       # Number of floating point alu accesses (Count)
system.switch_cpus.vecAluAccesses                   0                       # Number of vector alu accesses (Count)
system.switch_cpus.numSquashedInsts            340418                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus.numSwp                           0                       # Number of swp insts executed (Count)
system.switch_cpus.timesIdled                  369181                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus.idleCycles                37598675                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus.quiesceCycles               153028                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus.MemDepUnit__0.insertedLoads      6374673                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.insertedStores      4658306                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__0.conflictingLoads       743241                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__0.conflictingStores       648245                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus.branchPred.lookups_0::NoBranch        84523      1.10%      1.10% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::Return       956060     12.39%     13.48% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallDirect      1059123     13.72%     27.21% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::CallIndirect         4533      0.06%     27.27% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectCond      4962542     64.31%     91.58% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::DirectUncond       543513      7.04%     98.62% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectCond            0      0.00%     98.62% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::IndirectUncond       106516      1.38%    100.00% # Number of BP lookups (Count)
system.switch_cpus.branchPred.lookups_0::total      7716810                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.squashes_0::NoBranch        77334      4.27%      4.27% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::Return       159518      8.81%     13.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallDirect       251534     13.88%     26.96% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::CallIndirect         2019      0.11%     27.07% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectCond      1066671     58.88%     85.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::DirectUncond       207774     11.47%     97.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectCond            0      0.00%     97.42% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::IndirectUncond        46750      2.58%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.squashes_0::total      1811600                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.switch_cpus.branchPred.corrected_0::NoBranch        14329      3.40%      3.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::Return         4000      0.95%      4.35% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallDirect       103569     24.59%     28.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::CallIndirect          745      0.18%     29.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectCond       229608     54.52%     83.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::DirectUncond        61580     14.62%     98.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectCond            0      0.00%     98.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::IndirectUncond         7333      1.74%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.corrected_0::total       421164                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.switch_cpus.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.switch_cpus.branchPred.committed_0::NoBranch         7189      0.12%      0.12% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::Return       796540     13.49%     13.61% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallDirect       807587     13.68%     27.29% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::CallIndirect         2514      0.04%     27.33% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectCond      3895869     65.97%     93.30% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::DirectUncond       335739      5.69%     98.99% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectCond            0      0.00%     98.99% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::IndirectUncond        59766      1.01%    100.00% # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.committed_0::total      5905204                       # Number of branches finally committed  (Count)
system.switch_cpus.branchPred.mispredicted_0::NoBranch         7189      2.13%      2.13% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::Return         3196      0.95%      3.07% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallDirect        70196     20.78%     23.85% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::CallIndirect          676      0.20%     24.05% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectCond       212058     62.77%     86.83% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::DirectUncond        37740     11.17%     98.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond         6757      2.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.mispredicted_0::total       337812                       # Number of committed branches that were mispredicted. (Count)
system.switch_cpus.branchPred.targetProvider_0::NoTarget      2064683     26.76%     26.76% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::BTB      4622299     59.90%     86.65% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::RAS       956059     12.39%     99.04% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::Indirect        73769      0.96%    100.00% # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetProvider_0::total      7716810                       # The component providing the target for taken branches (Count)
system.switch_cpus.branchPred.targetWrong_0::NoBranch       303743     81.98%     81.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::Return        59980     16.19%     98.17% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallDirect         3999      1.08%     99.25% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::CallIndirect         2774      0.75%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.targetWrong_0::total       370496                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.switch_cpus.branchPred.condPredicted      4991367                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condPredictedTaken      3433410                       # Number of conditional branches predicted as taken (Count)
system.switch_cpus.branchPred.condIncorrect       421164                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.predTakenBTBMiss       239591                       # Number of branches predicted taken but missed in BTB (Count)
system.switch_cpus.branchPred.NotTakenMispredicted       370736                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.switch_cpus.branchPred.TakenMispredicted        50428                       # Number branches predicted taken but are actually not taken (Count)
system.switch_cpus.branchPred.BTBLookups      7716810                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBUpdates       344329                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.BTBHits         5173116                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio     0.670370                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.BTBMispredicted       261398                       # Number BTB mispredictions. No target found or target wrong (Count)
system.switch_cpus.branchPred.indirectLookups       111049                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits        73769                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses        37280                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.branchPred.btb.lookups::NoBranch        84523      1.10%      1.10% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::Return       956060     12.39%     13.48% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallDirect      1059123     13.72%     27.21% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::CallIndirect         4533      0.06%     27.27% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectCond      4962542     64.31%     91.58% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::DirectUncond       543513      7.04%     98.62% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectCond            0      0.00%     98.62% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::IndirectUncond       106516      1.38%    100.00% # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.lookups::total      7716810                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.btb.misses::NoBranch        21899      0.86%      0.86% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::Return       882178     34.68%     35.54% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallDirect       131502      5.17%     40.71% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::CallIndirect         4507      0.18%     40.89% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectCond      1324568     52.07%     92.96% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::DirectUncond        72530      2.85%     95.81% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectCond            0      0.00%     95.81% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::IndirectUncond       106510      4.19%    100.00% # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.misses::total      2543694                       # Number of BTB misses (Count)
system.switch_cpus.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallDirect       103569     30.08%     30.08% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::CallIndirect            0      0.00%     30.08% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectCond       179180     52.04%     82.12% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::DirectUncond        61580     17.88%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.updates::total       344329                       # Number of BTB updates (Count)
system.switch_cpus.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallDirect       103569     30.08%     30.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::CallIndirect            0      0.00%     30.08% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectCond       179180     52.04%     82.12% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::DirectUncond        61580     17.88%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.mispredict::total       344329                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.branchPred.indirectBranchPred.lookups       111049                       # Number of lookups (Count)
system.switch_cpus.branchPred.indirectBranchPred.hits        73769                       # Number of hits of a tag (Count)
system.switch_cpus.branchPred.indirectBranchPred.misses        37280                       # Number of misses (Count)
system.switch_cpus.branchPred.indirectBranchPred.targetRecords         8078                       # Number of targets that where recorded/installed in the cache (Count)
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords       119127                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows            4                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.switch_cpus.branchPred.ras.pushes      1223174                       # Number of times a PC was pushed onto the RAS (Count)
system.switch_cpus.branchPred.ras.pops        1209613                       # Number of times a PC was poped from the RAS (Count)
system.switch_cpus.branchPred.ras.squashes       413071                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.switch_cpus.branchPred.ras.used         796540                       # Number of times the RAS is the provider (Count)
system.switch_cpus.branchPred.ras.correct       793344                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.switch_cpus.branchPred.ras.incorrect         3196                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.switch_cpus.commit.commitSquashedInsts      7452016                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus.commit.commitNonSpecStalls       298269                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus.commit.branchMispredicts       242607                       # The number of times a branch was mispredicted (Count)
system.switch_cpus.commit.numCommittedDist::samples     65009064                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::mean     0.658107                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::stdev     1.729476                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::0     52527888     80.80%     80.80% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::1      3982172      6.13%     86.93% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::2      1515668      2.33%     89.26% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::3      2480941      3.82%     93.07% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::4       882636      1.36%     94.43% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::5      1016984      1.56%     96.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::6       385931      0.59%     96.59% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::7       339214      0.52%     97.11% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::8      1877630      2.89%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.numCommittedDist::total     65009064                       # Number of insts commited each cycle (Count)
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed (Count)
system.switch_cpus.commit.membars               87299                       # Number of memory barriers committed (Count)
system.switch_cpus.commit.functionCalls        810101                       # Number of function calls committed. (Count)
system.switch_cpus.commit.committedInstType_0::No_OpClass        39740      0.09%      0.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MulZero            0      0.00%      0.09% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntAlu     33060256     77.27%     77.37% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntMult        45096      0.11%     77.47% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IntDiv        33022      0.08%     77.55% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatAdd         4422      0.01%     77.56% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     77.56% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatCvt         4416      0.01%     77.57% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     77.57% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.57% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     77.57% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     77.57% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     77.57% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAdd         7846      0.02%     77.59% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.59% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAlu        18677      0.04%     77.63% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCmp          192      0.00%     77.63% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdCvt        19060      0.04%     77.68% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMisc        18995      0.04%     77.72% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     77.72% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.72% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     77.72% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShift         4042      0.01%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::Matrix            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixMov            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MatrixOP            0      0.00%     77.73% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemRead      5356068     12.52%     90.25% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::MemWrite      4083130      9.54%     99.79% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemRead        28269      0.07%     99.86% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        59688      0.14%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.commit.committedInstType_0::total     42782919                       # Class of committed instruction (Count)
system.switch_cpus.commit.commitEligibleSamples      1877630                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus.commitStats0.numInsts     17262626                       # Number of instructions committed (thread level) (Count)
system.switch_cpus.commitStats0.numOps       42782919                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus.commitStats0.numInstsNotNOP     17262626                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus.commitStats0.numOpsNotNOP     42782919                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus.commitStats0.cpi          6.008187                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus.commitStats0.ipc          0.166440                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus.commitStats0.numMemRefs      9527155                       # Number of memory references committed (Count)
system.switch_cpus.commitStats0.numFpInsts       172100                       # Number of float instructions (Count)
system.switch_cpus.commitStats0.numIntInsts     40990912                       # Number of integer instructions (Count)
system.switch_cpus.commitStats0.numLoadInsts      5384337                       # Number of load instructions (Count)
system.switch_cpus.commitStats0.numStoreInsts      4142818                       # Number of store instructions (Count)
system.switch_cpus.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus.commitStats0.committedInstType::No_OpClass        39740      0.09%      0.09% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MulZero            0      0.00%      0.09% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntAlu     33060256     77.27%     77.37% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntMult        45096      0.11%     77.47% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IntDiv        33022      0.08%     77.55% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatAdd         4422      0.01%     77.56% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCmp            0      0.00%     77.56% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatCvt         4416      0.01%     77.57% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMult            0      0.00%     77.57% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc            0      0.00%     77.57% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatDiv            0      0.00%     77.57% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMisc            0      0.00%     77.57% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatSqrt            0      0.00%     77.57% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAdd         7846      0.02%     77.59% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc            0      0.00%     77.59% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAlu        18677      0.04%     77.63% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCmp          192      0.00%     77.63% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdCvt        19060      0.04%     77.68% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMisc        18995      0.04%     77.72% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMult            0      0.00%     77.72% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc            0      0.00%     77.72% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     77.72% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShift         4042      0.01%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdDiv            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSqrt            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAes            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdAesMix            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::Matrix            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixMov            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MatrixOP            0      0.00%     77.73% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemRead      5356068     12.52%     90.25% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::MemWrite      4083130      9.54%     99.79% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemRead        28269      0.07%     99.86% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite        59688      0.14%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedInstType::total     42782919                       # Class of committed instruction. (Count)
system.switch_cpus.commitStats0.committedControl::IsControl      5905204                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsDirectControl      5039195                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsIndirectControl       858820                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCondControl      3895869                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsUncondControl      2008254                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsCall       810101                       # Class of control type instructions committed (Count)
system.switch_cpus.commitStats0.committedControl::IsReturn       796540                       # Class of control type instructions committed (Count)
system.switch_cpus.decode.idleCycles         19416014                       # Number of cycles decode is idle (Cycle)
system.switch_cpus.decode.blockedCycles      38097585                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus.decode.runCycles           6946305                       # Number of cycles decode is running (Cycle)
system.switch_cpus.decode.unblockCycles       1371227                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus.decode.squashCycles         287271                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus.decode.branchResolved      4446081                       # Number of times decode resolved a branch (Count)
system.switch_cpus.decode.branchMispred        190239                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus.decode.decodedInsts       52076674                       # Number of instructions handled by decode (Count)
system.switch_cpus.decode.squashedInsts        850081                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus.executeStats0.numInsts     47753957                       # Number of executed instructions (Count)
system.switch_cpus.executeStats0.numNop             0                       # Number of nop insts executed (Count)
system.switch_cpus.executeStats0.numBranches      6356045                       # Number of branches executed (Count)
system.switch_cpus.executeStats0.numLoadInsts      6052193                       # Number of load instructions executed (Count)
system.switch_cpus.executeStats0.numStoreInsts      4448326                       # Number of stores executed (Count)
system.switch_cpus.executeStats0.instRate     0.460425                       # Inst execution rate ((Count/Cycle))
system.switch_cpus.executeStats0.numCCRegReads     27258873                       # Number of times the CC registers were read (Count)
system.switch_cpus.executeStats0.numCCRegWrites     12350203                       # Number of times the CC registers were written (Count)
system.switch_cpus.executeStats0.numFpRegReads       275001                       # Number of times the floating registers were read (Count)
system.switch_cpus.executeStats0.numFpRegWrites       123632                       # Number of times the floating registers were written (Count)
system.switch_cpus.executeStats0.numIntRegReads     59794820                       # Number of times the integer registers were read (Count)
system.switch_cpus.executeStats0.numIntRegWrites     33654742                       # Number of times the integer registers were written (Count)
system.switch_cpus.executeStats0.numMemRefs     10500519                       # Number of memory refs (Count)
system.switch_cpus.executeStats0.numMiscRegReads     20259729                       # Number of times the Misc registers were read (Count)
system.switch_cpus.executeStats0.numMiscRegWrites       139503                       # Number of times the Misc registers were written (Count)
system.switch_cpus.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus.fetch.predictedBranches      5652127                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus.fetch.cycles              43029503                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus.fetch.squashCycles          951666                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus.fetch.tlbCycles             678857                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus.fetch.miscStallCycles        20042                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus.fetch.pendingTrapStallCycles       200123                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus.fetch.pendingQuiesceStallCycles          160                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus.fetch.icacheWaitRetryStallCycles         2431                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus.fetch.cacheLines           4723457                       # Number of cache lines fetched (Count)
system.switch_cpus.fetch.icacheSquashes        211303                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus.fetch.tlbSquashes             1244                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus.fetch.nisnDist::samples     66118405                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::mean      0.855005                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::stdev     2.270497                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::0         56547339     85.52%     85.52% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::1           550711      0.83%     86.36% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::2           797887      1.21%     87.56% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::3           727526      1.10%     88.66% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::4           757445      1.15%     89.81% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::5           790215      1.20%     91.01% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::6           872073      1.32%     92.32% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::7           612472      0.93%     93.25% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::8          4462737      6.75%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetch.nisnDist::total     66118405                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus.fetchStats0.numInsts      23525570                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus.fetchStats0.numOps               0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus.fetchStats0.fetchRate     0.226824                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus.fetchStats0.numBranches      7716810                       # Number of branches fetched (Count)
system.switch_cpus.fetchStats0.branchRate     0.074402                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus.fetchStats0.icacheStallCycles     21711456                       # ICache total stall cycles (Cycle)
system.switch_cpus.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus.iew.idleCycles                   0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus.iew.squashCycles            287271                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus.iew.blockCycles            6233380                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus.iew.unblockCycles           764805                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus.iew.dispatchedInsts       50242974                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus.iew.dispSquashedInsts        36982                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus.iew.dispLoadInsts          6374673                       # Number of dispatched load instructions (Count)
system.switch_cpus.iew.dispStoreInsts         4658306                       # Number of dispatched store instructions (Count)
system.switch_cpus.iew.dispNonSpecInsts        202734                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus.iew.iqFullEvents             37086                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus.iew.lsqFullEvents           706992                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus.iew.memOrderViolationEvents        37434                       # Number of memory order violations (Count)
system.switch_cpus.iew.predictedTakenIncorrect        70086                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus.iew.predictedNotTakenIncorrect       199172                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus.iew.branchMispredicts       269258                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus.iew.instsToCommit         47608401                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus.iew.writebackCount        47513283                       # Cumulative count of insts written-back (Count)
system.switch_cpus.iew.producerInst          29855057                       # Number of instructions producing a value (Count)
system.switch_cpus.iew.consumerInst          48382327                       # Number of instructions consuming a value (Count)
system.switch_cpus.iew.wbRate                0.458105                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus.iew.wbFanout              0.617065                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus.lsq0.forwLoads              890859                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus.lsq0.squashedLoads          990325                       # Number of loads squashed (Count)
system.switch_cpus.lsq0.ignoredResponses         4882                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus.lsq0.memOrderViolation        37434                       # Number of memory ordering violations (Count)
system.switch_cpus.lsq0.squashedStores         515485                       # Number of stores squashed (Count)
system.switch_cpus.lsq0.rescheduledLoads         8170                       # Number of loads that were rescheduled (Count)
system.switch_cpus.lsq0.blockedByCache           2135                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus.lsq0.loadToUse::samples      5381116                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::mean     14.021914                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::stdev    70.390709                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::0-9        5032315     93.52%     93.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::10-19        14145      0.26%     93.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::20-29         3345      0.06%     93.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::30-39         7683      0.14%     93.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::40-49         7657      0.14%     94.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::50-59         3707      0.07%     94.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::60-69         3857      0.07%     94.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::70-79         9070      0.17%     94.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::80-89        17218      0.32%     94.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::90-99        20681      0.38%     95.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::100-109        97269      1.81%     96.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::110-119        17324      0.32%     97.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::120-129         7967      0.15%     97.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::130-139        21773      0.40%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::140-149         6566      0.12%     97.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::150-159        12515      0.23%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::160-169        29041      0.54%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::170-179         7277      0.14%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::180-189         1692      0.03%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::190-199          808      0.02%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::200-209          750      0.01%     98.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::210-219          816      0.02%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::220-229         1259      0.02%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::230-239         1030      0.02%     98.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::240-249         1143      0.02%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::250-259         1560      0.03%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::260-269         1384      0.03%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::270-279         1849      0.03%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::280-289         1622      0.03%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::290-299         2059      0.04%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::overflows        45734      0.85%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::max_value         6194                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.lsq0.loadToUse::total      5381116                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus.mmu.dtb.rdAccesses         6089005                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.dtb.wrAccesses         4468740                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.dtb.rdMisses             58710                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.dtb.wrMisses             27477                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.rdAccesses               0                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.itb.wrAccesses         4740943                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.itb.rdMisses                 0                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.itb.wrMisses              7781                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6187476282000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.numTransitions           10                       # Number of power state transitions (Count)
system.switch_cpus.power_state.ticksClkGated::samples            5                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::mean     15303300                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::stdev 15202604.939615                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::min_value      3279000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::max_value     41387000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.ticksClkGated::total            5                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::ON  41624727500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::CLK_GATED     76516500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  10233820500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.rename.squashCycles         287271                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus.rename.idleCycles         20101513                       # Number of cycles rename is idle (Cycle)
system.switch_cpus.rename.blockCycles         7715743                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus.rename.serializeStallCycles     17159029                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus.rename.runCycles           7588437                       # Number of cycles rename is running (Cycle)
system.switch_cpus.rename.unblockCycles      13266404                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus.rename.renamedInsts       51182596                       # Number of instructions processed by rename (Count)
system.switch_cpus.rename.ROBFullEvents        177026                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus.rename.IQFullEvents         651584                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus.rename.LQFullEvents          88437                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus.rename.SQFullEvents       12042369                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus.rename.fullRegistersEvents           10                       # Number of times there has been no free registers (Count)
system.switch_cpus.rename.renamedOperands     77794561                       # Number of destination operands rename has renamed (Count)
system.switch_cpus.rename.lookups           165116868                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus.rename.intLookups         65191023                       # Number of integer rename lookups (Count)
system.switch_cpus.rename.fpLookups            345587                       # Number of floating rename lookups (Count)
system.switch_cpus.rename.committedMaps      64914385                       # Number of HB maps that are committed (Count)
system.switch_cpus.rename.undoneMaps         12880103                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus.rename.serializing          237593                       # count of serializing insts renamed (Count)
system.switch_cpus.rename.tempSerializing       220876                       # count of temporary serializing insts renamed (Count)
system.switch_cpus.rename.skidInsts           7424751                       # count of insts added to the skid buffer (Count)
system.switch_cpus.rob.reads                113335370                       # The number of ROB reads (Count)
system.switch_cpus.rob.writes               101580913                       # The number of ROB writes (Count)
system.switch_cpus.thread_0.numInsts         17262626                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps           42782919                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
