#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun 13 14:52:15 2024
# Process ID: 5948
# Current directory: C:/Users/Dell/Desktop/CICC/plan0427/Bulid
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21032 C:\Users\Dell\Desktop\CICC\plan0427\Bulid\Top.xpr
# Log file: C:/Users/Dell/Desktop/CICC/plan0427/Bulid/vivado.log
# Journal file: C:/Users/Dell/Desktop/CICC/plan0427/Bulid\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Dell/Desktop/CICC/plan0427/Bulid/Top.xpr
INFO: [Project 1-313] Project file moved from 'F:/A/2024/plan0427/Bulid' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/Dell/Desktop/CICC/plan0427/Src/rd_sram.v', nor could it be found using path 'F:/A/2024/plan0427/Src/rd_sram.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/FPGA/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 793.566 ; gain = 193.453
update_compile_order -fileset sources_1
create_project Top C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid -part xc7a50tlftg256-2L
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/FPGA/Vivado/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 831.285 ; gain = 30.773
set_property compxlib.modelsim_compiled_library_dir E:/FPGA/modelsim/modelsim_vivado_lib [current_project]
add_files -norecurse C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/wr_lead.v
update_compile_order -fileset sources_1
current_project Top
current_project Top(2)
current_project Top
current_project Top(2)
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name wr_fifo -dir c:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {wr_fifo} CONFIG.Performance_Options {First_Word_Fall_Through} CONFIG.Input_Data_Width {8} CONFIG.Input_Depth {8192} CONFIG.Output_Data_Width {8} CONFIG.Output_Depth {8192} CONFIG.Use_Extra_Logic {true} CONFIG.Data_Count_Width {14} CONFIG.Write_Data_Count_Width {14} CONFIG.Read_Data_Count_Width {14} CONFIG.Full_Threshold_Assert_Value {8191} CONFIG.Full_Threshold_Negate_Value {8190} CONFIG.Empty_Threshold_Assert_Value {4} CONFIG.Empty_Threshold_Negate_Value {5}] [get_ips wr_fifo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'wr_fifo' to 'wr_fifo' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.srcs/sources_1/ip/wr_fifo/wr_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'wr_fifo'...
generate_target all [get_files  c:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.srcs/sources_1/ip/wr_fifo/wr_fifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'wr_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'wr_fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'wr_fifo'...
catch { config_ip_cache -export [get_ips -all wr_fifo] }
export_ip_user_files -of_objects [get_files c:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.srcs/sources_1/ip/wr_fifo/wr_fifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.srcs/sources_1/ip/wr_fifo/wr_fifo.xci]
launch_runs -jobs 12 wr_fifo_synth_1
[Thu Jun 13 15:40:02 2024] Launched wr_fifo_synth_1...
Run output will be captured here: C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.runs/wr_fifo_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.srcs/sources_1/ip/wr_fifo/wr_fifo.xci] -directory C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.ip_user_files -ipstatic_source_dir C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/FPGA/modelsim/modelsim_vivado_lib} {questa=C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.cache/compile_simlib/questa} {riviera=C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.cache/compile_simlib/riviera} {activehdl=C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
current_project Top
current_project Top(2)
export_ip_user_files -of_objects  [get_files C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/wr_lead.v] -no_script -reset -force -quiet
remove_files  C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/wr_lead.v
add_files -norecurse C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/ip/wr_fifo/wr_fifo.xci
CRITICAL WARNING: [IP_Flow 19-3389] Failed to import IP file 'C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/ip/wr_fifo/wr_fifo.xci': IP name 'wr_fifo' is already in use in this project.  Please choose a different name.

CRITICAL WARNING: [Vivado 12-1464] The source file 'C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/ip/wr_fifo/wr_fifo.xci' cannot be added to the fileset 'sources_1'.
add_files -norecurse C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/src/wr_lead.v
export_ip_user_files -of_objects  [get_files c:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.srcs/sources_1/ip/wr_fifo/wr_fifo.xci] -no_script -reset -force -quiet
remove_files  -fileset wr_fifo c:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.srcs/sources_1/ip/wr_fifo/wr_fifo.xci
INFO: [Project 1-386] Moving file 'c:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.srcs/sources_1/ip/wr_fifo/wr_fifo.xci' from fileset 'wr_fifo' to fileset 'sources_1'.
add_files -norecurse C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/ip/wr_fifo/wr_fifo.xci
export_ip_user_files -of_objects  [get_files  C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/ip/wr_fifo/wr_fifo.xci] -lib_map_path [list {modelsim=E:/FPGA/modelsim/modelsim_vivado_lib} {questa=C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.cache/compile_simlib/questa} {riviera=C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.cache/compile_simlib/riviera} {activehdl=C:/Users/Dell/Desktop/CICC/High_speed_multi_port_shared_cache_management_module/bulid/Top.cache/compile_simlib/activehdl}] -force -quiet
current_project Top
current_project Top(2)
update_compile_order -fileset sources_1
