
*** Running vivado
    with args -log tutorial_wrapper.rds -m64 -mode batch -messageDb vivado.pb -source tutorial_wrapper.tcl


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from /opt/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source tutorial_wrapper.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language Verilog [current_project]
# set_property board em.avnet.com:zynq:zed:d [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property ip_repo_paths /home/xyin/Embedded_System_Lab/Lab2_2/Repository [current_fileset]
# add_files /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/tutorial.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xyin/Embedded_System_Lab/Lab2_2/Repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2013.4/data/ip'.
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 764.949 ; gain = 59.430
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/tutorial_axi_iic_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/tutorial_axi_iic_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0_OOC.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/tutorial_axi_vdma_0_0.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/tutorial_axi_vdma_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/tutorial_axi_vdma_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axis_subset_converter_0_0/tutorial_axis_subset_converter_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_proc_sys_reset_1/tutorial_proc_sys_reset_1.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_proc_sys_reset_1/tutorial_proc_sys_reset_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_proc_sys_reset_1/tutorial_proc_sys_reset_1_board.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/tutorial_v_axi4s_vid_out_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/tutorial_v_axi4s_vid_out_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/tutorial_v_rgb2ycrcb_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/tutorial_v_rgb2ycrcb_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/tutorial_v_tc_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/tutorial_v_tc_0_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/tutorial_xbar_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/tutorial_v_cresample_1_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/tutorial_v_cresample_1_1_clocks.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_11/tutorial_auto_pc_11_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_12/tutorial_auto_pc_12_ooc.xdc]
# set_property used_in_implementation false [get_files -all /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/tutorial_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/tutorial.bd]
# read_verilog /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial_wrapper.v
# read_xdc /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
# set_property used_in_implementation false [get_files /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.data/wt [current_project]
# set_property parent.project_dir /home/xyin/Embedded_System_Lab/Lab2_2 [current_project]
# synth_design -top tutorial_wrapper -part xc7z020clg484-1
Command: synth_design -top tutorial_wrapper -part xc7z020clg484-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:22 ; elapsed = 00:02:30 . Memory (MB): peak = 832.949 ; gain = 222.840
---------------------------------------------------------------------------------
WARNING: [Synth 8-2048] function gpo_bit_used does not always return a value [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/iic_pkg.vhd:208]
INFO: [Synth 8-638] synthesizing module 'tutorial_wrapper' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial_wrapper.v:3]
INFO: [Synth 8-638] synthesizing module 'tutorial' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:864]
INFO: [Synth 8-638] synthesizing module 'GND' [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:4176]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:4176]
INFO: [Synth 8-638] synthesizing module 'VCC' [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:35748]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:35748]
INFO: [Synth 8-638] synthesizing module 'tutorial_clk_wiz_0_0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'tutorial_clk_wiz_0_0_clk_wiz' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:10580]
INFO: [Synth 8-256] done synthesizing module 'IBUF' (3#1) [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:10580]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:16281]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (4#1) [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:16281]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:612]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (5#1) [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:612]
INFO: [Synth 8-256] done synthesizing module 'tutorial_clk_wiz_0_0_clk_wiz' (6#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0_clk_wiz.v:67]
INFO: [Synth 8-256] done synthesizing module 'tutorial_clk_wiz_0_0' (7#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0.v:69]
INFO: [Synth 8-638] synthesizing module 'tutorial_processing_system7_0_0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/synth/tutorial_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_3_processing_system7' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2171]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (8#1) [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2172]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2173]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2174]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2175]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2176]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2177]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2178]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2179]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2180]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2181]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2182]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2183]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2184]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:26737]
INFO: [Synth 8-256] done synthesizing module 'PS7' (9#1) [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:26737]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:210]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:211]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:227]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:241]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:242]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:256]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1033]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1034]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1037]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1035]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1036]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1042]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1043]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1046]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1044]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1045]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1055]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1054]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_3_processing_system7' (10#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_3_processing_system7' requires 673 connections, but only 660 given [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/synth/tutorial_processing_system7_0_0.v:453]
INFO: [Synth 8-256] done synthesizing module 'tutorial_processing_system7_0_0' (11#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/synth/tutorial_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'tutorial_processing_system7_0_0' requires 119 connections, but only 104 given [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:1098]
INFO: [Synth 8-638] synthesizing module 'tutorial_processing_system7_0_axi_periph_0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:1568]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_VG7ZLK' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:3]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_VG7ZLK' (12#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:3]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_180AW1Y' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:135]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_180AW1Y' (13#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:135]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_WNEIF9' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:267]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_WNEIF9' (14#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:267]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_156Q4UY' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:392]
INFO: [Synth 8-638] synthesizing module 'tutorial_auto_pc_11' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_11/synth/tutorial_auto_pc_11.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (15#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (16#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (16#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (16#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (16#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (17#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (18#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (19#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (20#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (21#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (22#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (23#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (24#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (24#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (25#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (26#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (27#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (27#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (27#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (28#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (28#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (28#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (28#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (28#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (28#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (28#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (28#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (29#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (30#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'tutorial_auto_pc_11' (31#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_11/synth/tutorial_auto_pc_11.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_156Q4UY' (32#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:392]
INFO: [Synth 8-638] synthesizing module 'tutorial_xbar_2' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/synth/tutorial_xbar_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter_sasd' (33#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (34#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (35#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (35#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (35#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (36#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (37#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter__parameterized0' (37#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (38#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (38#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (38#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (38#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (38#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (39#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar_sasd' (40#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v:79]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (41#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'tutorial_xbar_2' (42#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/synth/tutorial_xbar_2.v:57]
WARNING: [Synth 8-689] width (8) of port connection 'm_axi_wstrb' does not match port width (12) of module 'tutorial_xbar_2' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:2227]
WARNING: [Synth 8-350] instance 'xbar' of module 'tutorial_xbar_2' requires 40 connections, but only 38 given [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:2209]
INFO: [Synth 8-256] done synthesizing module 'tutorial_processing_system7_0_axi_periph_0' (43#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:1568]
INFO: [Synth 8-638] synthesizing module 'tutorial_rst_processing_system7_0_100M_0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/synth/tutorial_rst_processing_system7_0_100M_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/synth/tutorial_rst_processing_system7_0_100M_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-3491] module 'SRL16' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34784' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:188]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34784]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (44#1) [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34784]
INFO: [Synth 8-256] done synthesizing module 'lpf' (45#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-638] synthesizing module 'sequence' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset_v5_0_upcnt_n' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset_v5_0_upcnt_n' (46#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence' (47#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (48#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'tutorial_rst_processing_system7_0_100M_0' (49#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/synth/tutorial_rst_processing_system7_0_100M_0.vhd:71]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'tutorial_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:1302]
INFO: [Synth 8-638] synthesizing module 'zed_hdmi_display_imp_1J8Q7B1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:2250]
INFO: [Synth 8-638] synthesizing module 'tutorial_axi_mem_intercon_1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:1398]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1NO65A2' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:697]
INFO: [Synth 8-638] synthesizing module 'tutorial_auto_pc_12' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_12/synth/tutorial_auto_pc_12.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd:661]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0_synth' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:678]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_top.vhd:271]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd:308]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:228]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:229]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:231]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:232]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:234]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:235]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (50#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk' (51#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'dmem' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'dmem' (52#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory' (53#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd:239]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (54#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'compare' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare' (55#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (56#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-226] default block is never used [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:255]
INFO: [Synth 8-226] default block is never used [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:579]
INFO: [Synth 8-226] default block is never used [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (57#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (58#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd:239]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (59#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (60#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (61#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'output_blk' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk' (62#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (63#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (64#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_top.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0_synth' (65#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:678]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0' (66#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd:661]
WARNING: [Synth 8-350] instance 'fifo_gen_inst' of module 'fifo_generator_v11_0' requires 230 connections, but only 228 given [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:292]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (67#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (68#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_a_axi3_conv' (69#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_r_axi3_conv' (70#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v:61]
WARNING: [Synth 8-3848] Net M_AXI_WID in module/entity axi_protocol_converter_v2_1_axi3_conv does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:171]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi3_conv' (71#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v:69]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (71#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_7/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'tutorial_auto_pc_12' (72#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_auto_pc_12/synth/tutorial_auto_pc_12.v:57]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1NO65A2' (73#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:697]
INFO: [Synth 8-256] done synthesizing module 'tutorial_axi_mem_intercon_1' (74#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:1398]
INFO: [Synth 8-638] synthesizing module 'tutorial_axi_vdma_0_0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/synth/tutorial_axi_vdma_0_0.vhd:105]
INFO: [Synth 8-3491] module 'axi_vdma' declared at '/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma.vhd:153' bound to instance 'U0' of component 'axi_vdma' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/synth/tutorial_axi_vdma_0_0.vhd:321]
INFO: [Synth 8-638] synthesizing module 'axi_vdma__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma.vhd:591]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:259]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:286]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:287]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:288]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:289]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:290]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:291]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:292]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:293]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:367]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:368]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:370]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reset.vhd:197]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:130]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:131]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:132]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:133]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:134]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:135]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (75#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:249]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:250]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:251]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:252]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:253]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (75#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (76#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reset.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (77#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_rst_module.vhd:259]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_if.vhd:328]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_lite_if.vhd:248]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (77#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (78#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_lite_if.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (79#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_if.vhd:328]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (80#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_module.vhd:350]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_register.vhd:294]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (81#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_register.vhd:294]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_regdirect.vhd:264]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (82#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_regdirect.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_mux.vhd:293]
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_mux.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (83#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_mux.vhd:293]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (84#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_reg_module.vhd:350]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd:432]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sm.vhd:252]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (85#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sm.vhd:252]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (86#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (87#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (88#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (89#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (90#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (91#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (92#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (93#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd:432]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (94#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (95#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (96#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:304]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:113]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd:661]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0_synth__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:678]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_top.vhd:271]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0_builtin' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/fifo_generator_v11_0_builtin.vhd:250]
INFO: [Synth 8-63] RTL assertion: " DEPTH = 4096 WIDTH = 9 DEEP = 1 WIDE = 5" [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/fifo_generator_v11_0_builtin.vhd:382]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (96#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'reset_builtin' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd:155]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd:163]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd:164]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd:167]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd:168]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd:169]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'reset_builtin' (97#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/reset_builtin.vhd:155]
INFO: [Synth 8-638] synthesizing module 'builtin_top_v6' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_top_v6.vhd:244]
INFO: [Synth 8-638] synthesizing module 'builtin_extdepth_v6' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd:219]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd:359]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd:360]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd:363]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd:364]
INFO: [Synth 8-63] RTL assertion: "Actual FIFO Depth = 4097" [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd:408]
INFO: [Synth 8-638] synthesizing module 'builtin_prim_v6' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_prim_v6.vhd:191]
INFO: [Synth 8-113] binding component instance 'sngfifo36e1' to cell 'FIFO36E1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_prim_v6.vhd:471]
INFO: [Synth 8-256] done synthesizing module 'builtin_prim_v6' (98#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_prim_v6.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'builtin_extdepth_v6' (99#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_extdepth_v6.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'builtin_top_v6' (100#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_top_v6.vhd:244]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (100#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/common/output_blk.vhd:268]
WARNING: [Synth 8-3848] Net int_clk_i in module/entity fifo_generator_v11_0_builtin does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/fifo_generator_v11_0_builtin.vhd:332]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0_builtin' (101#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/fifo_generator_v11_0_builtin.vhd:250]
WARNING: [Synth 8-3848] Net DATA_COUNT in module/entity fifo_generator_top__parameterized0 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_top.vhd:259]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (101#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_top.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0_synth__parameterized0' (101#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:678]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0__parameterized0' (101#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd:661]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin' (102#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:113]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd:200]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd:201]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd:204]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd:205]
value is "TRUE"
value is "TRUE"
value is "TRUE"
value is "TRUE"
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (103#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (103#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (104#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mm2s_linebuf.vhd:304]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:570]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:360]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:171]
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:209]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:212]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (105#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_reset.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:16958' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:16958]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (106#1) [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:16958]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:35946' bound to instance 'XORCY_I' of component 'XORCY' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-638] synthesizing module 'XORCY' [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:35946]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (107#1) [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:35946]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:3461' bound to instance 'FDS_I' of component 'FDS' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-638] synthesizing module 'FDS__parameterized0' [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:3461]
INFO: [Synth 8-256] done synthesizing module 'FDS__parameterized0' (108#1) [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:3461]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:16958' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:35946' bound to instance 'XORCY_I' of component 'XORCY' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:3461' bound to instance 'FDS_I' of component 'FDS' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:16958' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:35946' bound to instance 'XORCY_I' of component 'XORCY' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-3491] module 'FDS' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:3461' bound to instance 'FDS_I' of component 'FDS' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (109#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-638] synthesizing module 'SRLC16E__parameterized0' [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E__parameterized0' (110#1) [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (111#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (112#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (113#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (114#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (114#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (114#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (114#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (114#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (115#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (116#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_status_cntl.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:365]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (117#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (117#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-226] default block is never used [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:2439]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (118#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_pcc.vhd:365]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:369]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:375]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-3491] module 'SRLC16E' declared at '/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34889' bound to instance 'SRLC16E_I' of component 'SRLC16E' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (118#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (118#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (118#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (118#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
value is "TRUE"
value is "TRUE"
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (119#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:391]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (120#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rdmux.vhd:136]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (120#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (120#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (120#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (120#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (121#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:391]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:307]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (121#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (121#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (121#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (121#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:158]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:242]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0__parameterized1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd:661]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v11_0_synth__parameterized1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:678]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_top.vhd:271]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd:308]
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (121#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/common/input_blk.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (121#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_1__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_v8_1.vhd:250]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_1_synth' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_v8_1_synth.vhd:311]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_top.vhd:431]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_input_block.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (122#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_generic_cstr.vhd:442]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:393]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd:387]
INFO: [Synth 8-3919] null assignment ignored [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd:8834]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd:8877]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (123#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd:387]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (124#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:393]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:393]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd:387]
INFO: [Synth 8-3919] null assignment ignored [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd:9405]
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB36E1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd:9466]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (124#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_wrapper.vhd:387]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (124#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:393]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (125#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_generic_cstr.vhd:442]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (126#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (127#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_top.vhd:431]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_1_synth' (128#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_v8_1_synth.vhd:311]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_1__parameterized0' (129#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_v8_1.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (129#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/memory.vhd:215]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd:239]
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (129#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (129#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/compare.vhd:138]
INFO: [Synth 8-4471] merging register 'ram_empty_fb_i_reg' into 'ram_empty_i_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd:261]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (129#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_status_flags_ss.vhd:174]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/dc_ss.vhd:144]
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (130#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (131#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/dc_ss.vhd:144]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_handshaking_flags.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (132#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_handshaking_flags.vhd:156]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-226] default block is never used [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:255]
INFO: [Synth 8-226] default block is never used [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:579]
INFO: [Synth 8-226] default block is never used [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:664]
INFO: [Synth 8-4471] merging register 'empty_fwft_fb_reg' into 'empty_fwft_i_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:452]
INFO: [Synth 8-4471] merging register 'aempty_fwft_fb_reg' into 'aempty_fwft_i_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (132#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (132#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/rd_logic.vhd:239]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (132#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_bin_cntr.vhd:155]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-4471] merging register 'ram_full_fb_i_reg' into 'ram_full_i_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd:278]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (132#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_status_flags_ss.vhd:180]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_handshaking_flags.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (133#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_handshaking_flags.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (133#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/wr_logic.vhd:231]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (133#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (133#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/ramfifo/fifo_generator_ramfifo.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (133#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_top.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0_synth__parameterized1' (133#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0_synth.vhd:678]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v11_0__parameterized1' (133#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/fifo_generator_v11_0.vhd:661]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (134#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/sync_fifo_fg.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (135#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (136#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rd_sf.vhd:307]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_dre' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:158]
INFO: [Synth 8-226] default block is never used [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:1960]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux2_1_x_n' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:119]
INFO: [Synth 8-226] default block is never used [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux2_1_x_n' (137#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux2_1_x_n.vhd:119]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_dre_mux4_1_x_n' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:122]
INFO: [Synth 8-226] default block is never used [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_dre_mux4_1_x_n' (138#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_dre_mux4_1_x_n.vhd:122]
INFO: [Synth 8-226] default block is never used [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2189]
INFO: [Synth 8-226] default block is never used [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2236]
INFO: [Synth 8-226] default block is never used [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:2283]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_dre' (139#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_dre.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (140#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_mm2s_full_wrap.vhd:360]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:320]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (141#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_s2mm_omit_wrap.vhd:320]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (142#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover.vhd:570]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma__parameterized0' (143#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma.vhd:591]
INFO: [Synth 8-256] done synthesizing module 'tutorial_axi_vdma_0_0' (144#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/synth/tutorial_axi_vdma_0_0.vhd:105]
WARNING: [Synth 8-350] instance 'axi_vdma_0' of module 'tutorial_axi_vdma_0_0' requires 41 connections, but only 39 given [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:2578]
INFO: [Synth 8-638] synthesizing module 'tutorial_axis_subset_converter_0_0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axis_subset_converter_0_0/synth/tutorial_axis_subset_converter_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_axis_subset_converter_tutorial_axis_subset_converter_0_0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_tutorial_axis_subset_converter_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_core' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_core.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_core' (145#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_core.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_tdata_remap_tutorial_axis_subset_converter_0_0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_tutorial_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_tdata_remap_tutorial_axis_subset_converter_0_0' (146#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tdata_remap_tutorial_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-638] synthesizing module 'axis_subset_converter_v1_1_tuser_remap_tutorial_axis_subset_converter_0_0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_tutorial_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_tuser_remap_tutorial_axis_subset_converter_0_0' (147#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_tuser_remap_tutorial_axis_subset_converter_0_0.v:48]
INFO: [Synth 8-256] done synthesizing module 'axis_subset_converter_v1_1_axis_subset_converter_tutorial_axis_subset_converter_0_0' (148#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axis_subset_converter_0_0/axis_subset_converter_v1_1/hdl/verilog/axis_subset_converter_v1_1_axis_subset_converter_tutorial_axis_subset_converter_0_0.v:70]
INFO: [Synth 8-256] done synthesizing module 'tutorial_axis_subset_converter_0_0' (149#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axis_subset_converter_0_0/synth/tutorial_axis_subset_converter_0_0.v:57]
WARNING: [Synth 8-350] instance 'axis_subset_converter_0' of module 'tutorial_axis_subset_converter_0_0' requires 14 connections, but only 13 given [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:2618]
INFO: [Synth 8-638] synthesizing module 'tutorial_gnd_0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_gnd_0/synth/tutorial_gnd_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_gnd_0/work/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (150#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_gnd_0/work/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'tutorial_gnd_0' (151#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_gnd_0/synth/tutorial_gnd_0.v:57]
INFO: [Synth 8-638] synthesizing module 'tutorial_proc_sys_reset_1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_proc_sys_reset_1/synth/tutorial_proc_sys_reset_1.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'tutorial_proc_sys_reset_1' (152#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_proc_sys_reset_1/synth/tutorial_proc_sys_reset_1.vhd:71]
WARNING: [Synth 8-350] instance 'proc_sys_reset' of module 'tutorial_proc_sys_reset_1' requires 10 connections, but only 7 given [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:2634]
INFO: [Synth 8-638] synthesizing module 'tutorial_v_axi4s_vid_out_0_0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/synth/tutorial_v_axi4s_vid_out_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_axi4s_vid_out_top' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_axi4s_vid_out_top.v:61]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_out_coupler' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_out_coupler.v:68]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_bridge_async_fifo_2' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:67]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:97]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:98]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:99]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:100]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:118]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:119]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:120]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:121]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:122]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:123]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:124]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:125]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:126]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:127]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:128]
INFO: [Synth 8-4472] Detected and applied attribute ASYNC_REG = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:129]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_bridge_async_fifo_2' (153#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_bridge_async_fifo_2.v:67]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_out_coupler' (154#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_out_coupler.v:68]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_out_sync' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_out_sync.v:99]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_out_sync' (155#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_out_sync.v:99]
INFO: [Synth 8-638] synthesizing module 'v_axi4s_vid_out_v3_0_vid_out_formatter' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_vid_out_formatter.v:64]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_vid_out_formatter' (156#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_vid_out_formatter.v:64]
INFO: [Synth 8-256] done synthesizing module 'v_axi4s_vid_out_v3_0_axi4s_vid_out_top' (157#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/v_axi4s_vid_out_v3_0/hdl/verilog/v_axi4s_vid_out_v3_0_axi4s_vid_out_top.v:61]
INFO: [Synth 8-256] done synthesizing module 'tutorial_v_axi4s_vid_out_0_0' (158#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/synth/tutorial_v_axi4s_vid_out_0_0.v:57]
WARNING: [Synth 8-350] instance 'v_axi4s_vid_out_0' of module 'tutorial_v_axi4s_vid_out_0_0' requires 29 connections, but only 23 given [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:2642]
INFO: [Synth 8-638] synthesizing module 'tutorial_v_cresample_1_1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/synth/tutorial_v_cresample_1_1.vhd:77]
INFO: [Synth 8-638] synthesizing module 'v_cresample__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/v_cresample.vhd:256]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_0_video_ctrl' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:657]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:761]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_0_hwt' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:171]
INFO: [Synth 8-113] binding component instance 'gcsram' to cell 'RAM64X1S' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_0_hwt' (159#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:171]
WARNING: [Synth 8-3848] Net s_axi_awready in module/entity v_tc_v6_0_video_ctrl does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:632]
WARNING: [Synth 8-3848] Net s_axi_wready in module/entity v_tc_v6_0_video_ctrl does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:638]
WARNING: [Synth 8-3848] Net s_axi_bresp in module/entity v_tc_v6_0_video_ctrl does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:640]
WARNING: [Synth 8-3848] Net s_axi_bvalid in module/entity v_tc_v6_0_video_ctrl does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:641]
WARNING: [Synth 8-3848] Net s_axi_rdata in module/entity v_tc_v6_0_video_ctrl does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:648]
WARNING: [Synth 8-3848] Net s_axi_rresp in module/entity v_tc_v6_0_video_ctrl does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:649]
WARNING: [Synth 8-3848] Net s_axi_rvalid in module/entity v_tc_v6_0_video_ctrl does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:650]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_0_video_ctrl' (160#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:657]
INFO: [Synth 8-638] synthesizing module 'cresample_top' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/cresample_top.vhd:256]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_axis_input_buffer' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/axis_input_buffer.vhd:152]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_synch_fifo' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:697]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_dp_ram' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_dp_ram' (161#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_synch_fifo' (162#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_axis_input_buffer' (163#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/axis_input_buffer.vhd:152]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_0_axi4s_control' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/axi4s_control.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_0_axi4s_control' (164#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/axi4s_control.vhd:165]
INFO: [Synth 8-638] synthesizing module 'cresample_core' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/cresample_core.vhd:220]
INFO: [Synth 8-638] synthesizing module 'convert444to422' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/convert444to422.vhd:149]
INFO: [Synth 8-638] synthesizing module 'mc_h_pipe' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/ImageXlib_arch.vhd:672]
INFO: [Synth 8-256] done synthesizing module 'mc_h_pipe' (165#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/ImageXlib_arch.vhd:672]
INFO: [Synth 8-638] synthesizing module 'mc_h_pipe__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/ImageXlib_arch.vhd:672]
INFO: [Synth 8-256] done synthesizing module 'mc_h_pipe__parameterized0' (165#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/ImageXlib_arch.vhd:672]
INFO: [Synth 8-256] done synthesizing module 'convert444to422' (166#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/convert444to422.vhd:149]
INFO: [Synth 8-256] done synthesizing module 'cresample_core' (167#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/cresample_core.vhd:220]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_axis_output_buffer' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/axis_output_buffer.vhd:152]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_synch_fifo_fallthru' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:2888]
INFO: [Synth 8-638] synthesizing module 'v_cresample_v4_0_dp_ram__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_dp_ram__parameterized0' (167#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:208]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:3041]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_synch_fifo_fallthru' (168#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/MemXLib_arch.vhd:2888]
INFO: [Synth 8-256] done synthesizing module 'v_cresample_v4_0_axis_output_buffer' (169#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/axis_output_buffer.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'cresample_top' (170#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/cresample_top.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'v_cresample__parameterized0' (171#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/v_cresample_v4_0/hdl/vhdl/v_cresample.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'tutorial_v_cresample_1_1' (172#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/synth/tutorial_v_cresample_1_1.vhd:77]
INFO: [Synth 8-638] synthesizing module 'tutorial_v_rgb2ycrcb_0_0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/synth/tutorial_v_rgb2ycrcb_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/v_rgb2ycrcb.vhd:277]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_0_video_ctrl__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:657]
WARNING: [Synth 8-3848] Net s_axi_awready in module/entity v_tc_v6_0_video_ctrl__parameterized0 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:632]
WARNING: [Synth 8-3848] Net s_axi_wready in module/entity v_tc_v6_0_video_ctrl__parameterized0 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:638]
WARNING: [Synth 8-3848] Net s_axi_bresp in module/entity v_tc_v6_0_video_ctrl__parameterized0 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:640]
WARNING: [Synth 8-3848] Net s_axi_bvalid in module/entity v_tc_v6_0_video_ctrl__parameterized0 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:641]
WARNING: [Synth 8-3848] Net s_axi_rdata in module/entity v_tc_v6_0_video_ctrl__parameterized0 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:648]
WARNING: [Synth 8-3848] Net s_axi_rresp in module/entity v_tc_v6_0_video_ctrl__parameterized0 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:649]
WARNING: [Synth 8-3848] Net s_axi_rvalid in module/entity v_tc_v6_0_video_ctrl__parameterized0 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:650]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_0_video_ctrl__parameterized0' (172#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/video_ctrl.vhd:657]
INFO: [Synth 8-638] synthesizing module 'rgb2ycrcb_top' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/rgb2ycrcb_top.vhd:203]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_axis_input_buffer' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/axis_input_buffer.vhd:152]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_synch_fifo' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd:698]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_dp_ram' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_dp_ram' (173#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_synch_fifo' (174#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd:698]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_axis_input_buffer' (175#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/axis_input_buffer.vhd:152]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_0_axi4s_control__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/axi4s_control.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_0_axi4s_control__parameterized0' (175#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_tc_v6_0/hdl/vhdl/axi4s_control.vhd:165]
INFO: [Synth 8-638] synthesizing module 'rgb2ycrcb_core' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/rgb2ycrcb_core.vhd:188]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:395]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:341]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:345]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr' (176#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no' (177#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:341]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr' (178#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:395]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_mult' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:592]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized0' (178#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_mult' (179#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:592]
INFO: [Synth 8-638] synthesizing module 'mac' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:647]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:465]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend' (180#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:465]
INFO: [Synth 8-256] done synthesizing module 'mac' (181#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:647]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:148]
WARNING: [Synth 8-3848] Net q1 in module/entity v_rgb2ycrcb_v7_1_delay does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay' (182#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:148]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:395]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:341]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized1' (182#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized0' (182#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:341]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized0' (182#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:395]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:148]
WARNING: [Synth 8-3848] Net q1 in module/entity v_rgb2ycrcb_v7_1_delay__parameterized0 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized0' (182#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:148]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:395]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:341]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized2' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay_sclr__parameterized2' (182#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized1' (182#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:341]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized1' (182#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:395]
INFO: [Synth 8-638] synthesizing module 'mac__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:647]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:465]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized0' (182#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:465]
INFO: [Synth 8-256] done synthesizing module 'mac__parameterized0' (182#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:647]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_round' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:531]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:465]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_get_round_addend__parameterized1' (182#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:465]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized2' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:395]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized2' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:341]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr_no__parameterized2' (182#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:341]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_radd_sub_sclr__parameterized2' (182#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:395]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_round' (183#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:531]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:148]
WARNING: [Synth 8-3848] Net q1 in module/entity v_rgb2ycrcb_v7_1_delay__parameterized1 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_delay__parameterized1' (183#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:148]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_max_sat' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:736]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_max_sat' (184#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:736]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_min_sat' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:775]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_min_sat' (185#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/GenXlib_arch.vhd:775]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycrcb_core' (186#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/rgb2ycrcb_core.vhd:188]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_axis_output_buffer' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/axis_output_buffer.vhd:152]
INFO: [Synth 8-638] synthesizing module 'v_rgb2ycrcb_v7_1_synch_fifo_fallthru' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd:2893]
INFO: [Synth 8-3936] Found unconnected internal register 'no_input_reg.read_addr_reg' and it is trimmed from '5' to '4' bits. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd:3047]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_synch_fifo_fallthru' (187#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/MemXLib_arch.vhd:2893]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb_v7_1_axis_output_buffer' (188#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/axis_output_buffer.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'rgb2ycrcb_top' (189#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/rgb2ycrcb_top.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'v_rgb2ycrcb__parameterized0' (190#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/v_rgb2ycrcb_v7_1/hdl/vhdl/v_rgb2ycrcb.vhd:277]
INFO: [Synth 8-256] done synthesizing module 'tutorial_v_rgb2ycrcb_0_0' (191#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/synth/tutorial_v_rgb2ycrcb_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'tutorial_v_tc_0_0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/synth/tutorial_v_tc_0_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_1_v_tc' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/v_tc.vhd:439]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 128 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/v_tc.vhd:656]
WARNING: [Synth 8-614] signal 'field_id_int' is read in the process but is not in the sensitivity list [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/v_tc.vhd:693]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_1_video_ctrl' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:649]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:753]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_1_axi_lite_ipif' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/axi_lite_ipif.vhd:339]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_1_slave_attachment' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/slave_attachment.vhd:329]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_1_address_decoder' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/address_decoder.vhd:274]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (192#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (192#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_1_address_decoder' (193#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/address_decoder.vhd:274]
INFO: [Synth 8-226] default block is never used [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/slave_attachment.vhd:484]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_1_slave_attachment' (194#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/slave_attachment.vhd:329]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_1_axi_lite_ipif' (195#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/axi_lite_ipif.vhd:339]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_1_video_clock_cross' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_clock_cross.vhd:129]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_clock_cross.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_1_video_clock_cross' (196#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_clock_cross.vhd:129]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_1_video_clock_cross__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_clock_cross.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_1_video_clock_cross__parameterized0' (196#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_clock_cross.vhd:129]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_1_mux_tree' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_1_mux_tree' (197#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:392]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_1_mux_tree__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:392]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_1_mux_tree__parameterized0' (197#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:392]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[0]' and it is trimmed from '32' to '30' bits. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:873]
INFO: [Synth 8-3936] Found unconnected internal register 'genr_status_regs_int_reg[3]' and it is trimmed from '32' to '16' bits. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_1_video_ctrl' (198#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:649]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_1_tc_top' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:335]
INFO: [Synth 8-638] synthesizing module 'v_tc_v6_1_tc_generator' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_generator.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_1_tc_generator' (199#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_generator.vhd:281]
WARNING: [Synth 8-3848] Net det_vblank_pol in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:391]
WARNING: [Synth 8-3848] Net det_hblank_pol in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:390]
WARNING: [Synth 8-3848] Net det_vsync_pol in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:389]
WARNING: [Synth 8-3848] Net det_hsync_pol in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:388]
WARNING: [Synth 8-3848] Net det_active_video_pol in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:393]
WARNING: [Synth 8-3848] Net det_active_chroma_pol in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:394]
WARNING: [Synth 8-3848] Net det_field_id_pol in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:392]
WARNING: [Synth 8-3848] Net det_chroma_skip_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:373]
WARNING: [Synth 8-3848] Net det_interlace in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:245]
WARNING: [Synth 8-3848] Net hsync_lock_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:398]
WARNING: [Synth 8-3848] Net hblank_lock_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:399]
WARNING: [Synth 8-3848] Net vsync_lock_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:400]
WARNING: [Synth 8-3848] Net vblank_lock_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:401]
WARNING: [Synth 8-3848] Net field_id_lock_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:402]
WARNING: [Synth 8-3848] Net active_video_lock_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:403]
WARNING: [Synth 8-3848] Net active_chroma_lock_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:404]
WARNING: [Synth 8-3848] Net det_fsync in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:396]
WARNING: [Synth 8-3848] Net det_htotal_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:343]
WARNING: [Synth 8-3848] Net det_hfp_start_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:344]
WARNING: [Synth 8-3848] Net det_hsync_start_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:345]
WARNING: [Synth 8-3848] Net det_hbp_start_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:346]
WARNING: [Synth 8-3848] Net det_hactive_start_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:347]
WARNING: [Synth 8-3848] Net det_v0total_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:349]
WARNING: [Synth 8-3848] Net det_v0fp_start_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:350]
WARNING: [Synth 8-3848] Net det_v0sync_start_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:351]
WARNING: [Synth 8-3848] Net det_v0bp_start_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:352]
WARNING: [Synth 8-3848] Net det_v0active_start_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:353]
WARNING: [Synth 8-3848] Net det_v0chroma_start_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:354]
WARNING: [Synth 8-3848] Net det_v1total_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:356]
WARNING: [Synth 8-3848] Net det_v1fp_start_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:357]
WARNING: [Synth 8-3848] Net det_v1sync_start_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:358]
WARNING: [Synth 8-3848] Net det_v1bp_start_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:359]
WARNING: [Synth 8-3848] Net det_v1active_start_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:360]
WARNING: [Synth 8-3848] Net det_v1chroma_start_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:361]
WARNING: [Synth 8-3848] Net det_v0fp_start_hori_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:363]
WARNING: [Synth 8-3848] Net det_v0sync_start_hori_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:364]
WARNING: [Synth 8-3848] Net det_v0bp_start_hori_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:365]
WARNING: [Synth 8-3848] Net det_v0active_start_hori_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:366]
WARNING: [Synth 8-3848] Net det_v1fp_start_hori_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:368]
WARNING: [Synth 8-3848] Net det_v1sync_start_hori_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:369]
WARNING: [Synth 8-3848] Net det_v1bp_start_hori_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:370]
WARNING: [Synth 8-3848] Net det_v1active_start_hori_int in module/entity v_tc_v6_1_tc_top does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:371]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_1_tc_top' (200#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:335]
INFO: [Synth 8-256] done synthesizing module 'v_tc_v6_1_v_tc' (201#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/v_tc.vhd:439]
INFO: [Synth 8-256] done synthesizing module 'tutorial_v_tc_0_0' (202#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/synth/tutorial_v_tc_0_0.vhd:96]
WARNING: [Synth 8-350] instance 'v_tc_0' of module 'tutorial_v_tc_0_0' requires 32 connections, but only 30 given [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:2694]
INFO: [Synth 8-638] synthesizing module 'tutorial_vcc_1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_vcc_1/synth/tutorial_vcc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_gnd_0/work/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant__parameterized0' (202#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_gnd_0/work/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'tutorial_vcc_1' (203#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_vcc_1/synth/tutorial_vcc_1.v:57]
INFO: [Synth 8-638] synthesizing module 'tutorial_zed_hdmi_out_0_0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/synth/tutorial_zed_hdmi_out_0_0.vhd:77]
INFO: [Synth 8-638] synthesizing module 'zed_hdmi_out__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:84]
INFO: [Synth 8-4472] Detected and applied attribute iob = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:113]
INFO: [Synth 8-4472] Detected and applied attribute iob = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:114]
INFO: [Synth 8-4472] Detected and applied attribute iob = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:115]
INFO: [Synth 8-4472] Detected and applied attribute iob = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:116]
INFO: [Synth 8-4472] Detected and applied attribute iob = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:117]
INFO: [Synth 8-4472] Detected and applied attribute iob = TRUE [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:118]
INFO: [Synth 8-113] binding component instance 'ODDR_hdmi_clk_o' to cell 'ODDR' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:258]
INFO: [Synth 8-113] binding component instance 'ODDR_hdmi_clk_t' to cell 'ODDR' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:272]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_spdif' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:294]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_video' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:302]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_vsync' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:310]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_hsync' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:317]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_de' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:324]
INFO: [Synth 8-113] binding component instance 'OBUFT_hdmio_clk' to cell 'OBUFT' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:331]
INFO: [Synth 8-4471] merging register 'hdmi_vsync_t_reg' into 'hdmi_spdif_t_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:182]
INFO: [Synth 8-4471] merging register 'hdmi_hsync_t_reg' into 'hdmi_spdif_t_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:183]
INFO: [Synth 8-4471] merging register 'hdmi_de_t_reg' into 'hdmi_spdif_t_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'zed_hdmi_out__parameterized0' (204#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/work/hdl/vhdl/zed_hdmi_out.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'tutorial_zed_hdmi_out_0_0' (205#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_zed_hdmi_out_0_0/synth/tutorial_zed_hdmi_out_0_0.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'zed_hdmi_display_imp_1J8Q7B1' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:2250]
INFO: [Synth 8-638] synthesizing module 'tutorial_axi_iic_0_0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/synth/tutorial_axi_iic_0_0.vhd:91]
INFO: [Synth 8-638] synthesizing module 'axi_iic__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:216]
INFO: [Synth 8-638] synthesizing module 'iic' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/iic.vhd:222]
INFO: [Synth 8-638] synthesizing module 'axi_ipif_ssp1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/axi_ipif_ssp1.vhd:213]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v2_0_axi_lite_ipif' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/axi_lite_ipif.vhd:253]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v2_0_slave_attachment' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd:243]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif_v2_0_address_decoder' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/address_decoder.vhd:188]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized21' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized21' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized22' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized22' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized23' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized23' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized24' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized24' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized25' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized25' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized26' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized26' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized27' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized27' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized28' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized28' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized29' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized29' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized30' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized30' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized31' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized31' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized32' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized32' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized33' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized33' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized34' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized34' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized35' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized35' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized36' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized36' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized37' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized37' (206#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v2_0_address_decoder' (207#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/address_decoder.vhd:188]
INFO: [Synth 8-226] default block is never used [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v2_0_slave_attachment' (208#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/slave_attachment.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif_v2_0_axi_lite_ipif' (209#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_lite_ipif_v2_0/hdl/src/vhdl/axi_lite_ipif.vhd:253]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/interrupt_control_v3_0/hdl/src/vhdl/interrupt_control.vhd:260]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (210#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/interrupt_control_v3_0/hdl/src/vhdl/interrupt_control.vhd:260]
INFO: [Synth 8-638] synthesizing module 'soft_reset' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd:144]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd:275]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd:275]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd:275]
INFO: [Synth 8-113] binding component instance 'RST_FLOPS' to cell 'FDRSE' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd:275]
INFO: [Synth 8-113] binding component instance 'FF_WRACK' to cell 'FDRSE' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd:298]
INFO: [Synth 8-256] done synthesizing module 'soft_reset' (211#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/soft_reset.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'axi_ipif_ssp1' (212#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/axi_ipif_ssp1.vhd:213]
INFO: [Synth 8-638] synthesizing module 'reg_interface' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/reg_interface.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'reg_interface' (213#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/reg_interface.vhd:271]
INFO: [Synth 8-638] synthesizing module 'filter' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:134]
INFO: [Synth 8-63] RTL assertion: "axi_iic configured for SCL inertial delay of 0 clocks." [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:158]
INFO: [Synth 8-638] synthesizing module 'debounce' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/debounce.vhd:141]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (213#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'debounce' (214#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/debounce.vhd:141]
INFO: [Synth 8-63] RTL assertion: "axi_iic configured for SDA inertial delay of 0 clocks." [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'filter' (215#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/filter.vhd:134]
INFO: [Synth 8-638] synthesizing module 'iic_control' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/iic_control.vhd:216]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_upcnt_n' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_upcnt_n' (216#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-638] synthesizing module 'shift8' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/shift8.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'shift8' (217#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/shift8.vhd:124]
INFO: [Synth 8-638] synthesizing module 'axi_iic_v2_0_upcnt_n__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_iic_v2_0_upcnt_n__parameterized0' (217#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/upcnt_n.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'iic_control' (218#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/iic_control.vhd:216]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd:135]
INFO: [Synth 8-638] synthesizing module 'FDR' [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:3325]
INFO: [Synth 8-256] done synthesizing module 'FDR' (219#1) [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:3325]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:3338]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (220#1) [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:3338]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34800]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (221#1) [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:34800]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (222#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd:135]
INFO: [Synth 8-638] synthesizing module 'dynamic_master' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/dynamic_master.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'dynamic_master' (223#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/dynamic_master.vhd:146]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO__parameterized0' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd:135]
INFO: [Synth 8-113] binding component instance 'Data_Exists_DFF' to cell 'FDR' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO__parameterized0' (223#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/srl_fifo.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'iic' (224#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/iic.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'axi_iic__parameterized0' (225#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/axi_iic_v2_0/hdl/src/vhdl/axi_iic.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'tutorial_axi_iic_0_0' (226#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/synth/tutorial_axi_iic_0_0.vhd:91]
WARNING: [Synth 8-350] instance 'zed_hdmi_iic_0' of module 'tutorial_axi_iic_0_0' requires 27 connections, but only 25 given [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:1370]
INFO: [Synth 8-256] done synthesizing module 'tutorial' (227#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial.v:864]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:13241]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (228#1) [/opt/Xilinx/Vivado/2013.4/scripts/rt/data/unisim_comp.v:13241]
INFO: [Synth 8-256] done synthesizing module 'tutorial_wrapper' (229#1) [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/hdl/tutorial_wrapper.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:44 ; elapsed = 00:05:53 . Memory (MB): peak = 1140.109 ; gain = 530.000
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[71] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[70] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[69] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[68] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[67] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[62] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[61] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[60] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[59] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[53] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[52] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[51] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[50] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[44] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[43] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[42] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[41] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[34] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[33] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[32] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[26] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[25] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[24] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[23] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[16] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[15] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[14] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[7] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[6] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[5] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[71] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[70] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[69] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[68] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[67] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[62] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[61] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[60] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[59] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[53] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[52] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[51] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[50] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[44] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[43] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[42] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[41] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[34] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[33] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[32] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[26] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[25] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[24] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[23] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[16] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[15] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[14] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[7] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[6] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[5] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/blk_mem_gen_v8_1/blk_mem_gen_prim_width.vhd:1049]
INFO: [Synth 8-3295] tying undriven pin \gextw[5].gnll_fifo.inst_extd :DIN[8] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[5].gnll_fifo.inst_extd :DIN[7] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[5].gnll_fifo.inst_extd :DIN[6] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[5].gnll_fifo.inst_extd :DIN[5] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[5].gnll_fifo.inst_extd :DIN[4] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[5].gnll_fifo.inst_extd :DIN[3] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[5].gnll_fifo.inst_extd :DIN[2] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \v7_bi_fifo.fblk :INT_CLK to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/fifo_generator_v11_0/builtin/fifo_generator_v11_0_builtin.vhd:562]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[11] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[10] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[9] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[8] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[7] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[6] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[5] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[4] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[3] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[2] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[1] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_htotal[0] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[11] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[10] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[9] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[8] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[7] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[6] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[5] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[4] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[3] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[2] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[1] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hfp_start[0] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hsync_start[11] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Synth 8-3295] tying undriven pin \GEN_GENERATOR.U_TC_GEN :det_hsync_start[10] to constant 0 [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_top.vhd:1173]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.4/data/./parts/xilinx/zynq/IOStandards.xml
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'tutorial_i/clk_wiz_0/inst/clkin1_ibufg' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0_clk_wiz.v:76]

Processing XDC Constraints
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0.xdc] for cell 'tutorial_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0.xdc] for cell 'tutorial_i/processing_system7_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/tutorial_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/.Xil/tutorial_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/.Xil/tutorial_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/tutorial_axi_iic_0_0_board.xdc] for cell 'tutorial_i/zed_hdmi_iic_0/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/tutorial_axi_iic_0_0_board.xdc] for cell 'tutorial_i/zed_hdmi_iic_0/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0.xdc] for cell 'tutorial_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0.xdc] for cell 'tutorial_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0_board.xdc] for cell 'tutorial_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/tutorial_rst_processing_system7_0_100M_0_board.xdc] for cell 'tutorial_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0.xdc] for cell 'tutorial_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0.xdc] for cell 'tutorial_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/.Xil/tutorial_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/.Xil/tutorial_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0_board.xdc] for cell 'tutorial_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_clk_wiz_0_0/tutorial_clk_wiz_0_0_board.xdc] for cell 'tutorial_i/clk_wiz_0/inst'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/tutorial_axi_vdma_0_0.xdc] for cell 'tutorial_i/zed_hdmi_display/axi_vdma_0/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/tutorial_axi_vdma_0_0.xdc] for cell 'tutorial_i/zed_hdmi_display/axi_vdma_0/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_proc_sys_reset_1/tutorial_proc_sys_reset_1.xdc] for cell 'tutorial_i/zed_hdmi_display/proc_sys_reset/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_proc_sys_reset_1/tutorial_proc_sys_reset_1.xdc] for cell 'tutorial_i/zed_hdmi_display/proc_sys_reset/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_proc_sys_reset_1/tutorial_proc_sys_reset_1_board.xdc] for cell 'tutorial_i/zed_hdmi_display/proc_sys_reset/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_proc_sys_reset_1/tutorial_proc_sys_reset_1_board.xdc] for cell 'tutorial_i/zed_hdmi_display/proc_sys_reset/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc]
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/.Xil/tutorial_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/.Xil/tutorial_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/.Xil/tutorial_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/.Xil/tutorial_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/tutorial_axi_vdma_0_0_clocks.xdc] for cell 'tutorial_i/zed_hdmi_display/axi_vdma_0/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/tutorial_axi_vdma_0_0_clocks.xdc] for cell 'tutorial_i/zed_hdmi_display/axi_vdma_0/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/tutorial_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/tutorial_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'tutorial_i/zed_hdmi_display/v_axi4s_vid_out_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_axi4s_vid_out_0_0/tutorial_v_axi4s_vid_out_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/.Xil/tutorial_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/.Xil/tutorial_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/tutorial_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'tutorial_i/zed_hdmi_display/v_rgb2ycrcb_0/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_rgb2ycrcb_0_0/tutorial_v_rgb2ycrcb_0_0_clocks.xdc] for cell 'tutorial_i/zed_hdmi_display/v_rgb2ycrcb_0/U0'
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/tutorial_v_tc_0_0_clocks.xdc] for cell 'tutorial_i/zed_hdmi_display/v_tc_0/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/tutorial_v_tc_0_0_clocks.xdc] for cell 'tutorial_i/zed_hdmi_display/v_tc_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/tutorial_v_tc_0_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/.Xil/tutorial_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/.Xil/tutorial_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/tutorial_v_cresample_1_1_clocks.xdc] for cell 'tutorial_i/zed_hdmi_display/v_cresample_1/U0'
Finished Parsing XDC File [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_cresample_1_1/tutorial_v_cresample_1_1_clocks.xdc] for cell 'tutorial_i/zed_hdmi_display/v_cresample_1/U0'
Completed Processing XDC Constraints

INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 55 instances were transformed.
  FDR => FDRE: 3 instances
  FDRSE => FDRSE (LUT4, FDRE, VCC): 5 instances
  FDS => FDSE: 15 instances
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  MUXCY_L => MUXCY: 27 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances
  SRL16 => SRL16E: 2 instances


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 61).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 64).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 67).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 72).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 75).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 83).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 91).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 101).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 111).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 116).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 121).
Applied set_property DONT_TOUCH = true. (constraint file  /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.runs/synth_1/dont_touch.xdc, line 128).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:06:14 ; elapsed = 00:06:24 . Memory (MB): peak = 1317.699 ; gain = 707.590
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:06:14 ; elapsed = 00:06:24 . Memory (MB): peak = 1317.699 ; gain = 707.590
---------------------------------------------------------------------------------

INFO: [Synth 8-4471] merging register 'gen_axilite.s_axi_wready_i_reg' into 'gen_axilite.s_axi_awready_i_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_crossbar_v2_1/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:136]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_rst_processing_system7_0_100M_0/proc_sys_reset_v5_0/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-4471] merging register 'sig_coelsc_cmd_cmplt_reg_reg' into 'sig_coelsc_reg_full_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:631]
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[51].GEN_MUX_REG.data_out_reg_reg[51][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:468]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[52].GEN_MUX_REG.data_out_reg_reg[52][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:468]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[53].GEN_MUX_REG.data_out_reg_reg[53][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:468]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[54].GEN_MUX_REG.data_out_reg_reg[54][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:468]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[55].GEN_MUX_REG.data_out_reg_reg[55][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:468]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[56].GEN_MUX_REG.data_out_reg_reg[56][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:468]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[57].GEN_MUX_REG.data_out_reg_reg[57][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:468]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[58].GEN_MUX_REG.data_out_reg_reg[58][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:468]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[59].GEN_MUX_REG.data_out_reg_reg[59][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:468]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[60].GEN_MUX_REG.data_out_reg_reg[60][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:468]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[61].GEN_MUX_REG.data_out_reg_reg[61][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:468]
INFO: [Synth 8-4471] merging register 'GEN_TREE.GEN_BRANCH[62].GEN_MUX_REG.data_out_reg_reg[62][31:0]' into 'GEN_TREE.GEN_BRANCH[50].GEN_MUX_REG.data_out_reg_reg[50][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:468]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[0][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:1137]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[1][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:1137]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[2][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:1137]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[3][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:1137]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[4][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:1137]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[5][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:1137]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[6][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:1137]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[7][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:1137]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[8][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:1137]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[9][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:1137]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[10][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:1137]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[11][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:1137]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[12][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:1137]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[13][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:1137]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[14][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:1137]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[15][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:1137]
INFO: [Synth 8-4471] merging register 'AXI4_LITE_INTERFACE.time_control_regs_int_reg[17][31:0]' into 'AXI4_LITE_INTERFACE.genr_control_regs_int_reg[4][31:0]' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/video_ctrl.vhd:1137]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_generator.vhd:511]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/tc_generator.vhd:522]
INFO: [Synth 8-802] inferred FSM for state register 'scl_state_reg' in module 'iic_control'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'iic_control'
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:210]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:211]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:227]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:241]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:242]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:256]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1033]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1034]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1037]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1035]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1036]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1042]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1043]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1046]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1044]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1045]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1055]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_3_processing_system7 does not have driver. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:1054]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'one-hot' in module 'axi_vdma_sm'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'iic_control'
INFO: [Synth 8-3354] encoded FSM with state register 'scl_state_reg' using encoding 'one-hot' in module 'iic_control'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:06:36 ; elapsed = 00:06:46 . Memory (MB): peak = 1325.707 ; gain = 715.598
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[25] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[24] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[23] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[22] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[21] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[20] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[19] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[18] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[17] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[16] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[15] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[14] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[13] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[12] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[11] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[10] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[9] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[8] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[7] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[6] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[5] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[4] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[3] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[2] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[1] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\mem1/GenerateDoutWriteFirstA.t_qa_reg[0] ) is unused and will be removed from module v_rgb2ycrcb_v7_1_synch_fifo.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[65] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[64] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[63] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[62] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[48] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[43] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[42] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[41] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[40] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[37] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[65] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[64] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[63] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[62] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37] ) is unused and will be removed from module tutorial_auto_pc_11.
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[49] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[48] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[43] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[42] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[41] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[40] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[37] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[49] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[48] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[43] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[42] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[41] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[40] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[37] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[65] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[64] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[63] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[62] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[49] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[48] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[43] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[42] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[41] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[40] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[37] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[65] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[64] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[63] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[62] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Synth 8-3332] Sequential element (\inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[49] ) is unused and will be removed from module tutorial_auto_pc_11.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_xbar_2/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-4471] merging register 'GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg' into 'GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_iic_0_0/proc_common_v4_0/hdl/src/vhdl/cdc_sync.vhd:288]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:245]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:246]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:245]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:245]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:245]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:246]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_rd_xfer_cmplt_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_last_mmap_dbeat_reg_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_rddata_cntl.vhd:713]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_mmap_reset_reg_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:245]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:246]
INFO: [Synth 8-4471] merging register 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg2_reg' into 'GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_reg2_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_datamover_v5_1/hdl/src/vhdl/axi_datamover_fifo.vhd:246]
INFO: [Synth 8-4471] merging register 'MASTER_MODE_FRAME_CNT.valid_frame_sync_reg' into 'VIDEO_GENLOCK_I/GENLOCK_FOR_MASTER.mstrfrm_tstsync_d1_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd:1659]
INFO: [Synth 8-4471] merging register 'MASTER_MODE_FRAME_CNT.tstvect_fsync_d1_reg' into 'I_SM/frame_sync_d1_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd:1718]
INFO: [Synth 8-4471] merging register 'MASTER_MODE_FRAME_CNT.tstvect_fsync_d2_reg' into 'I_SM/frame_sync_d2_reg' [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_axi_vdma_0_0/axi_vdma_v6_1/hdl/src/vhdl/axi_vdma_mngr.vhd:1719]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_v0chroma_start_reg' and it is trimmed from '12' to '1' bits. [/home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/sources_1/bd/tutorial/ip/tutorial_v_tc_0_0/v_tc_v6_1/hdl/vhdl/v_tc.vhd:897]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:06:41 ; elapsed = 00:06:51 . Memory (MB): peak = 1326.711 ; gain = 716.602
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:06:56 ; elapsed = 00:07:06 . Memory (MB): peak = 1394.797 ; gain = 784.688
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
incorrect set of required parameters for "create_generated_clock" at line 101 of file /home/xyin/Embedded_System_Lab/Lab2_2/Lab2_2.srcs/constrs_1/imports/constraints/zedboard_hdmi_display.xdc
---------------------------------------------------------------------
Usage:
  create_generated_clock
    [-help]
    [-name <String>]
    [-source <List>]
    [-edges <List>]
    [-divide_by <Int>]
    [-multiply_by <Int>]
    [-edge_shift <List>]
    [-duty_cycle <Float>]
    [-invert]
    port_pin_list
    [-add]
    [-master_clock <List>]
    [-combinational]
    [{>|>>} <stdoutFile>]
---------------------------------------------------------------------
INFO: Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:07:03 ; elapsed = 00:07:13 . Memory (MB): peak = 1568.797 ; gain = 958.688
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:07:06 ; elapsed = 00:07:16 . Memory (MB): peak = 1584.805 ; gain = 974.695
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \out_coupler_i/bridge_async_fifo_2_i/fifo_ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:18 ; elapsed = 00:07:29 . Memory (MB): peak = 1609.500 ; gain = 999.391
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
design tutorial_auto_pc_11 has 4 max_fanout violations cannot be satisfied
INFO: [Synth 8-4163] Replicating register \U0/hdmi_de_o_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_hsync_o_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_vsync_o_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[11]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[12]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[13]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[14]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_video_o_reg[15]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \U0/hdmi_spdif_o_reg  to handle IOB=TRUE attribute

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:21 ; elapsed = 00:07:32 . Memory (MB): peak = 1609.500 ; gain = 999.391
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:21 ; elapsed = 00:07:32 . Memory (MB): peak = 1609.500 ; gain = 999.391
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:23 ; elapsed = 00:07:33 . Memory (MB): peak = 1609.500 ; gain = 999.391
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     5|
|3     |CARRY4     |   185|
|4     |DSP48E1_1  |     3|
|5     |DSP48E1_2  |     1|
|6     |FIFO36E1_1 |     5|
|7     |GND        |     3|
|8     |LUT1       |   467|
|9     |LUT2       |   732|
|10    |LUT3       |   945|
|11    |LUT4       |  1246|
|12    |LUT5       |   821|
|13    |LUT6       |  1420|
|14    |MMCME2_ADV |     1|
|15    |MUXCY_L    |    19|
|16    |MUXF7      |   144|
|17    |ODDR_1     |     2|
|18    |PS7        |     1|
|19    |RAM32M     |    18|
|20    |RAM32X1D   |     1|
|21    |RAM64X1S   |     1|
|22    |RAMB18E1_1 |     1|
|23    |RAMB36E1_1 |     1|
|24    |RAMB36E1_2 |     1|
|25    |SRL16      |     2|
|26    |SRL16E     |   115|
|27    |SRLC16E    |   136|
|28    |SRLC32E    |    47|
|29    |VCC        |     2|
|30    |XORCY      |    27|
|31    |FDCE       |    22|
|32    |FDPE       |    12|
|33    |FDR        |     3|
|34    |FDRE       |  6176|
|35    |FDS        |    15|
|36    |FDSE       |   210|
|37    |IBUF       |     1|
|38    |IOBUF      |     2|
|39    |OBUFT      |    21|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:23 ; elapsed = 00:07:34 . Memory (MB): peak = 1609.500 ; gain = 999.391
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 91 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:07:23 ; elapsed = 00:07:34 . Memory (MB): peak = 1609.500 ; gain = 999.391
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. tutorial_i/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 186 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances
  FDR => FDRE: 3 instances
  FDS => FDSE: 15 instances
  IOBUF => IOBUF (OBUFT, IBUF): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 18 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 1 instances
  SRL16 => SRL16E: 2 instances
  SRLC16E => SRL16E: 136 instances

INFO: [Common 17-83] Releasing license: Synthesis
1252 Infos, 220 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:34 ; elapsed = 00:07:43 . Memory (MB): peak = 1934.984 ; gain = 1170.035
# write_checkpoint tutorial_wrapper.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file tutorial_wrapper_utilization_synth.rpt -pb tutorial_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:01 . Memory (MB): peak = 1934.988 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 30 20:22:15 2018...
