#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd90a6d20 .scope module, "DRAM_tb" "DRAM_tb" 2 1;
 .timescale 0 0;
v0x7fffd90bd030_0 .var "Write_ReadCOMP", 0 0;
v0x7fffd90bd0f0_0 .var "address", 1 0;
v0x7fffd90bd1c0_0 .var "clk", 0 0;
v0x7fffd90bd2c0_0 .var "dataIN", 71 0;
v0x7fffd90bd390_0 .net "dataOUT", 71 0, v0x7fffd90bceb0_0;  1 drivers
S_0x7fffd90a6ea0 .scope module, "u_DRAM" "DRAM" 2 8, 3 1 0, S_0x7fffd90a6d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 2 "address"
    .port_info 2 /INPUT 72 "dataIN"
    .port_info 3 /OUTPUT 72 "dataOUT"
    .port_info 4 /INPUT 1 "Write_ReadCOMP"
v0x7fffd90a7090 .array "DRAM", 0 3, 71 0;
v0x7fffd90aa6a0_0 .net "Write_ReadCOMP", 0 0, v0x7fffd90bd030_0;  1 drivers
v0x7fffd90bcbd0_0 .net "address", 1 0, v0x7fffd90bd0f0_0;  1 drivers
v0x7fffd90bccc0_0 .net "clk", 0 0, v0x7fffd90bd1c0_0;  1 drivers
v0x7fffd90bcd80_0 .net "dataIN", 71 0, v0x7fffd90bd2c0_0;  1 drivers
v0x7fffd90bceb0_0 .var "dataOUT", 71 0;
E_0x7fffd90ab010 .event posedge, v0x7fffd90bccc0_0;
    .scope S_0x7fffd90a6ea0;
T_0 ;
    %wait E_0x7fffd90ab010;
    %load/vec4 v0x7fffd90aa6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fffd90bcd80_0;
    %load/vec4 v0x7fffd90bcbd0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd90a7090, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffd90aa6a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fffd90bcbd0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7fffd90a7090, 4;
    %assign/vec4 v0x7fffd90bceb0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffd90a6d20;
T_1 ;
    %load/vec4 v0x7fffd90bd1c0_0;
    %inv;
    %store/vec4 v0x7fffd90bd1c0_0, 0, 1;
    %delay 5, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffd90a6d20;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd90bd1c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fffd90bd0f0_0, 0, 2;
    %pushi/vec4 12, 0, 72;
    %store/vec4 v0x7fffd90bd2c0_0, 0, 72;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd90bd030_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fffd90bd0f0_0, 0, 2;
    %pushi/vec4 23, 0, 72;
    %store/vec4 v0x7fffd90bd2c0_0, 0, 72;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd90bd030_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd90bd030_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 34 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffd90a6d20;
T_3 ;
    %vpi_call 2 38 "$dumpfile", "temp/dram.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffd90a6d20 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/DRAM_4x72/tb/dram_tb.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/DRAM_4x72/src/dram.v";
