
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//df_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401bb0 <.init>:
  401bb0:	stp	x29, x30, [sp, #-16]!
  401bb4:	mov	x29, sp
  401bb8:	bl	4021b0 <__fxstatat@plt+0x60>
  401bbc:	ldp	x29, x30, [sp], #16
  401bc0:	ret

Disassembly of section .plt:

0000000000401bd0 <mbrtowc@plt-0x20>:
  401bd0:	stp	x16, x30, [sp, #-16]!
  401bd4:	adrp	x16, 41f000 <__fxstatat@plt+0x1ceb0>
  401bd8:	ldr	x17, [x16, #4088]
  401bdc:	add	x16, x16, #0xff8
  401be0:	br	x17
  401be4:	nop
  401be8:	nop
  401bec:	nop

0000000000401bf0 <mbrtowc@plt>:
  401bf0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401bf4:	ldr	x17, [x16]
  401bf8:	add	x16, x16, #0x0
  401bfc:	br	x17

0000000000401c00 <memcpy@plt>:
  401c00:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401c04:	ldr	x17, [x16, #8]
  401c08:	add	x16, x16, #0x8
  401c0c:	br	x17

0000000000401c10 <memmove@plt>:
  401c10:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401c14:	ldr	x17, [x16, #16]
  401c18:	add	x16, x16, #0x10
  401c1c:	br	x17

0000000000401c20 <_exit@plt>:
  401c20:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401c24:	ldr	x17, [x16, #24]
  401c28:	add	x16, x16, #0x18
  401c2c:	br	x17

0000000000401c30 <getcwd@plt>:
  401c30:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401c34:	ldr	x17, [x16, #32]
  401c38:	add	x16, x16, #0x20
  401c3c:	br	x17

0000000000401c40 <strlen@plt>:
  401c40:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401c44:	ldr	x17, [x16, #40]
  401c48:	add	x16, x16, #0x28
  401c4c:	br	x17

0000000000401c50 <__sprintf_chk@plt>:
  401c50:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401c54:	ldr	x17, [x16, #48]
  401c58:	add	x16, x16, #0x30
  401c5c:	br	x17

0000000000401c60 <mbstowcs@plt>:
  401c60:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401c64:	ldr	x17, [x16, #56]
  401c68:	add	x16, x16, #0x38
  401c6c:	br	x17

0000000000401c70 <exit@plt>:
  401c70:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401c74:	ldr	x17, [x16, #64]
  401c78:	add	x16, x16, #0x40
  401c7c:	br	x17

0000000000401c80 <error@plt>:
  401c80:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401c84:	ldr	x17, [x16, #72]
  401c88:	add	x16, x16, #0x48
  401c8c:	br	x17

0000000000401c90 <fchdir@plt>:
  401c90:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401c94:	ldr	x17, [x16, #80]
  401c98:	add	x16, x16, #0x50
  401c9c:	br	x17

0000000000401ca0 <readlink@plt>:
  401ca0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401ca4:	ldr	x17, [x16, #88]
  401ca8:	add	x16, x16, #0x58
  401cac:	br	x17

0000000000401cb0 <__cxa_atexit@plt>:
  401cb0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401cb4:	ldr	x17, [x16, #96]
  401cb8:	add	x16, x16, #0x60
  401cbc:	br	x17

0000000000401cc0 <iswcntrl@plt>:
  401cc0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401cc4:	ldr	x17, [x16, #104]
  401cc8:	add	x16, x16, #0x68
  401ccc:	br	x17

0000000000401cd0 <statfs@plt>:
  401cd0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401cd4:	ldr	x17, [x16, #112]
  401cd8:	add	x16, x16, #0x70
  401cdc:	br	x17

0000000000401ce0 <lseek@plt>:
  401ce0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401ce4:	ldr	x17, [x16, #120]
  401ce8:	add	x16, x16, #0x78
  401cec:	br	x17

0000000000401cf0 <__fpending@plt>:
  401cf0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401cf4:	ldr	x17, [x16, #128]
  401cf8:	add	x16, x16, #0x80
  401cfc:	br	x17

0000000000401d00 <localeconv@plt>:
  401d00:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401d04:	ldr	x17, [x16, #136]
  401d08:	add	x16, x16, #0x88
  401d0c:	br	x17

0000000000401d10 <fileno@plt>:
  401d10:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401d14:	ldr	x17, [x16, #144]
  401d18:	add	x16, x16, #0x90
  401d1c:	br	x17

0000000000401d20 <__memcpy_chk@plt>:
  401d20:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401d24:	ldr	x17, [x16, #152]
  401d28:	add	x16, x16, #0x98
  401d2c:	br	x17

0000000000401d30 <fclose@plt>:
  401d30:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401d34:	ldr	x17, [x16, #160]
  401d38:	add	x16, x16, #0xa0
  401d3c:	br	x17

0000000000401d40 <nl_langinfo@plt>:
  401d40:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401d44:	ldr	x17, [x16, #168]
  401d48:	add	x16, x16, #0xa8
  401d4c:	br	x17

0000000000401d50 <fopen@plt>:
  401d50:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401d54:	ldr	x17, [x16, #176]
  401d58:	add	x16, x16, #0xb0
  401d5c:	br	x17

0000000000401d60 <malloc@plt>:
  401d60:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401d64:	ldr	x17, [x16, #184]
  401d68:	add	x16, x16, #0xb8
  401d6c:	br	x17

0000000000401d70 <wcwidth@plt>:
  401d70:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401d74:	ldr	x17, [x16, #192]
  401d78:	add	x16, x16, #0xc0
  401d7c:	br	x17

0000000000401d80 <open@plt>:
  401d80:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401d84:	ldr	x17, [x16, #200]
  401d88:	add	x16, x16, #0xc8
  401d8c:	br	x17

0000000000401d90 <wcswidth@plt>:
  401d90:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401d94:	ldr	x17, [x16, #208]
  401d98:	add	x16, x16, #0xd0
  401d9c:	br	x17

0000000000401da0 <strncmp@plt>:
  401da0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401da4:	ldr	x17, [x16, #216]
  401da8:	add	x16, x16, #0xd8
  401dac:	br	x17

0000000000401db0 <bindtextdomain@plt>:
  401db0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401db4:	ldr	x17, [x16, #224]
  401db8:	add	x16, x16, #0xe0
  401dbc:	br	x17

0000000000401dc0 <__libc_start_main@plt>:
  401dc0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401dc4:	ldr	x17, [x16, #232]
  401dc8:	add	x16, x16, #0xe8
  401dcc:	br	x17

0000000000401dd0 <strverscmp@plt>:
  401dd0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401dd4:	ldr	x17, [x16, #240]
  401dd8:	add	x16, x16, #0xf0
  401ddc:	br	x17

0000000000401de0 <__printf_chk@plt>:
  401de0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401de4:	ldr	x17, [x16, #248]
  401de8:	add	x16, x16, #0xf8
  401dec:	br	x17

0000000000401df0 <memset@plt>:
  401df0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401df4:	ldr	x17, [x16, #256]
  401df8:	add	x16, x16, #0x100
  401dfc:	br	x17

0000000000401e00 <__strtoul_internal@plt>:
  401e00:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401e04:	ldr	x17, [x16, #264]
  401e08:	add	x16, x16, #0x108
  401e0c:	br	x17

0000000000401e10 <calloc@plt>:
  401e10:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401e14:	ldr	x17, [x16, #272]
  401e18:	add	x16, x16, #0x110
  401e1c:	br	x17

0000000000401e20 <setmntent@plt>:
  401e20:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401e24:	ldr	x17, [x16, #280]
  401e28:	add	x16, x16, #0x118
  401e2c:	br	x17

0000000000401e30 <endmntent@plt>:
  401e30:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401e34:	ldr	x17, [x16, #288]
  401e38:	add	x16, x16, #0x120
  401e3c:	br	x17

0000000000401e40 <bcmp@plt>:
  401e40:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401e44:	ldr	x17, [x16, #296]
  401e48:	add	x16, x16, #0x128
  401e4c:	br	x17

0000000000401e50 <realloc@plt>:
  401e50:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401e54:	ldr	x17, [x16, #304]
  401e58:	add	x16, x16, #0x130
  401e5c:	br	x17

0000000000401e60 <strdup@plt>:
  401e60:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401e64:	ldr	x17, [x16, #312]
  401e68:	add	x16, x16, #0x138
  401e6c:	br	x17

0000000000401e70 <close@plt>:
  401e70:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401e74:	ldr	x17, [x16, #320]
  401e78:	add	x16, x16, #0x140
  401e7c:	br	x17

0000000000401e80 <strrchr@plt>:
  401e80:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401e84:	ldr	x17, [x16, #328]
  401e88:	add	x16, x16, #0x148
  401e8c:	br	x17

0000000000401e90 <__gmon_start__@plt>:
  401e90:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401e94:	ldr	x17, [x16, #336]
  401e98:	add	x16, x16, #0x150
  401e9c:	br	x17

0000000000401ea0 <abort@plt>:
  401ea0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401ea4:	ldr	x17, [x16, #344]
  401ea8:	add	x16, x16, #0x158
  401eac:	br	x17

0000000000401eb0 <statvfs@plt>:
  401eb0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401eb4:	ldr	x17, [x16, #352]
  401eb8:	add	x16, x16, #0x160
  401ebc:	br	x17

0000000000401ec0 <mbsinit@plt>:
  401ec0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401ec4:	ldr	x17, [x16, #360]
  401ec8:	add	x16, x16, #0x168
  401ecc:	br	x17

0000000000401ed0 <__overflow@plt>:
  401ed0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401ed4:	ldr	x17, [x16, #368]
  401ed8:	add	x16, x16, #0x170
  401edc:	br	x17

0000000000401ee0 <canonicalize_file_name@plt>:
  401ee0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401ee4:	ldr	x17, [x16, #376]
  401ee8:	add	x16, x16, #0x178
  401eec:	br	x17

0000000000401ef0 <textdomain@plt>:
  401ef0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401ef4:	ldr	x17, [x16, #384]
  401ef8:	add	x16, x16, #0x180
  401efc:	br	x17

0000000000401f00 <__asprintf_chk@plt>:
  401f00:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401f04:	ldr	x17, [x16, #392]
  401f08:	add	x16, x16, #0x188
  401f0c:	br	x17

0000000000401f10 <getopt_long@plt>:
  401f10:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401f14:	ldr	x17, [x16, #400]
  401f18:	add	x16, x16, #0x190
  401f1c:	br	x17

0000000000401f20 <__fprintf_chk@plt>:
  401f20:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401f24:	ldr	x17, [x16, #408]
  401f28:	add	x16, x16, #0x198
  401f2c:	br	x17

0000000000401f30 <strcmp@plt>:
  401f30:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401f34:	ldr	x17, [x16, #416]
  401f38:	add	x16, x16, #0x1a0
  401f3c:	br	x17

0000000000401f40 <__ctype_b_loc@plt>:
  401f40:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401f44:	ldr	x17, [x16, #424]
  401f48:	add	x16, x16, #0x1a8
  401f4c:	br	x17

0000000000401f50 <fseeko@plt>:
  401f50:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401f54:	ldr	x17, [x16, #432]
  401f58:	add	x16, x16, #0x1b0
  401f5c:	br	x17

0000000000401f60 <chdir@plt>:
  401f60:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401f64:	ldr	x17, [x16, #440]
  401f68:	add	x16, x16, #0x1b8
  401f6c:	br	x17

0000000000401f70 <free@plt>:
  401f70:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401f74:	ldr	x17, [x16, #448]
  401f78:	add	x16, x16, #0x1c0
  401f7c:	br	x17

0000000000401f80 <sync@plt>:
  401f80:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401f84:	ldr	x17, [x16, #456]
  401f88:	add	x16, x16, #0x1c8
  401f8c:	br	x17

0000000000401f90 <__ctype_get_mb_cur_max@plt>:
  401f90:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401f94:	ldr	x17, [x16, #464]
  401f98:	add	x16, x16, #0x1d0
  401f9c:	br	x17

0000000000401fa0 <hasmntopt@plt>:
  401fa0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401fa4:	ldr	x17, [x16, #472]
  401fa8:	add	x16, x16, #0x1d8
  401fac:	br	x17

0000000000401fb0 <strspn@plt>:
  401fb0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401fb4:	ldr	x17, [x16, #480]
  401fb8:	add	x16, x16, #0x1e0
  401fbc:	br	x17

0000000000401fc0 <strchr@plt>:
  401fc0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401fc4:	ldr	x17, [x16, #488]
  401fc8:	add	x16, x16, #0x1e8
  401fcc:	br	x17

0000000000401fd0 <memrchr@plt>:
  401fd0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401fd4:	ldr	x17, [x16, #496]
  401fd8:	add	x16, x16, #0x1f0
  401fdc:	br	x17

0000000000401fe0 <fwrite@plt>:
  401fe0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401fe4:	ldr	x17, [x16, #504]
  401fe8:	add	x16, x16, #0x1f8
  401fec:	br	x17

0000000000401ff0 <fcntl@plt>:
  401ff0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  401ff4:	ldr	x17, [x16, #512]
  401ff8:	add	x16, x16, #0x200
  401ffc:	br	x17

0000000000402000 <fflush@plt>:
  402000:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402004:	ldr	x17, [x16, #520]
  402008:	add	x16, x16, #0x208
  40200c:	br	x17

0000000000402010 <__lxstat@plt>:
  402010:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402014:	ldr	x17, [x16, #528]
  402018:	add	x16, x16, #0x210
  40201c:	br	x17

0000000000402020 <memchr@plt>:
  402020:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402024:	ldr	x17, [x16, #536]
  402028:	add	x16, x16, #0x218
  40202c:	br	x17

0000000000402030 <isatty@plt>:
  402030:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402034:	ldr	x17, [x16, #544]
  402038:	add	x16, x16, #0x220
  40203c:	br	x17

0000000000402040 <wcstombs@plt>:
  402040:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402044:	ldr	x17, [x16, #552]
  402048:	add	x16, x16, #0x228
  40204c:	br	x17

0000000000402050 <__mempcpy_chk@plt>:
  402050:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402054:	ldr	x17, [x16, #560]
  402058:	add	x16, x16, #0x230
  40205c:	br	x17

0000000000402060 <strstr@plt>:
  402060:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402064:	ldr	x17, [x16, #568]
  402068:	add	x16, x16, #0x238
  40206c:	br	x17

0000000000402070 <dcgettext@plt>:
  402070:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402074:	ldr	x17, [x16, #576]
  402078:	add	x16, x16, #0x240
  40207c:	br	x17

0000000000402080 <__isoc99_sscanf@plt>:
  402080:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402084:	ldr	x17, [x16, #584]
  402088:	add	x16, x16, #0x248
  40208c:	br	x17

0000000000402090 <fputs_unlocked@plt>:
  402090:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402094:	ldr	x17, [x16, #592]
  402098:	add	x16, x16, #0x250
  40209c:	br	x17

00000000004020a0 <__freading@plt>:
  4020a0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  4020a4:	ldr	x17, [x16, #600]
  4020a8:	add	x16, x16, #0x258
  4020ac:	br	x17

00000000004020b0 <getmntent@plt>:
  4020b0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  4020b4:	ldr	x17, [x16, #608]
  4020b8:	add	x16, x16, #0x260
  4020bc:	br	x17

00000000004020c0 <iswprint@plt>:
  4020c0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  4020c4:	ldr	x17, [x16, #616]
  4020c8:	add	x16, x16, #0x268
  4020cc:	br	x17

00000000004020d0 <openat@plt>:
  4020d0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  4020d4:	ldr	x17, [x16, #624]
  4020d8:	add	x16, x16, #0x270
  4020dc:	br	x17

00000000004020e0 <__assert_fail@plt>:
  4020e0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  4020e4:	ldr	x17, [x16, #632]
  4020e8:	add	x16, x16, #0x278
  4020ec:	br	x17

00000000004020f0 <__errno_location@plt>:
  4020f0:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  4020f4:	ldr	x17, [x16, #640]
  4020f8:	add	x16, x16, #0x280
  4020fc:	br	x17

0000000000402100 <uname@plt>:
  402100:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402104:	ldr	x17, [x16, #648]
  402108:	add	x16, x16, #0x288
  40210c:	br	x17

0000000000402110 <getenv@plt>:
  402110:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402114:	ldr	x17, [x16, #656]
  402118:	add	x16, x16, #0x290
  40211c:	br	x17

0000000000402120 <__xstat@plt>:
  402120:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402124:	ldr	x17, [x16, #664]
  402128:	add	x16, x16, #0x298
  40212c:	br	x17

0000000000402130 <__getdelim@plt>:
  402130:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402134:	ldr	x17, [x16, #672]
  402138:	add	x16, x16, #0x2a0
  40213c:	br	x17

0000000000402140 <setlocale@plt>:
  402140:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402144:	ldr	x17, [x16, #680]
  402148:	add	x16, x16, #0x2a8
  40214c:	br	x17

0000000000402150 <__fxstatat@plt>:
  402150:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402154:	ldr	x17, [x16, #688]
  402158:	add	x16, x16, #0x2b0
  40215c:	br	x17

Disassembly of section .text:

0000000000402160 <.text>:
  402160:	mov	x29, #0x0                   	// #0
  402164:	mov	x30, #0x0                   	// #0
  402168:	mov	x5, x0
  40216c:	ldr	x1, [sp]
  402170:	add	x2, sp, #0x8
  402174:	mov	x6, sp
  402178:	movz	x0, #0x0, lsl #48
  40217c:	movk	x0, #0x0, lsl #32
  402180:	movk	x0, #0x40, lsl #16
  402184:	movk	x0, #0x258c
  402188:	movz	x3, #0x0, lsl #48
  40218c:	movk	x3, #0x0, lsl #32
  402190:	movk	x3, #0x40, lsl #16
  402194:	movk	x3, #0xd698
  402198:	movz	x4, #0x0, lsl #48
  40219c:	movk	x4, #0x0, lsl #32
  4021a0:	movk	x4, #0x40, lsl #16
  4021a4:	movk	x4, #0xd718
  4021a8:	bl	401dc0 <__libc_start_main@plt>
  4021ac:	bl	401ea0 <abort@plt>
  4021b0:	adrp	x0, 41f000 <__fxstatat@plt+0x1ceb0>
  4021b4:	ldr	x0, [x0, #4064]
  4021b8:	cbz	x0, 4021c0 <__fxstatat@plt+0x70>
  4021bc:	b	401e90 <__gmon_start__@plt>
  4021c0:	ret
  4021c4:	nop
  4021c8:	adrp	x0, 420000 <__fxstatat@plt+0x1deb0>
  4021cc:	add	x0, x0, #0x588
  4021d0:	adrp	x1, 420000 <__fxstatat@plt+0x1deb0>
  4021d4:	add	x1, x1, #0x588
  4021d8:	cmp	x1, x0
  4021dc:	b.eq	4021f4 <__fxstatat@plt+0xa4>  // b.none
  4021e0:	adrp	x1, 40d000 <__fxstatat@plt+0xaeb0>
  4021e4:	ldr	x1, [x1, #1864]
  4021e8:	cbz	x1, 4021f4 <__fxstatat@plt+0xa4>
  4021ec:	mov	x16, x1
  4021f0:	br	x16
  4021f4:	ret
  4021f8:	adrp	x0, 420000 <__fxstatat@plt+0x1deb0>
  4021fc:	add	x0, x0, #0x588
  402200:	adrp	x1, 420000 <__fxstatat@plt+0x1deb0>
  402204:	add	x1, x1, #0x588
  402208:	sub	x1, x1, x0
  40220c:	lsr	x2, x1, #63
  402210:	add	x1, x2, x1, asr #3
  402214:	cmp	xzr, x1, asr #1
  402218:	asr	x1, x1, #1
  40221c:	b.eq	402234 <__fxstatat@plt+0xe4>  // b.none
  402220:	adrp	x2, 40d000 <__fxstatat@plt+0xaeb0>
  402224:	ldr	x2, [x2, #1872]
  402228:	cbz	x2, 402234 <__fxstatat@plt+0xe4>
  40222c:	mov	x16, x2
  402230:	br	x16
  402234:	ret
  402238:	stp	x29, x30, [sp, #-32]!
  40223c:	mov	x29, sp
  402240:	str	x19, [sp, #16]
  402244:	adrp	x19, 420000 <__fxstatat@plt+0x1deb0>
  402248:	ldrb	w0, [x19, #1464]
  40224c:	cbnz	w0, 40225c <__fxstatat@plt+0x10c>
  402250:	bl	4021c8 <__fxstatat@plt+0x78>
  402254:	mov	w0, #0x1                   	// #1
  402258:	strb	w0, [x19, #1464]
  40225c:	ldr	x19, [sp, #16]
  402260:	ldp	x29, x30, [sp], #32
  402264:	ret
  402268:	b	4021f8 <__fxstatat@plt+0xa8>
  40226c:	sub	sp, sp, #0xa0
  402270:	stp	x20, x19, [sp, #144]
  402274:	mov	w19, w0
  402278:	stp	x29, x30, [sp, #112]
  40227c:	stp	x22, x21, [sp, #128]
  402280:	add	x29, sp, #0x70
  402284:	cbnz	w0, 402550 <__fxstatat@plt+0x400>
  402288:	adrp	x1, 40d000 <__fxstatat@plt+0xaeb0>
  40228c:	add	x1, x1, #0xb27
  402290:	mov	w2, #0x5                   	// #5
  402294:	mov	x0, xzr
  402298:	bl	402070 <dcgettext@plt>
  40229c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4022a0:	ldr	x2, [x8, #1640]
  4022a4:	mov	x1, x0
  4022a8:	mov	w0, #0x1                   	// #1
  4022ac:	bl	401de0 <__printf_chk@plt>
  4022b0:	adrp	x1, 40d000 <__fxstatat@plt+0xaeb0>
  4022b4:	add	x1, x1, #0xb48
  4022b8:	mov	w2, #0x5                   	// #5
  4022bc:	mov	x0, xzr
  4022c0:	bl	402070 <dcgettext@plt>
  4022c4:	adrp	x22, 420000 <__fxstatat@plt+0x1deb0>
  4022c8:	ldr	x1, [x22, #1448]
  4022cc:	bl	402090 <fputs_unlocked@plt>
  4022d0:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4022d4:	add	x1, x1, #0x331
  4022d8:	mov	w2, #0x5                   	// #5
  4022dc:	mov	x0, xzr
  4022e0:	bl	402070 <dcgettext@plt>
  4022e4:	ldr	x1, [x22, #1448]
  4022e8:	bl	402090 <fputs_unlocked@plt>
  4022ec:	adrp	x1, 40d000 <__fxstatat@plt+0xaeb0>
  4022f0:	add	x1, x1, #0xbac
  4022f4:	mov	w2, #0x5                   	// #5
  4022f8:	mov	x0, xzr
  4022fc:	bl	402070 <dcgettext@plt>
  402300:	ldr	x1, [x22, #1448]
  402304:	bl	402090 <fputs_unlocked@plt>
  402308:	adrp	x1, 40d000 <__fxstatat@plt+0xaeb0>
  40230c:	add	x1, x1, #0xd46
  402310:	mov	w2, #0x5                   	// #5
  402314:	mov	x0, xzr
  402318:	bl	402070 <dcgettext@plt>
  40231c:	ldr	x1, [x22, #1448]
  402320:	bl	402090 <fputs_unlocked@plt>
  402324:	adrp	x1, 40d000 <__fxstatat@plt+0xaeb0>
  402328:	add	x1, x1, #0xe45
  40232c:	mov	w2, #0x5                   	// #5
  402330:	mov	x0, xzr
  402334:	bl	402070 <dcgettext@plt>
  402338:	ldr	x1, [x22, #1448]
  40233c:	bl	402090 <fputs_unlocked@plt>
  402340:	adrp	x1, 40d000 <__fxstatat@plt+0xaeb0>
  402344:	add	x1, x1, #0xf4f
  402348:	mov	w2, #0x5                   	// #5
  40234c:	mov	x0, xzr
  402350:	bl	402070 <dcgettext@plt>
  402354:	ldr	x1, [x22, #1448]
  402358:	bl	402090 <fputs_unlocked@plt>
  40235c:	adrp	x1, 40d000 <__fxstatat@plt+0xaeb0>
  402360:	add	x1, x1, #0xfd0
  402364:	mov	w2, #0x5                   	// #5
  402368:	mov	x0, xzr
  40236c:	bl	402070 <dcgettext@plt>
  402370:	ldr	x1, [x22, #1448]
  402374:	bl	402090 <fputs_unlocked@plt>
  402378:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40237c:	add	x1, x1, #0xb0
  402380:	mov	w2, #0x5                   	// #5
  402384:	mov	x0, xzr
  402388:	bl	402070 <dcgettext@plt>
  40238c:	ldr	x1, [x22, #1448]
  402390:	bl	402090 <fputs_unlocked@plt>
  402394:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  402398:	add	x1, x1, #0xdd
  40239c:	mov	w2, #0x5                   	// #5
  4023a0:	mov	x0, xzr
  4023a4:	bl	402070 <dcgettext@plt>
  4023a8:	ldr	x1, [x22, #1448]
  4023ac:	bl	402090 <fputs_unlocked@plt>
  4023b0:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4023b4:	add	x1, x1, #0x37c
  4023b8:	mov	w2, #0x5                   	// #5
  4023bc:	mov	x0, xzr
  4023c0:	bl	402070 <dcgettext@plt>
  4023c4:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  4023c8:	mov	x1, x0
  4023cc:	add	x2, x2, #0x113
  4023d0:	mov	w0, #0x1                   	// #1
  4023d4:	bl	401de0 <__printf_chk@plt>
  4023d8:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4023dc:	add	x1, x1, #0x45b
  4023e0:	mov	w2, #0x5                   	// #5
  4023e4:	mov	x0, xzr
  4023e8:	bl	402070 <dcgettext@plt>
  4023ec:	ldr	x1, [x22, #1448]
  4023f0:	bl	402090 <fputs_unlocked@plt>
  4023f4:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4023f8:	add	x1, x1, #0x116
  4023fc:	mov	w2, #0x5                   	// #5
  402400:	mov	x0, xzr
  402404:	bl	402070 <dcgettext@plt>
  402408:	ldr	x1, [x22, #1448]
  40240c:	bl	402090 <fputs_unlocked@plt>
  402410:	adrp	x8, 40d000 <__fxstatat@plt+0xaeb0>
  402414:	add	x8, x8, #0xa90
  402418:	ldp	q0, q1, [x8, #48]
  40241c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  402420:	adrp	x20, 40e000 <__fxstatat@plt+0xbeb0>
  402424:	add	x1, x1, #0x52f
  402428:	str	q0, [sp, #48]
  40242c:	ldp	q2, q0, [x8, #80]
  402430:	mov	x21, sp
  402434:	add	x20, x20, #0x1f2
  402438:	stp	q1, q2, [sp, #64]
  40243c:	ldr	q1, [x8]
  402440:	str	q0, [sp, #96]
  402444:	ldp	q0, q3, [x8, #16]
  402448:	stp	q1, q0, [sp]
  40244c:	str	q3, [sp, #32]
  402450:	mov	x0, x20
  402454:	bl	401f30 <strcmp@plt>
  402458:	cbz	w0, 402464 <__fxstatat@plt+0x314>
  40245c:	ldr	x1, [x21, #16]!
  402460:	cbnz	x1, 402450 <__fxstatat@plt+0x300>
  402464:	ldr	x8, [x21, #8]
  402468:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40246c:	add	x1, x1, #0x58e
  402470:	mov	w2, #0x5                   	// #5
  402474:	cmp	x8, #0x0
  402478:	mov	x0, xzr
  40247c:	csel	x21, x20, x8, eq  // eq = none
  402480:	bl	402070 <dcgettext@plt>
  402484:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  402488:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  40248c:	mov	x1, x0
  402490:	add	x2, x2, #0x255
  402494:	add	x3, x3, #0x5a5
  402498:	mov	w0, #0x1                   	// #1
  40249c:	bl	401de0 <__printf_chk@plt>
  4024a0:	mov	w0, #0x5                   	// #5
  4024a4:	mov	x1, xzr
  4024a8:	bl	402140 <setlocale@plt>
  4024ac:	cbz	x0, 4024e0 <__fxstatat@plt+0x390>
  4024b0:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4024b4:	add	x1, x1, #0x5cd
  4024b8:	mov	w2, #0x3                   	// #3
  4024bc:	bl	401da0 <strncmp@plt>
  4024c0:	cbz	w0, 4024e0 <__fxstatat@plt+0x390>
  4024c4:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4024c8:	add	x1, x1, #0x5d1
  4024cc:	mov	w2, #0x5                   	// #5
  4024d0:	mov	x0, xzr
  4024d4:	bl	402070 <dcgettext@plt>
  4024d8:	ldr	x1, [x22, #1448]
  4024dc:	bl	402090 <fputs_unlocked@plt>
  4024e0:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4024e4:	add	x1, x1, #0x618
  4024e8:	mov	w2, #0x5                   	// #5
  4024ec:	mov	x0, xzr
  4024f0:	bl	402070 <dcgettext@plt>
  4024f4:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  4024f8:	mov	x1, x0
  4024fc:	add	x2, x2, #0x5a5
  402500:	mov	w0, #0x1                   	// #1
  402504:	mov	x3, x20
  402508:	bl	401de0 <__printf_chk@plt>
  40250c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  402510:	add	x1, x1, #0x633
  402514:	mov	w2, #0x5                   	// #5
  402518:	mov	x0, xzr
  40251c:	bl	402070 <dcgettext@plt>
  402520:	adrp	x8, 40e000 <__fxstatat@plt+0xbeb0>
  402524:	adrp	x9, 40e000 <__fxstatat@plt+0xbeb0>
  402528:	add	x8, x8, #0xec9
  40252c:	add	x9, x9, #0x54b
  402530:	cmp	x21, x20
  402534:	mov	x1, x0
  402538:	csel	x3, x9, x8, eq  // eq = none
  40253c:	mov	w0, #0x1                   	// #1
  402540:	mov	x2, x21
  402544:	bl	401de0 <__printf_chk@plt>
  402548:	mov	w0, w19
  40254c:	bl	401c70 <exit@plt>
  402550:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402554:	ldr	x20, [x8, #1424]
  402558:	adrp	x1, 40d000 <__fxstatat@plt+0xaeb0>
  40255c:	add	x1, x1, #0xb00
  402560:	mov	w2, #0x5                   	// #5
  402564:	mov	x0, xzr
  402568:	bl	402070 <dcgettext@plt>
  40256c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402570:	ldr	x3, [x8, #1640]
  402574:	mov	x2, x0
  402578:	mov	w1, #0x1                   	// #1
  40257c:	mov	x0, x20
  402580:	bl	401f20 <__fprintf_chk@plt>
  402584:	mov	w0, w19
  402588:	bl	401c70 <exit@plt>
  40258c:	stp	x29, x30, [sp, #-96]!
  402590:	stp	x28, x27, [sp, #16]
  402594:	stp	x26, x25, [sp, #32]
  402598:	stp	x24, x23, [sp, #48]
  40259c:	stp	x22, x21, [sp, #64]
  4025a0:	stp	x20, x19, [sp, #80]
  4025a4:	mov	x29, sp
  4025a8:	sub	sp, sp, #0x2f0
  4025ac:	ldr	x8, [x1]
  4025b0:	str	w0, [sp, #60]
  4025b4:	mov	x24, x1
  4025b8:	mov	x0, x8
  4025bc:	bl	407ce8 <__fxstatat@plt+0x5b98>
  4025c0:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4025c4:	add	x1, x1, #0xec9
  4025c8:	mov	w0, #0x6                   	// #6
  4025cc:	bl	402140 <setlocale@plt>
  4025d0:	adrp	x19, 40e000 <__fxstatat@plt+0xbeb0>
  4025d4:	add	x19, x19, #0x259
  4025d8:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4025dc:	add	x1, x1, #0x1f5
  4025e0:	mov	x0, x19
  4025e4:	bl	401db0 <bindtextdomain@plt>
  4025e8:	mov	x0, x19
  4025ec:	bl	401ef0 <textdomain@plt>
  4025f0:	adrp	x0, 405000 <__fxstatat@plt+0x2eb0>
  4025f4:	add	x0, x0, #0x864
  4025f8:	bl	40d720 <__fxstatat@plt+0xb5d0>
  4025fc:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  402600:	adrp	x13, 420000 <__fxstatat@plt+0x1deb0>
  402604:	adrp	x14, 420000 <__fxstatat@plt+0x1deb0>
  402608:	adrp	x15, 420000 <__fxstatat@plt+0x1deb0>
  40260c:	adrp	x12, 420000 <__fxstatat@plt+0x1deb0>
  402610:	adrp	x16, 420000 <__fxstatat@plt+0x1deb0>
  402614:	mov	w20, #0xffffffff            	// #-1
  402618:	adrp	x17, 420000 <__fxstatat@plt+0x1deb0>
  40261c:	adrp	x11, 420000 <__fxstatat@plt+0x1deb0>
  402620:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402624:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402628:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40262c:	mov	w26, #0x1                   	// #1
  402630:	add	x1, x1, #0x207
  402634:	mov	w2, #0x5                   	// #5
  402638:	mov	x0, xzr
  40263c:	str	xzr, [x13, #1472]
  402640:	str	xzr, [x14, #1480]
  402644:	strb	wzr, [x15, #1488]
  402648:	strb	wzr, [x12, #1489]
  40264c:	str	w20, [x16, #1492]
  402650:	strb	wzr, [x17, #1496]
  402654:	strb	wzr, [x11, #1497]
  402658:	strb	wzr, [x9, #1500]
  40265c:	strb	wzr, [x10, #1501]
  402660:	str	x26, [x8, #1504]
  402664:	bl	402070 <dcgettext@plt>
  402668:	adrp	x22, 40e000 <__fxstatat@plt+0xbeb0>
  40266c:	adrp	x23, 40d000 <__fxstatat@plt+0xaeb0>
  402670:	adrp	x28, 40d000 <__fxstatat@plt+0xaeb0>
  402674:	adrp	x21, 40d000 <__fxstatat@plt+0xaeb0>
  402678:	mov	w19, wzr
  40267c:	add	x22, x22, #0x230
  402680:	add	x23, x23, #0x870
  402684:	add	x28, x28, #0x850
  402688:	adrp	x27, 420000 <__fxstatat@plt+0x1deb0>
  40268c:	add	x21, x21, #0x758
  402690:	mov	w25, #0x100000              	// #1048576
  402694:	stp	x24, x0, [sp, #40]
  402698:	ldr	w0, [sp, #60]
  40269c:	add	x4, sp, #0x40
  4026a0:	mov	x1, x24
  4026a4:	mov	x2, x22
  4026a8:	mov	x3, x23
  4026ac:	str	w20, [sp, #64]
  4026b0:	bl	401f10 <getopt_long@plt>
  4026b4:	add	w8, w0, #0x3
  4026b8:	cmp	w8, #0x7b
  4026bc:	b.hi	4026f4 <__fxstatat@plt+0x5a4>  // b.pmore
  4026c0:	adr	x9, 402698 <__fxstatat@plt+0x548>
  4026c4:	ldrh	w10, [x21, x8, lsl #1]
  4026c8:	add	x9, x9, x10, lsl #2
  4026cc:	br	x9
  4026d0:	ldr	x24, [x27, #1432]
  4026d4:	mov	w0, #0x10                  	// #16
  4026d8:	bl	409f20 <__fxstatat@plt+0x7dd0>
  4026dc:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  4026e0:	ldr	x8, [x9, #1472]
  4026e4:	str	x0, [x9, #1472]
  4026e8:	stp	x24, x8, [x0]
  4026ec:	ldr	x24, [sp, #40]
  4026f0:	b	402698 <__fxstatat@plt+0x548>
  4026f4:	sub	w8, w0, #0x100
  4026f8:	cmp	w8, #0x3
  4026fc:	b.hi	40401c <__fxstatat@plt+0x1ecc>  // b.pmore
  402700:	adr	x9, 402710 <__fxstatat@plt+0x5c0>
  402704:	ldrb	w10, [x28, x8]
  402708:	add	x9, x9, x10, lsl #2
  40270c:	br	x9
  402710:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402714:	strb	wzr, [x8, #1573]
  402718:	b	402698 <__fxstatat@plt+0x548>
  40271c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402720:	str	wzr, [x8, #1492]
  402724:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402728:	mov	w9, #0x400                 	// #1024
  40272c:	str	x9, [x8, #1560]
  402730:	b	402698 <__fxstatat@plt+0x548>
  402734:	ldr	x24, [x27, #1432]
  402738:	mov	w0, #0x10                  	// #16
  40273c:	bl	409f20 <__fxstatat@plt+0x7dd0>
  402740:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402744:	ldr	x8, [x9, #1480]
  402748:	str	x0, [x9, #1480]
  40274c:	stp	x24, x8, [x0]
  402750:	ldr	x24, [sp, #40]
  402754:	b	402698 <__fxstatat@plt+0x548>
  402758:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40275c:	strb	w26, [x8, #1501]
  402760:	b	402698 <__fxstatat@plt+0x548>
  402764:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402768:	mov	w9, #0x90                  	// #144
  40276c:	b	402854 <__fxstatat@plt+0x704>
  402770:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402774:	ldr	w8, [x8, #1568]
  402778:	cmp	w8, #0x1
  40277c:	b.eq	4040a4 <__fxstatat@plt+0x1f54>  // b.none
  402780:	cmp	w8, #0x0
  402784:	cset	w8, ne  // ne = any
  402788:	orn	w8, w8, w19
  40278c:	tbz	w8, #0, 4040b0 <__fxstatat@plt+0x1f60>
  402790:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402794:	ldrb	w8, [x8, #1496]
  402798:	cmp	w8, #0x1
  40279c:	b.eq	404098 <__fxstatat@plt+0x1f48>  // b.none
  4027a0:	ldr	x0, [x27, #1432]
  4027a4:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4027a8:	mov	w9, #0x4                   	// #4
  4027ac:	str	w9, [x8, #1568]
  4027b0:	cbz	x0, 402698 <__fxstatat@plt+0x548>
  4027b4:	bl	404134 <__fxstatat@plt+0x1fe4>
  4027b8:	b	402698 <__fxstatat@plt+0x548>
  4027bc:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4027c0:	ldr	w8, [x8, #1568]
  4027c4:	cmp	w8, #0x4
  4027c8:	b.eq	404098 <__fxstatat@plt+0x1f48>  // b.none
  4027cc:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4027d0:	strb	w26, [x8, #1496]
  4027d4:	b	402698 <__fxstatat@plt+0x548>
  4027d8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4027dc:	strb	w26, [x8, #1488]
  4027e0:	b	402698 <__fxstatat@plt+0x548>
  4027e4:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4027e8:	strb	w26, [x8, #1573]
  4027ec:	b	402698 <__fxstatat@plt+0x548>
  4027f0:	ldr	x0, [x27, #1432]
  4027f4:	adrp	x1, 420000 <__fxstatat@plt+0x1deb0>
  4027f8:	adrp	x2, 420000 <__fxstatat@plt+0x1deb0>
  4027fc:	add	x1, x1, #0x5d4
  402800:	add	x2, x2, #0x618
  402804:	bl	407500 <__fxstatat@plt+0x53b0>
  402808:	cbz	w0, 402698 <__fxstatat@plt+0x548>
  40280c:	b	4040d8 <__fxstatat@plt+0x1f88>
  402810:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402814:	ldr	w8, [x9, #1568]
  402818:	cmp	w8, #0x4
  40281c:	b.eq	4040a4 <__fxstatat@plt+0x1f54>  // b.none
  402820:	str	w26, [x9, #1568]
  402824:	b	402698 <__fxstatat@plt+0x548>
  402828:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40282c:	strb	w26, [x8, #1572]
  402830:	b	402698 <__fxstatat@plt+0x548>
  402834:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402838:	ldr	w8, [x8, #1568]
  40283c:	cmp	w8, #0x4
  402840:	b.eq	4040b0 <__fxstatat@plt+0x1f60>  // b.none
  402844:	mov	w19, #0x1                   	// #1
  402848:	b	402698 <__fxstatat@plt+0x548>
  40284c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402850:	mov	w9, #0xb0                  	// #176
  402854:	str	w9, [x8, #1492]
  402858:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40285c:	str	x26, [x8, #1560]
  402860:	b	402698 <__fxstatat@plt+0x548>
  402864:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402868:	str	wzr, [x8, #1492]
  40286c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402870:	str	x25, [x8, #1560]
  402874:	b	402698 <__fxstatat@plt+0x548>
  402878:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40287c:	ldr	w8, [x8, #1492]
  402880:	ldr	w26, [sp, #60]
  402884:	adrp	x25, 420000 <__fxstatat@plt+0x1deb0>
  402888:	adrp	x28, 420000 <__fxstatat@plt+0x1deb0>
  40288c:	cmn	w8, #0x1
  402890:	adrp	x20, 420000 <__fxstatat@plt+0x1deb0>
  402894:	b.ne	4028ec <__fxstatat@plt+0x79c>  // b.any
  402898:	tbz	w19, #0, 4028cc <__fxstatat@plt+0x77c>
  40289c:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  4028a0:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4028a4:	add	x0, x0, #0x291
  4028a8:	str	wzr, [x8, #1492]
  4028ac:	bl	402110 <getenv@plt>
  4028b0:	cmp	x0, #0x0
  4028b4:	mov	w8, #0x200                 	// #512
  4028b8:	mov	w9, #0x400                 	// #1024
  4028bc:	csel	x8, x9, x8, eq  // eq = none
  4028c0:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  4028c4:	str	x8, [x9, #1560]
  4028c8:	b	4028ec <__fxstatat@plt+0x79c>
  4028cc:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  4028d0:	add	x0, x0, #0x2a1
  4028d4:	bl	402110 <getenv@plt>
  4028d8:	adrp	x1, 420000 <__fxstatat@plt+0x1deb0>
  4028dc:	adrp	x2, 420000 <__fxstatat@plt+0x1deb0>
  4028e0:	add	x1, x1, #0x5d4
  4028e4:	add	x2, x2, #0x618
  4028e8:	bl	407500 <__fxstatat@plt+0x53b0>
  4028ec:	ldr	w8, [x20, #1568]
  4028f0:	cmp	w8, #0x1
  4028f4:	b.eq	402920 <__fxstatat@plt+0x7d0>  // b.none
  4028f8:	cmp	w8, #0x4
  4028fc:	b.eq	402920 <__fxstatat@plt+0x7d0>  // b.none
  402900:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402904:	ldrb	w8, [x8, #1492]
  402908:	tbnz	w8, #4, 402918 <__fxstatat@plt+0x7c8>
  40290c:	tbz	w19, #0, 402920 <__fxstatat@plt+0x7d0>
  402910:	mov	w8, #0x3                   	// #3
  402914:	b	40291c <__fxstatat@plt+0x7cc>
  402918:	mov	w8, #0x2                   	// #2
  40291c:	str	w8, [x20, #1568]
  402920:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402924:	ldr	x20, [x8, #1472]
  402928:	cbz	x20, 4029b0 <__fxstatat@plt+0x860>
  40292c:	adrp	x19, 40e000 <__fxstatat@plt+0xbeb0>
  402930:	mov	w22, wzr
  402934:	add	x19, x19, #0x2af
  402938:	b	40297c <__fxstatat@plt+0x82c>
  40293c:	mov	w2, #0x5                   	// #5
  402940:	mov	x0, xzr
  402944:	mov	x1, x19
  402948:	bl	402070 <dcgettext@plt>
  40294c:	ldr	x8, [x20]
  402950:	mov	x21, x0
  402954:	mov	x0, x8
  402958:	bl	4094b4 <__fxstatat@plt+0x7364>
  40295c:	mov	x3, x0
  402960:	mov	w0, wzr
  402964:	mov	w1, wzr
  402968:	mov	x2, x21
  40296c:	bl	401c80 <error@plt>
  402970:	mov	w22, #0x1                   	// #1
  402974:	ldr	x20, [x20, #8]
  402978:	cbz	x20, 4029a4 <__fxstatat@plt+0x854>
  40297c:	ldr	x23, [x28, #1480]
  402980:	cbz	x23, 402974 <__fxstatat@plt+0x824>
  402984:	ldr	x21, [x20]
  402988:	ldr	x1, [x23]
  40298c:	mov	x0, x21
  402990:	bl	401f30 <strcmp@plt>
  402994:	cbz	w0, 40293c <__fxstatat@plt+0x7ec>
  402998:	ldr	x23, [x23, #8]
  40299c:	cbnz	x23, 402988 <__fxstatat@plt+0x838>
  4029a0:	b	402974 <__fxstatat@plt+0x824>
  4029a4:	tbz	w22, #0, 4029b0 <__fxstatat@plt+0x860>
  4029a8:	mov	w0, #0x1                   	// #1
  4029ac:	b	403fb0 <__fxstatat@plt+0x1e60>
  4029b0:	adrp	x27, 420000 <__fxstatat@plt+0x1deb0>
  4029b4:	ldr	w8, [x27, #1440]
  4029b8:	cmp	w8, w26
  4029bc:	b.ge	402a9c <__fxstatat@plt+0x94c>  // b.tcont
  4029c0:	subs	w8, w26, w8
  4029c4:	b.mi	404024 <__fxstatat@plt+0x1ed4>  // b.first
  4029c8:	mov	w8, w8
  4029cc:	lsl	x0, x8, #7
  4029d0:	bl	409f20 <__fxstatat@plt+0x7dd0>
  4029d4:	ldr	w8, [x27, #1440]
  4029d8:	str	x0, [sp, #24]
  4029dc:	cmp	w8, w26
  4029e0:	b.ge	402a9c <__fxstatat@plt+0x94c>  // b.tcont
  4029e4:	ldr	x11, [sp, #24]
  4029e8:	sxtw	x9, w8
  4029ec:	mvn	w10, w8
  4029f0:	adrp	x21, 40f000 <__fxstatat@plt+0xceb0>
  4029f4:	add	x21, x21, #0x407
  4029f8:	add	x20, x11, x9, lsl #7
  4029fc:	add	x22, x24, x9, lsl #3
  402a00:	add	w23, w10, w26
  402a04:	mov	w24, #0x1                   	// #1
  402a08:	ldr	x1, [x22]
  402a0c:	sxtw	x8, w8
  402a10:	sub	x2, x20, x8, lsl #7
  402a14:	mov	w0, wzr
  402a18:	bl	402120 <__xstat@plt>
  402a1c:	cbz	w0, 402a58 <__fxstatat@plt+0x908>
  402a20:	bl	4020f0 <__errno_location@plt>
  402a24:	ldr	x2, [x22]
  402a28:	ldr	w19, [x0]
  402a2c:	mov	w1, #0x3                   	// #3
  402a30:	mov	w0, wzr
  402a34:	bl	409274 <__fxstatat@plt+0x7124>
  402a38:	mov	x3, x0
  402a3c:	mov	w0, wzr
  402a40:	mov	w1, w19
  402a44:	mov	x2, x21
  402a48:	bl	401c80 <error@plt>
  402a4c:	strb	w24, [x25, #1500]
  402a50:	str	xzr, [x22]
  402a54:	b	402a84 <__fxstatat@plt+0x934>
  402a58:	ldrsw	x8, [x27, #1440]
  402a5c:	sub	x8, x20, x8, lsl #7
  402a60:	ldr	w8, [x8, #16]
  402a64:	and	w8, w8, #0xf000
  402a68:	cmp	w8, #0x1, lsl #12
  402a6c:	b.eq	402a84 <__fxstatat@plt+0x934>  // b.none
  402a70:	ldr	x0, [x22]
  402a74:	mov	w1, #0x100                 	// #256
  402a78:	bl	401d80 <open@plt>
  402a7c:	tbnz	w0, #31, 402a84 <__fxstatat@plt+0x934>
  402a80:	bl	401e70 <close@plt>
  402a84:	cbz	w23, 402a9c <__fxstatat@plt+0x94c>
  402a88:	ldr	w8, [x27, #1440]
  402a8c:	add	x20, x20, #0x80
  402a90:	add	x22, x22, #0x8
  402a94:	sub	w23, w23, #0x1
  402a98:	b	402a08 <__fxstatat@plt+0x8b8>
  402a9c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402aa0:	ldr	x8, [x8, #1472]
  402aa4:	ldr	x9, [x28, #1480]
  402aa8:	orr	x8, x8, x9
  402aac:	cbz	x8, 402ab8 <__fxstatat@plt+0x968>
  402ab0:	mov	w8, #0x1                   	// #1
  402ab4:	b	402ae0 <__fxstatat@plt+0x990>
  402ab8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402abc:	ldrb	w8, [x8, #804]
  402ac0:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402ac4:	ldrb	w9, [x9, #1496]
  402ac8:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402acc:	ldrb	w10, [x10, #1572]
  402ad0:	cmp	w8, #0x0
  402ad4:	cset	w8, ne  // ne = any
  402ad8:	orr	w8, w9, w8
  402adc:	orr	w8, w10, w8
  402ae0:	and	w0, w8, #0x1
  402ae4:	bl	40abdc <__fxstatat@plt+0x8a8c>
  402ae8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402aec:	str	x0, [x8, #1576]
  402af0:	cbnz	x0, 402b50 <__fxstatat@plt+0xa00>
  402af4:	ldr	w8, [x27, #1440]
  402af8:	cmp	w8, w26
  402afc:	b.ge	402b0c <__fxstatat@plt+0x9bc>  // b.tcont
  402b00:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402b04:	ldrb	w8, [x8, #1488]
  402b08:	tbz	w8, #0, 403fd0 <__fxstatat@plt+0x1e80>
  402b0c:	adrp	x19, 40e000 <__fxstatat@plt+0xbeb0>
  402b10:	add	x19, x19, #0xec9
  402b14:	mov	w21, #0x1                   	// #1
  402b18:	bl	4020f0 <__errno_location@plt>
  402b1c:	ldr	w22, [x0]
  402b20:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  402b24:	add	x1, x1, #0x2ed
  402b28:	mov	w2, #0x5                   	// #5
  402b2c:	mov	x0, xzr
  402b30:	bl	402070 <dcgettext@plt>
  402b34:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  402b38:	mov	x4, x0
  402b3c:	add	x2, x2, #0x2e8
  402b40:	mov	w0, w21
  402b44:	mov	w1, w22
  402b48:	mov	x3, x19
  402b4c:	bl	401c80 <error@plt>
  402b50:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402b54:	ldrb	w8, [x8, #1573]
  402b58:	cmp	w8, #0x1
  402b5c:	b.ne	402b64 <__fxstatat@plt+0xa14>  // b.any
  402b60:	bl	401f80 <sync@plt>
  402b64:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  402b68:	ldr	w8, [x8, #1568]
  402b6c:	cmp	w8, #0x4
  402b70:	b.hi	4040f0 <__fxstatat@plt+0x1fa0>  // b.pmore
  402b74:	adrp	x9, 40d000 <__fxstatat@plt+0xaeb0>
  402b78:	add	x9, x9, #0x854
  402b7c:	adr	x10, 402b90 <__fxstatat@plt+0xa40>
  402b80:	ldrh	w11, [x9, x8, lsl #1]
  402b84:	add	x10, x10, x11, lsl #2
  402b88:	adrp	x20, 420000 <__fxstatat@plt+0x1deb0>
  402b8c:	br	x10
  402b90:	ldr	x8, [x20, #1584]
  402b94:	add	x8, x8, #0x1
  402b98:	lsr	x9, x8, #60
  402b9c:	str	x8, [x20, #1584]
  402ba0:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  402ba4:	adrp	x19, 420000 <__fxstatat@plt+0x1deb0>
  402ba8:	ldr	x0, [x19, #1592]
  402bac:	lsl	x1, x8, #3
  402bb0:	bl	409fa0 <__fxstatat@plt+0x7e50>
  402bb4:	ldr	x8, [x20, #1584]
  402bb8:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402bbc:	add	x10, x10, #0x2c8
  402bc0:	str	x0, [x19, #1592]
  402bc4:	add	x9, x0, x8, lsl #3
  402bc8:	stur	x10, [x9, #-8]
  402bcc:	ldrb	w9, [x10, #44]
  402bd0:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  402bd4:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402bd8:	ldrb	w9, [x9, #1496]
  402bdc:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402be0:	mov	w11, #0x1                   	// #1
  402be4:	strb	w11, [x10, #756]
  402be8:	cmp	w9, #0x1
  402bec:	b.ne	402c34 <__fxstatat@plt+0xae4>  // b.any
  402bf0:	add	x8, x8, #0x1
  402bf4:	lsr	x9, x8, #60
  402bf8:	str	x8, [x20, #1584]
  402bfc:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  402c00:	lsl	x1, x8, #3
  402c04:	bl	409fa0 <__fxstatat@plt+0x7e50>
  402c08:	ldr	x8, [x20, #1584]
  402c0c:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402c10:	add	x10, x10, #0x2f8
  402c14:	str	x0, [x19, #1592]
  402c18:	add	x9, x0, x8, lsl #3
  402c1c:	stur	x10, [x9, #-8]
  402c20:	ldrb	w9, [x10, #44]
  402c24:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  402c28:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402c2c:	mov	w10, #0x1                   	// #1
  402c30:	strb	w10, [x9, #804]
  402c34:	add	x8, x8, #0x1
  402c38:	lsr	x9, x8, #60
  402c3c:	str	x8, [x20, #1584]
  402c40:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  402c44:	lsl	x1, x8, #3
  402c48:	bl	409fa0 <__fxstatat@plt+0x7e50>
  402c4c:	ldr	x8, [x20, #1584]
  402c50:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402c54:	add	x10, x10, #0x328
  402c58:	str	x0, [x19, #1592]
  402c5c:	add	x9, x0, x8, lsl #3
  402c60:	stur	x10, [x9, #-8]
  402c64:	ldrb	w9, [x10, #44]
  402c68:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  402c6c:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402c70:	mov	w10, #0x1                   	// #1
  402c74:	add	x8, x8, #0x1
  402c78:	strb	w10, [x9, #852]
  402c7c:	lsr	x9, x8, #60
  402c80:	str	x8, [x20, #1584]
  402c84:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  402c88:	lsl	x1, x8, #3
  402c8c:	bl	409fa0 <__fxstatat@plt+0x7e50>
  402c90:	ldr	x8, [x20, #1584]
  402c94:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402c98:	add	x10, x10, #0x358
  402c9c:	str	x0, [x19, #1592]
  402ca0:	add	x9, x0, x8, lsl #3
  402ca4:	stur	x10, [x9, #-8]
  402ca8:	ldrb	w9, [x10, #44]
  402cac:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  402cb0:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402cb4:	mov	w10, #0x1                   	// #1
  402cb8:	add	x8, x8, #0x1
  402cbc:	strb	w10, [x9, #900]
  402cc0:	lsr	x9, x8, #60
  402cc4:	str	x8, [x20, #1584]
  402cc8:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  402ccc:	lsl	x1, x8, #3
  402cd0:	bl	409fa0 <__fxstatat@plt+0x7e50>
  402cd4:	ldr	x8, [x20, #1584]
  402cd8:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402cdc:	add	x10, x10, #0x388
  402ce0:	str	x0, [x19, #1592]
  402ce4:	add	x9, x0, x8, lsl #3
  402ce8:	stur	x10, [x9, #-8]
  402cec:	ldrb	w9, [x10, #44]
  402cf0:	cbz	w9, 402e8c <__fxstatat@plt+0xd3c>
  402cf4:	b	404078 <__fxstatat@plt+0x1f28>
  402cf8:	ldr	x8, [x20, #1584]
  402cfc:	cbnz	x8, 403294 <__fxstatat@plt+0x1144>
  402d00:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  402d04:	add	x0, x0, #0x84b
  402d08:	bl	404134 <__fxstatat@plt+0x1fe4>
  402d0c:	b	403294 <__fxstatat@plt+0x1144>
  402d10:	ldr	x8, [x20, #1584]
  402d14:	add	x8, x8, #0x1
  402d18:	lsr	x9, x8, #60
  402d1c:	str	x8, [x20, #1584]
  402d20:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  402d24:	adrp	x19, 420000 <__fxstatat@plt+0x1deb0>
  402d28:	ldr	x0, [x19, #1592]
  402d2c:	lsl	x1, x8, #3
  402d30:	bl	409fa0 <__fxstatat@plt+0x7e50>
  402d34:	ldr	x8, [x20, #1584]
  402d38:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402d3c:	add	x10, x10, #0x2c8
  402d40:	str	x0, [x19, #1592]
  402d44:	add	x9, x0, x8, lsl #3
  402d48:	stur	x10, [x9, #-8]
  402d4c:	ldrb	w9, [x10, #44]
  402d50:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  402d54:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402d58:	ldrb	w9, [x9, #1496]
  402d5c:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402d60:	mov	w11, #0x1                   	// #1
  402d64:	strb	w11, [x10, #756]
  402d68:	cmp	w9, #0x1
  402d6c:	b.ne	402db4 <__fxstatat@plt+0xc64>  // b.any
  402d70:	add	x8, x8, #0x1
  402d74:	lsr	x9, x8, #60
  402d78:	str	x8, [x20, #1584]
  402d7c:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  402d80:	lsl	x1, x8, #3
  402d84:	bl	409fa0 <__fxstatat@plt+0x7e50>
  402d88:	ldr	x8, [x20, #1584]
  402d8c:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402d90:	add	x10, x10, #0x2f8
  402d94:	str	x0, [x19, #1592]
  402d98:	add	x9, x0, x8, lsl #3
  402d9c:	stur	x10, [x9, #-8]
  402da0:	ldrb	w9, [x10, #44]
  402da4:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  402da8:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402dac:	mov	w10, #0x1                   	// #1
  402db0:	strb	w10, [x9, #804]
  402db4:	add	x8, x8, #0x1
  402db8:	lsr	x9, x8, #60
  402dbc:	str	x8, [x20, #1584]
  402dc0:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  402dc4:	lsl	x1, x8, #3
  402dc8:	bl	409fa0 <__fxstatat@plt+0x7e50>
  402dcc:	ldr	x8, [x20, #1584]
  402dd0:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402dd4:	add	x10, x10, #0x328
  402dd8:	str	x0, [x19, #1592]
  402ddc:	add	x9, x0, x8, lsl #3
  402de0:	stur	x10, [x9, #-8]
  402de4:	ldrb	w9, [x10, #44]
  402de8:	adrp	x11, 40e000 <__fxstatat@plt+0xbeb0>
  402dec:	add	x11, x11, #0x71d
  402df0:	str	x11, [x10, #24]
  402df4:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  402df8:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402dfc:	mov	w10, #0x1                   	// #1
  402e00:	add	x8, x8, #0x1
  402e04:	strb	w10, [x9, #852]
  402e08:	lsr	x9, x8, #60
  402e0c:	str	x8, [x20, #1584]
  402e10:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  402e14:	lsl	x1, x8, #3
  402e18:	bl	409fa0 <__fxstatat@plt+0x7e50>
  402e1c:	ldr	x8, [x20, #1584]
  402e20:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402e24:	add	x10, x10, #0x358
  402e28:	str	x0, [x19, #1592]
  402e2c:	add	x9, x0, x8, lsl #3
  402e30:	stur	x10, [x9, #-8]
  402e34:	ldrb	w9, [x10, #44]
  402e38:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  402e3c:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402e40:	mov	w10, #0x1                   	// #1
  402e44:	add	x8, x8, #0x1
  402e48:	strb	w10, [x9, #900]
  402e4c:	lsr	x9, x8, #60
  402e50:	str	x8, [x20, #1584]
  402e54:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  402e58:	lsl	x1, x8, #3
  402e5c:	bl	409fa0 <__fxstatat@plt+0x7e50>
  402e60:	ldr	x8, [x20, #1584]
  402e64:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402e68:	add	x10, x10, #0x388
  402e6c:	str	x0, [x19, #1592]
  402e70:	add	x9, x0, x8, lsl #3
  402e74:	stur	x10, [x9, #-8]
  402e78:	ldrb	w9, [x10, #44]
  402e7c:	adrp	x11, 40e000 <__fxstatat@plt+0xbeb0>
  402e80:	add	x11, x11, #0x722
  402e84:	str	x11, [x10, #24]
  402e88:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  402e8c:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402e90:	mov	w10, #0x1                   	// #1
  402e94:	add	x8, x8, #0x1
  402e98:	strb	w10, [x9, #948]
  402e9c:	lsr	x9, x8, #60
  402ea0:	str	x8, [x20, #1584]
  402ea4:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  402ea8:	lsl	x1, x8, #3
  402eac:	bl	409fa0 <__fxstatat@plt+0x7e50>
  402eb0:	ldr	x8, [x20, #1584]
  402eb4:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402eb8:	add	x10, x10, #0x3b8
  402ebc:	str	x0, [x19, #1592]
  402ec0:	add	x9, x0, x8, lsl #3
  402ec4:	stur	x10, [x9, #-8]
  402ec8:	ldrb	w9, [x10, #44]
  402ecc:	cbz	w9, 403088 <__fxstatat@plt+0xf38>
  402ed0:	b	404078 <__fxstatat@plt+0x1f28>
  402ed4:	ldr	x8, [x20, #1584]
  402ed8:	add	x8, x8, #0x1
  402edc:	lsr	x9, x8, #60
  402ee0:	str	x8, [x20, #1584]
  402ee4:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  402ee8:	adrp	x19, 420000 <__fxstatat@plt+0x1deb0>
  402eec:	ldr	x0, [x19, #1592]
  402ef0:	lsl	x1, x8, #3
  402ef4:	bl	409fa0 <__fxstatat@plt+0x7e50>
  402ef8:	ldr	x8, [x20, #1584]
  402efc:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402f00:	add	x10, x10, #0x2c8
  402f04:	str	x0, [x19, #1592]
  402f08:	add	x9, x0, x8, lsl #3
  402f0c:	stur	x10, [x9, #-8]
  402f10:	ldrb	w9, [x10, #44]
  402f14:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  402f18:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402f1c:	ldrb	w9, [x9, #1496]
  402f20:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402f24:	mov	w11, #0x1                   	// #1
  402f28:	strb	w11, [x10, #756]
  402f2c:	cmp	w9, #0x1
  402f30:	b.ne	402f78 <__fxstatat@plt+0xe28>  // b.any
  402f34:	add	x8, x8, #0x1
  402f38:	lsr	x9, x8, #60
  402f3c:	str	x8, [x20, #1584]
  402f40:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  402f44:	lsl	x1, x8, #3
  402f48:	bl	409fa0 <__fxstatat@plt+0x7e50>
  402f4c:	ldr	x8, [x20, #1584]
  402f50:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402f54:	add	x10, x10, #0x2f8
  402f58:	str	x0, [x19, #1592]
  402f5c:	add	x9, x0, x8, lsl #3
  402f60:	stur	x10, [x9, #-8]
  402f64:	ldrb	w9, [x10, #44]
  402f68:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  402f6c:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402f70:	mov	w10, #0x1                   	// #1
  402f74:	strb	w10, [x9, #804]
  402f78:	add	x8, x8, #0x1
  402f7c:	lsr	x9, x8, #60
  402f80:	str	x8, [x20, #1584]
  402f84:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  402f88:	lsl	x1, x8, #3
  402f8c:	bl	409fa0 <__fxstatat@plt+0x7e50>
  402f90:	ldr	x8, [x20, #1584]
  402f94:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402f98:	add	x10, x10, #0x328
  402f9c:	str	x0, [x19, #1592]
  402fa0:	add	x9, x0, x8, lsl #3
  402fa4:	stur	x10, [x9, #-8]
  402fa8:	ldrb	w9, [x10, #44]
  402fac:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  402fb0:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402fb4:	mov	w10, #0x1                   	// #1
  402fb8:	add	x8, x8, #0x1
  402fbc:	strb	w10, [x9, #852]
  402fc0:	lsr	x9, x8, #60
  402fc4:	str	x8, [x20, #1584]
  402fc8:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  402fcc:	lsl	x1, x8, #3
  402fd0:	bl	409fa0 <__fxstatat@plt+0x7e50>
  402fd4:	ldr	x8, [x20, #1584]
  402fd8:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  402fdc:	add	x10, x10, #0x358
  402fe0:	str	x0, [x19, #1592]
  402fe4:	add	x9, x0, x8, lsl #3
  402fe8:	stur	x10, [x9, #-8]
  402fec:	ldrb	w9, [x10, #44]
  402ff0:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  402ff4:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  402ff8:	mov	w10, #0x1                   	// #1
  402ffc:	add	x8, x8, #0x1
  403000:	strb	w10, [x9, #900]
  403004:	lsr	x9, x8, #60
  403008:	str	x8, [x20, #1584]
  40300c:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  403010:	lsl	x1, x8, #3
  403014:	bl	409fa0 <__fxstatat@plt+0x7e50>
  403018:	ldr	x8, [x20, #1584]
  40301c:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  403020:	add	x10, x10, #0x388
  403024:	str	x0, [x19, #1592]
  403028:	add	x9, x0, x8, lsl #3
  40302c:	stur	x10, [x9, #-8]
  403030:	ldrb	w9, [x10, #44]
  403034:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  403038:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  40303c:	mov	w10, #0x1                   	// #1
  403040:	add	x8, x8, #0x1
  403044:	strb	w10, [x9, #948]
  403048:	lsr	x9, x8, #60
  40304c:	str	x8, [x20, #1584]
  403050:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  403054:	lsl	x1, x8, #3
  403058:	bl	409fa0 <__fxstatat@plt+0x7e50>
  40305c:	ldr	x8, [x20, #1584]
  403060:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  403064:	add	x10, x10, #0x3b8
  403068:	str	x0, [x19, #1592]
  40306c:	add	x9, x0, x8, lsl #3
  403070:	stur	x10, [x9, #-8]
  403074:	ldrb	w9, [x10, #44]
  403078:	adrp	x11, 40e000 <__fxstatat@plt+0xbeb0>
  40307c:	add	x11, x11, #0x811
  403080:	str	x11, [x10, #24]
  403084:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  403088:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  40308c:	mov	w10, #0x1                   	// #1
  403090:	add	x8, x8, #0x1
  403094:	strb	w10, [x9, #996]
  403098:	b	403254 <__fxstatat@plt+0x1104>
  40309c:	ldr	x8, [x20, #1584]
  4030a0:	add	x8, x8, #0x1
  4030a4:	lsr	x9, x8, #60
  4030a8:	str	x8, [x20, #1584]
  4030ac:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  4030b0:	adrp	x19, 420000 <__fxstatat@plt+0x1deb0>
  4030b4:	ldr	x0, [x19, #1592]
  4030b8:	lsl	x1, x8, #3
  4030bc:	bl	409fa0 <__fxstatat@plt+0x7e50>
  4030c0:	ldr	x8, [x20, #1584]
  4030c4:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  4030c8:	add	x10, x10, #0x2c8
  4030cc:	str	x0, [x19, #1592]
  4030d0:	add	x9, x0, x8, lsl #3
  4030d4:	stur	x10, [x9, #-8]
  4030d8:	ldrb	w9, [x10, #44]
  4030dc:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  4030e0:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  4030e4:	ldrb	w9, [x9, #1496]
  4030e8:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  4030ec:	mov	w11, #0x1                   	// #1
  4030f0:	strb	w11, [x10, #756]
  4030f4:	cmp	w9, #0x1
  4030f8:	b.ne	403140 <__fxstatat@plt+0xff0>  // b.any
  4030fc:	add	x8, x8, #0x1
  403100:	lsr	x9, x8, #60
  403104:	str	x8, [x20, #1584]
  403108:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  40310c:	lsl	x1, x8, #3
  403110:	bl	409fa0 <__fxstatat@plt+0x7e50>
  403114:	ldr	x8, [x20, #1584]
  403118:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  40311c:	add	x10, x10, #0x2f8
  403120:	str	x0, [x19, #1592]
  403124:	add	x9, x0, x8, lsl #3
  403128:	stur	x10, [x9, #-8]
  40312c:	ldrb	w9, [x10, #44]
  403130:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  403134:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  403138:	mov	w10, #0x1                   	// #1
  40313c:	strb	w10, [x9, #804]
  403140:	add	x8, x8, #0x1
  403144:	lsr	x9, x8, #60
  403148:	str	x8, [x20, #1584]
  40314c:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  403150:	lsl	x1, x8, #3
  403154:	bl	409fa0 <__fxstatat@plt+0x7e50>
  403158:	ldr	x8, [x20, #1584]
  40315c:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  403160:	add	x10, x10, #0x3e8
  403164:	str	x0, [x19, #1592]
  403168:	add	x9, x0, x8, lsl #3
  40316c:	stur	x10, [x9, #-8]
  403170:	ldrb	w9, [x10, #44]
  403174:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  403178:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  40317c:	mov	w10, #0x1                   	// #1
  403180:	add	x8, x8, #0x1
  403184:	strb	w10, [x9, #1044]
  403188:	lsr	x9, x8, #60
  40318c:	str	x8, [x20, #1584]
  403190:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  403194:	lsl	x1, x8, #3
  403198:	bl	409fa0 <__fxstatat@plt+0x7e50>
  40319c:	ldr	x8, [x20, #1584]
  4031a0:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  4031a4:	add	x10, x10, #0x418
  4031a8:	str	x0, [x19, #1592]
  4031ac:	add	x9, x0, x8, lsl #3
  4031b0:	stur	x10, [x9, #-8]
  4031b4:	ldrb	w9, [x10, #44]
  4031b8:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  4031bc:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  4031c0:	mov	w10, #0x1                   	// #1
  4031c4:	add	x8, x8, #0x1
  4031c8:	strb	w10, [x9, #1092]
  4031cc:	lsr	x9, x8, #60
  4031d0:	str	x8, [x20, #1584]
  4031d4:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  4031d8:	lsl	x1, x8, #3
  4031dc:	bl	409fa0 <__fxstatat@plt+0x7e50>
  4031e0:	ldr	x8, [x20, #1584]
  4031e4:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  4031e8:	add	x10, x10, #0x448
  4031ec:	str	x0, [x19, #1592]
  4031f0:	add	x9, x0, x8, lsl #3
  4031f4:	stur	x10, [x9, #-8]
  4031f8:	ldrb	w9, [x10, #44]
  4031fc:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  403200:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  403204:	mov	w10, #0x1                   	// #1
  403208:	add	x8, x8, #0x1
  40320c:	strb	w10, [x9, #1140]
  403210:	lsr	x9, x8, #60
  403214:	str	x8, [x20, #1584]
  403218:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  40321c:	lsl	x1, x8, #3
  403220:	bl	409fa0 <__fxstatat@plt+0x7e50>
  403224:	ldr	x8, [x20, #1584]
  403228:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  40322c:	add	x10, x10, #0x478
  403230:	str	x0, [x19, #1592]
  403234:	add	x9, x0, x8, lsl #3
  403238:	stur	x10, [x9, #-8]
  40323c:	ldrb	w9, [x10, #44]
  403240:	cbnz	w9, 404078 <__fxstatat@plt+0x1f28>
  403244:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  403248:	mov	w10, #0x1                   	// #1
  40324c:	add	x8, x8, #0x1
  403250:	strb	w10, [x9, #1188]
  403254:	lsr	x9, x8, #60
  403258:	str	x8, [x20, #1584]
  40325c:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  403260:	lsl	x1, x8, #3
  403264:	bl	409fa0 <__fxstatat@plt+0x7e50>
  403268:	ldr	x8, [x20, #1584]
  40326c:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  403270:	add	x9, x9, #0x4a8
  403274:	str	x0, [x19, #1592]
  403278:	add	x8, x0, x8, lsl #3
  40327c:	stur	x9, [x8, #-8]
  403280:	ldrb	w8, [x9, #44]
  403284:	cbnz	w8, 404078 <__fxstatat@plt+0x1f28>
  403288:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40328c:	mov	w9, #0x1                   	// #1
  403290:	strb	w9, [x8, #1236]
  403294:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  403298:	ldr	x8, [x10, #1608]
  40329c:	add	x8, x8, #0x1
  4032a0:	lsr	x9, x8, #60
  4032a4:	str	x8, [x10, #1608]
  4032a8:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  4032ac:	adrp	x19, 420000 <__fxstatat@plt+0x1deb0>
  4032b0:	ldr	x0, [x19, #1600]
  4032b4:	lsl	x1, x8, #3
  4032b8:	bl	409fa0 <__fxstatat@plt+0x7e50>
  4032bc:	ldr	x8, [x20, #1584]
  4032c0:	str	x0, [x19, #1600]
  4032c4:	lsr	x9, x8, #60
  4032c8:	cbnz	x9, 404024 <__fxstatat@plt+0x1ed4>
  4032cc:	lsl	x0, x8, #3
  4032d0:	bl	409f20 <__fxstatat@plt+0x7dd0>
  4032d4:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  4032d8:	ldr	x8, [x19, #1600]
  4032dc:	ldr	x9, [x9, #1608]
  4032e0:	add	x8, x8, x9, lsl #3
  4032e4:	stur	x0, [x8, #-8]
  4032e8:	ldr	x8, [x20, #1584]
  4032ec:	cbz	x8, 403544 <__fxstatat@plt+0x13f4>
  4032f0:	adrp	x25, 420000 <__fxstatat@plt+0x1deb0>
  4032f4:	mov	x27, #0xf7cf                	// #63439
  4032f8:	ldr	x8, [x25, #1592]
  4032fc:	movk	x27, #0xe353, lsl #16
  403300:	movk	x27, #0x9ba5, lsl #32
  403304:	adrp	x26, 404000 <__fxstatat@plt+0x1eb0>
  403308:	adrp	x22, 404000 <__fxstatat@plt+0x1eb0>
  40330c:	mov	x24, xzr
  403310:	movk	x27, #0x20c4, lsl #48
  403314:	mov	w28, #0x3e8                 	// #1000
  403318:	adrp	x20, 420000 <__fxstatat@plt+0x1deb0>
  40331c:	add	x26, x26, #0xd70
  403320:	add	x22, x22, #0xe24
  403324:	b	403394 <__fxstatat@plt+0x1244>
  403328:	cmp	w0, #0x0
  40332c:	csel	x8, x22, x26, eq  // eq = none
  403330:	mov	x0, x19
  403334:	blr	x8
  403338:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40333c:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  403340:	ldr	x8, [x8, #1600]
  403344:	ldr	x9, [x9, #1608]
  403348:	ldur	x10, [x29, #-32]
  40334c:	mov	w1, wzr
  403350:	add	x8, x8, x9, lsl #3
  403354:	ldur	x8, [x8, #-8]
  403358:	str	x10, [x8, x23]
  40335c:	ldur	x0, [x29, #-32]
  403360:	bl	407b20 <__fxstatat@plt+0x59d0>
  403364:	ldr	x8, [x25, #1592]
  403368:	sxtw	x11, w0
  40336c:	add	x24, x24, #0x1
  403370:	ldr	x9, [x8, x23]
  403374:	ldr	x10, [x9, #32]
  403378:	cmp	x10, x11
  40337c:	csel	x10, x10, x11, hi  // hi = pmore
  403380:	str	x10, [x9, #32]
  403384:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  403388:	ldr	x9, [x9, #1584]
  40338c:	cmp	x24, x9
  403390:	b.cs	403544 <__fxstatat@plt+0x13f4>  // b.hs, b.nlast
  403394:	stur	xzr, [x29, #-32]
  403398:	lsl	x23, x24, #3
  40339c:	ldr	x8, [x8, x23]
  4033a0:	mov	w2, #0x5                   	// #5
  4033a4:	mov	x0, xzr
  4033a8:	ldr	x1, [x8, #24]
  4033ac:	bl	402070 <dcgettext@plt>
  4033b0:	ldr	x8, [x25, #1592]
  4033b4:	mov	x19, x0
  4033b8:	ldr	x8, [x8, x23]
  4033bc:	ldr	w8, [x8]
  4033c0:	cmp	w8, #0x2
  4033c4:	b.ne	403518 <__fxstatat@plt+0x13c8>  // b.any
  4033c8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4033cc:	ldr	w8, [x8, #1568]
  4033d0:	cmp	w8, #0x4
  4033d4:	b.eq	403430 <__fxstatat@plt+0x12e0>  // b.none
  4033d8:	cmp	w8, #0x3
  4033dc:	b.eq	4033f0 <__fxstatat@plt+0x12a0>  // b.none
  4033e0:	cbnz	w8, 403518 <__fxstatat@plt+0x13c8>
  4033e4:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4033e8:	ldr	w8, [x8, #1492]
  4033ec:	b	40343c <__fxstatat@plt+0x12ec>
  4033f0:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4033f4:	ldr	x0, [x8, #1560]
  4033f8:	add	x1, sp, #0x40
  4033fc:	bl	40768c <__fxstatat@plt+0x553c>
  403400:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  403404:	mov	x21, x0
  403408:	mov	w2, #0x5                   	// #5
  40340c:	mov	x0, xzr
  403410:	add	x1, x1, #0x896
  403414:	bl	402070 <dcgettext@plt>
  403418:	mov	x2, x0
  40341c:	sub	x0, x29, #0x20
  403420:	mov	w1, #0x1                   	// #1
  403424:	mov	x3, x21
  403428:	mov	x4, x19
  40342c:	b	403500 <__fxstatat@plt+0x13b0>
  403430:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403434:	ldr	w8, [x8, #1492]
  403438:	tbnz	w8, #4, 403518 <__fxstatat@plt+0x13c8>
  40343c:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  403440:	ldr	x0, [x9, #1560]
  403444:	mov	x9, x0
  403448:	mov	x12, x0
  40344c:	lsr	x10, x12, #3
  403450:	umulh	x10, x10, x27
  403454:	lsr	x13, x10, #4
  403458:	msub	x10, x13, x28, x12
  40345c:	and	x11, x9, #0x3ff
  403460:	orr	x14, x10, x11
  403464:	lsr	x9, x9, #10
  403468:	mov	x12, x13
  40346c:	cbz	x14, 40344c <__fxstatat@plt+0x12fc>
  403470:	mov	w9, #0x124                 	// #292
  403474:	cmp	x10, #0x0
  403478:	and	w8, w8, w9
  40347c:	ccmp	x11, #0x0, #0x0, ne  // ne = any
  403480:	mov	w9, #0x98                  	// #152
  403484:	mov	w12, #0xb8                  	// #184
  403488:	csel	w9, w12, w9, eq  // eq = none
  40348c:	cmp	x11, #0x0
  403490:	orr	w8, w9, w8
  403494:	ccmp	x10, #0x0, #0x0, ne  // ne = any
  403498:	and	w9, w8, #0xffffff9f
  40349c:	csel	w8, w9, w8, eq  // eq = none
  4034a0:	mov	w9, #0x100                 	// #256
  4034a4:	bic	w9, w9, w8, lsl #3
  4034a8:	orr	w2, w9, w8
  4034ac:	add	x1, sp, #0x40
  4034b0:	mov	w3, #0x1                   	// #1
  4034b4:	mov	w4, #0x1                   	// #1
  4034b8:	bl	406da4 <__fxstatat@plt+0x4c54>
  4034bc:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4034c0:	mov	x19, x0
  4034c4:	mov	w2, #0x5                   	// #5
  4034c8:	mov	x0, xzr
  4034cc:	add	x1, x1, #0x7b7
  4034d0:	bl	402070 <dcgettext@plt>
  4034d4:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4034d8:	mov	x21, x0
  4034dc:	mov	w2, #0x5                   	// #5
  4034e0:	mov	x0, xzr
  4034e4:	add	x1, x1, #0x896
  4034e8:	bl	402070 <dcgettext@plt>
  4034ec:	mov	x2, x0
  4034f0:	sub	x0, x29, #0x20
  4034f4:	mov	w1, #0x1                   	// #1
  4034f8:	mov	x3, x19
  4034fc:	mov	x4, x21
  403500:	bl	401f00 <__asprintf_chk@plt>
  403504:	cmn	w0, #0x1
  403508:	b.ne	403510 <__fxstatat@plt+0x13c0>  // b.any
  40350c:	stur	xzr, [x29, #-32]
  403510:	ldur	x19, [x29, #-32]
  403514:	b	403528 <__fxstatat@plt+0x13d8>
  403518:	mov	x0, x19
  40351c:	bl	401e60 <strdup@plt>
  403520:	mov	x19, x0
  403524:	stur	x0, [x29, #-32]
  403528:	cbz	x19, 404024 <__fxstatat@plt+0x1ed4>
  40352c:	ldr	w0, [x20, #1288]
  403530:	tbz	w0, #31, 403328 <__fxstatat@plt+0x11d8>
  403534:	mov	w0, #0x1                   	// #1
  403538:	bl	402030 <isatty@plt>
  40353c:	str	w0, [x20, #1288]
  403540:	b	403328 <__fxstatat@plt+0x11d8>
  403544:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403548:	ldrsw	x25, [x8, #1440]
  40354c:	ldr	w28, [sp, #60]
  403550:	cmp	w25, w28
  403554:	b.ge	403ab0 <__fxstatat@plt+0x1960>  // b.tcont
  403558:	ldr	x23, [sp, #40]
  40355c:	mov	w24, #0x1                   	// #1
  403560:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403564:	strb	w24, [x8, #1489]
  403568:	b	4035bc <__fxstatat@plt+0x146c>
  40356c:	ldr	x0, [sp, #8]
  403570:	bl	401f70 <free@plt>
  403574:	ldr	x27, [sp, #48]
  403578:	cbz	x27, 403794 <__fxstatat@plt+0x1644>
  40357c:	ldrb	w8, [x27, #40]
  403580:	ldp	x0, x1, [x27]
  403584:	ldr	x4, [x27, #24]
  403588:	ldr	x2, [sp, #16]
  40358c:	ubfx	w6, w8, #1, #1
  403590:	and	w5, w8, #0x1
  403594:	mov	x3, xzr
  403598:	mov	x7, xzr
  40359c:	strb	wzr, [sp]
  4035a0:	bl	4044c0 <__fxstatat@plt+0x2370>
  4035a4:	ldp	x25, x23, [sp, #32]
  4035a8:	ldr	w28, [sp, #60]
  4035ac:	mov	w24, #0x1                   	// #1
  4035b0:	add	x25, x25, #0x1
  4035b4:	cmp	w25, w28
  4035b8:	b.eq	403dbc <__fxstatat@plt+0x1c6c>  // b.none
  4035bc:	ldr	x20, [x23, x25, lsl #3]
  4035c0:	cbz	x20, 4035b0 <__fxstatat@plt+0x1460>
  4035c4:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4035c8:	ldrsw	x8, [x8, #1440]
  4035cc:	ldr	x9, [sp, #24]
  4035d0:	sub	x8, x25, x8
  4035d4:	add	x26, x9, x8, lsl #7
  4035d8:	ldr	w8, [x26, #16]
  4035dc:	and	w8, w8, #0xf000
  4035e0:	orr	w8, w8, #0x4000
  4035e4:	cmp	w8, #0x6, lsl #12
  4035e8:	b.ne	4037ec <__fxstatat@plt+0x169c>  // b.any
  4035ec:	mov	x0, x20
  4035f0:	bl	401ee0 <canonicalize_file_name@plt>
  4035f4:	mov	x28, x20
  4035f8:	cbz	x0, 403608 <__fxstatat@plt+0x14b8>
  4035fc:	ldrb	w8, [x0]
  403600:	cmp	w8, #0x2f
  403604:	csel	x28, x0, x20, eq  // eq = none
  403608:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40360c:	ldr	x27, [x8, #1576]
  403610:	cbz	x27, 403788 <__fxstatat@plt+0x1638>
  403614:	str	x25, [sp, #32]
  403618:	mov	w25, wzr
  40361c:	mov	w19, wzr
  403620:	mov	x24, #0xffffffffffffffff    	// #-1
  403624:	stp	x0, x20, [sp, #8]
  403628:	str	xzr, [sp, #48]
  40362c:	b	40365c <__fxstatat@plt+0x150c>
  403630:	cmp	x23, #0x1
  403634:	mov	x24, x23
  403638:	str	x27, [sp, #48]
  40363c:	b.eq	403a94 <__fxstatat@plt+0x1944>  // b.none
  403640:	mov	w19, wzr
  403644:	mov	x0, x21
  403648:	bl	401f70 <free@plt>
  40364c:	mov	x0, x22
  403650:	bl	401f70 <free@plt>
  403654:	ldr	x27, [x27, #48]
  403658:	cbz	x27, 40356c <__fxstatat@plt+0x141c>
  40365c:	ldr	x23, [x27]
  403660:	mov	x0, x23
  403664:	bl	401ee0 <canonicalize_file_name@plt>
  403668:	mov	x22, x0
  40366c:	cbz	x0, 40367c <__fxstatat@plt+0x152c>
  403670:	ldrb	w8, [x22]
  403674:	cmp	w8, #0x2f
  403678:	csel	x23, x22, x23, eq  // eq = none
  40367c:	mov	x0, x28
  403680:	mov	x1, x23
  403684:	bl	401f30 <strcmp@plt>
  403688:	cbnz	w0, 40364c <__fxstatat@plt+0x14fc>
  40368c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403690:	ldr	x21, [x8, #1576]
  403694:	ldr	x19, [x27, #8]
  403698:	cbz	x21, 403730 <__fxstatat@plt+0x15e0>
  40369c:	mov	x20, xzr
  4036a0:	ldr	x0, [x21, #8]
  4036a4:	mov	x1, x19
  4036a8:	bl	401f30 <strcmp@plt>
  4036ac:	cmp	w0, #0x0
  4036b0:	csel	x20, x21, x20, eq  // eq = none
  4036b4:	ldr	x21, [x21, #48]
  4036b8:	cbnz	x21, 4036a0 <__fxstatat@plt+0x1550>
  4036bc:	cbz	x20, 403730 <__fxstatat@plt+0x15e0>
  4036c0:	ldr	x0, [x20]
  4036c4:	bl	401ee0 <canonicalize_file_name@plt>
  4036c8:	mov	x21, x0
  4036cc:	cbz	x0, 4036dc <__fxstatat@plt+0x158c>
  4036d0:	ldrb	w8, [x21]
  4036d4:	cmp	w8, #0x2f
  4036d8:	b.eq	4036f4 <__fxstatat@plt+0x15a4>  // b.none
  4036dc:	mov	x0, x21
  4036e0:	bl	401f70 <free@plt>
  4036e4:	ldr	x0, [x20]
  4036e8:	bl	40a1dc <__fxstatat@plt+0x808c>
  4036ec:	mov	x21, x0
  4036f0:	cbz	x0, 40372c <__fxstatat@plt+0x15dc>
  4036f4:	mov	x0, x21
  4036f8:	mov	x1, x23
  4036fc:	bl	401f30 <strcmp@plt>
  403700:	ldr	x19, [x27, #8]
  403704:	mov	w20, w0
  403708:	mov	x0, x19
  40370c:	bl	401c40 <strlen@plt>
  403710:	cbz	w20, 40371c <__fxstatat@plt+0x15cc>
  403714:	mov	w19, #0x1                   	// #1
  403718:	b	403644 <__fxstatat@plt+0x14f4>
  40371c:	mov	x23, x0
  403720:	cmp	x23, x24
  403724:	b.cs	403748 <__fxstatat@plt+0x15f8>  // b.hs, b.nlast
  403728:	b	403750 <__fxstatat@plt+0x1600>
  40372c:	ldr	x19, [x27, #8]
  403730:	mov	x0, x19
  403734:	bl	401c40 <strlen@plt>
  403738:	mov	x23, x0
  40373c:	mov	x21, xzr
  403740:	cmp	x23, x24
  403744:	b.cc	403750 <__fxstatat@plt+0x1600>  // b.lo, b.ul, b.last
  403748:	eor	w8, w25, #0x1
  40374c:	tbz	w8, #0, 403640 <__fxstatat@plt+0x14f0>
  403750:	cmp	x23, x24
  403754:	add	x2, sp, #0x40
  403758:	mov	w0, wzr
  40375c:	mov	x1, x19
  403760:	cset	w20, cc  // cc = lo, ul, last
  403764:	bl	402120 <__xstat@plt>
  403768:	cmp	w0, #0x0
  40376c:	cset	w8, eq  // eq = none
  403770:	orr	w25, w25, w8
  403774:	cbz	w0, 403630 <__fxstatat@plt+0x14e0>
  403778:	eor	w8, w25, #0x1
  40377c:	and	w8, w20, w8
  403780:	cbz	w8, 403640 <__fxstatat@plt+0x14f0>
  403784:	b	403630 <__fxstatat@plt+0x14e0>
  403788:	bl	401f70 <free@plt>
  40378c:	ldr	w28, [sp, #60]
  403790:	b	4037ec <__fxstatat@plt+0x169c>
  403794:	ldp	x25, x23, [sp, #32]
  403798:	ldr	w28, [sp, #60]
  40379c:	ldr	x20, [sp, #16]
  4037a0:	mov	w24, #0x1                   	// #1
  4037a4:	tbz	w19, #0, 4037ec <__fxstatat@plt+0x169c>
  4037a8:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4037ac:	mov	w2, #0x5                   	// #5
  4037b0:	mov	x0, xzr
  4037b4:	add	x1, x1, #0x89c
  4037b8:	bl	402070 <dcgettext@plt>
  4037bc:	mov	x19, x0
  4037c0:	mov	w0, #0x4                   	// #4
  4037c4:	mov	x1, x20
  4037c8:	bl	409048 <__fxstatat@plt+0x6ef8>
  4037cc:	mov	x3, x0
  4037d0:	mov	w0, wzr
  4037d4:	mov	w1, wzr
  4037d8:	mov	x2, x19
  4037dc:	bl	401c80 <error@plt>
  4037e0:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4037e4:	strb	w24, [x8, #1500]
  4037e8:	b	4035b0 <__fxstatat@plt+0x1460>
  4037ec:	mov	x0, x20
  4037f0:	mov	x27, x20
  4037f4:	bl	401ee0 <canonicalize_file_name@plt>
  4037f8:	mov	x22, x0
  4037fc:	cbz	x0, 4038c0 <__fxstatat@plt+0x1770>
  403800:	ldrb	w8, [x22]
  403804:	cmp	w8, #0x2f
  403808:	b.ne	4038c0 <__fxstatat@plt+0x1770>  // b.any
  40380c:	mov	x0, x22
  403810:	bl	401c40 <strlen@plt>
  403814:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403818:	ldr	x24, [x8, #1576]
  40381c:	cbz	x24, 403a7c <__fxstatat@plt+0x192c>
  403820:	mov	x21, x0
  403824:	str	x25, [sp, #32]
  403828:	mov	x20, xzr
  40382c:	mov	x25, xzr
  403830:	b	403844 <__fxstatat@plt+0x16f4>
  403834:	mov	x25, x19
  403838:	mov	x20, x24
  40383c:	ldr	x24, [x24, #48]
  403840:	cbz	x24, 403a38 <__fxstatat@plt+0x18e8>
  403844:	ldr	x0, [x24, #24]
  403848:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40384c:	add	x1, x1, #0x8cd
  403850:	bl	401f30 <strcmp@plt>
  403854:	cbz	w0, 40383c <__fxstatat@plt+0x16ec>
  403858:	cbz	x20, 40386c <__fxstatat@plt+0x171c>
  40385c:	ldrb	w8, [x20, #40]
  403860:	tbnz	w8, #0, 40386c <__fxstatat@plt+0x171c>
  403864:	ldrb	w8, [x24, #40]
  403868:	tbnz	w8, #0, 40383c <__fxstatat@plt+0x16ec>
  40386c:	ldr	x23, [x24, #8]
  403870:	mov	x0, x23
  403874:	bl	401c40 <strlen@plt>
  403878:	cmp	x25, x0
  40387c:	b.hi	40383c <__fxstatat@plt+0x16ec>  // b.pmore
  403880:	mov	x19, x0
  403884:	cmp	x0, x21
  403888:	b.hi	40383c <__fxstatat@plt+0x16ec>  // b.pmore
  40388c:	cmp	x19, #0x1
  403890:	b.eq	403834 <__fxstatat@plt+0x16e4>  // b.none
  403894:	cmp	x19, x21
  403898:	b.eq	4038a8 <__fxstatat@plt+0x1758>  // b.none
  40389c:	ldrb	w8, [x22, x19]
  4038a0:	cmp	w8, #0x2f
  4038a4:	b.ne	40383c <__fxstatat@plt+0x16ec>  // b.any
  4038a8:	mov	x0, x23
  4038ac:	mov	x1, x22
  4038b0:	mov	x2, x19
  4038b4:	bl	401da0 <strncmp@plt>
  4038b8:	cbnz	w0, 40383c <__fxstatat@plt+0x16ec>
  4038bc:	b	403834 <__fxstatat@plt+0x16e4>
  4038c0:	mov	x0, x22
  4038c4:	bl	401f70 <free@plt>
  4038c8:	adrp	x22, 40e000 <__fxstatat@plt+0xbeb0>
  4038cc:	add	x22, x22, #0x8cd
  4038d0:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4038d4:	ldr	x19, [x8, #1576]
  4038d8:	cbz	x19, 4039f0 <__fxstatat@plt+0x18a0>
  4038dc:	mov	x20, xzr
  4038e0:	ldr	x8, [x19, #32]
  4038e4:	mov	x21, x20
  4038e8:	cmn	x8, #0x1
  4038ec:	b.ne	403954 <__fxstatat@plt+0x1804>  // b.any
  4038f0:	ldr	x1, [x19, #8]
  4038f4:	add	x2, sp, #0x40
  4038f8:	mov	w0, wzr
  4038fc:	bl	402120 <__xstat@plt>
  403900:	cbz	w0, 40394c <__fxstatat@plt+0x17fc>
  403904:	bl	4020f0 <__errno_location@plt>
  403908:	ldr	w8, [x0]
  40390c:	cmp	w8, #0x5
  403910:	b.ne	403944 <__fxstatat@plt+0x17f4>  // b.any
  403914:	ldr	x2, [x19, #8]
  403918:	mov	w1, #0x3                   	// #3
  40391c:	mov	w0, wzr
  403920:	bl	409274 <__fxstatat@plt+0x7124>
  403924:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  403928:	mov	x3, x0
  40392c:	mov	w1, #0x5                   	// #5
  403930:	mov	w0, wzr
  403934:	add	x2, x2, #0x407
  403938:	bl	401c80 <error@plt>
  40393c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403940:	strb	w24, [x8, #1500]
  403944:	mov	x8, #0xfffffffffffffffe    	// #-2
  403948:	b	403950 <__fxstatat@plt+0x1800>
  40394c:	ldr	x8, [sp, #64]
  403950:	str	x8, [x19, #32]
  403954:	ldr	x9, [x26]
  403958:	cmp	x9, x8
  40395c:	b.ne	4039b4 <__fxstatat@plt+0x1864>  // b.any
  403960:	ldr	x0, [x19, #24]
  403964:	mov	x1, x22
  403968:	bl	401f30 <strcmp@plt>
  40396c:	cbz	w0, 4039b4 <__fxstatat@plt+0x1864>
  403970:	cbz	x21, 403984 <__fxstatat@plt+0x1834>
  403974:	ldrb	w8, [x21, #40]
  403978:	tbnz	w8, #0, 403984 <__fxstatat@plt+0x1834>
  40397c:	ldrb	w8, [x19, #40]
  403980:	tbnz	w8, #0, 4039b4 <__fxstatat@plt+0x1864>
  403984:	ldr	x1, [x19, #8]
  403988:	add	x2, sp, #0x40
  40398c:	mov	w0, wzr
  403990:	bl	402120 <__xstat@plt>
  403994:	cbnz	w0, 4039ac <__fxstatat@plt+0x185c>
  403998:	ldr	x8, [sp, #64]
  40399c:	ldr	x9, [x19, #32]
  4039a0:	mov	x20, x19
  4039a4:	cmp	x8, x9
  4039a8:	b.eq	4039b8 <__fxstatat@plt+0x1868>  // b.none
  4039ac:	mov	x8, #0xfffffffffffffffe    	// #-2
  4039b0:	str	x8, [x19, #32]
  4039b4:	mov	x20, x21
  4039b8:	ldr	x19, [x19, #48]
  4039bc:	cbnz	x19, 4038e0 <__fxstatat@plt+0x1790>
  4039c0:	cbz	x20, 4039f0 <__fxstatat@plt+0x18a0>
  4039c4:	ldrb	w8, [x20, #40]
  4039c8:	ldp	x0, x1, [x20]
  4039cc:	ldr	x4, [x20, #24]
  4039d0:	mov	x2, x27
  4039d4:	ubfx	w6, w8, #1, #1
  4039d8:	and	w5, w8, #0x1
  4039dc:	mov	x3, x27
  4039e0:	mov	x7, xzr
  4039e4:	strb	wzr, [sp]
  4039e8:	bl	4044c0 <__fxstatat@plt+0x2370>
  4039ec:	b	4035b0 <__fxstatat@plt+0x1460>
  4039f0:	mov	x0, x27
  4039f4:	mov	x1, x26
  4039f8:	bl	404e94 <__fxstatat@plt+0x2d44>
  4039fc:	cbz	x0, 4035b0 <__fxstatat@plt+0x1460>
  403a00:	mov	x19, x0
  403a04:	mov	x0, xzr
  403a08:	mov	x1, x19
  403a0c:	mov	x2, x27
  403a10:	mov	x3, xzr
  403a14:	mov	x4, xzr
  403a18:	mov	w5, wzr
  403a1c:	mov	w6, wzr
  403a20:	mov	x7, xzr
  403a24:	strb	wzr, [sp]
  403a28:	bl	4044c0 <__fxstatat@plt+0x2370>
  403a2c:	mov	x0, x19
  403a30:	bl	401f70 <free@plt>
  403a34:	b	4035b0 <__fxstatat@plt+0x1460>
  403a38:	mov	x0, x22
  403a3c:	bl	401f70 <free@plt>
  403a40:	ldp	x25, x23, [sp, #32]
  403a44:	adrp	x22, 40e000 <__fxstatat@plt+0xbeb0>
  403a48:	mov	w24, #0x1                   	// #1
  403a4c:	add	x22, x22, #0x8cd
  403a50:	cbz	x20, 4038d0 <__fxstatat@plt+0x1780>
  403a54:	ldr	x1, [x20, #8]
  403a58:	add	x2, sp, #0x40
  403a5c:	mov	w0, wzr
  403a60:	bl	402120 <__xstat@plt>
  403a64:	cbnz	w0, 4038d0 <__fxstatat@plt+0x1780>
  403a68:	ldr	x8, [sp, #64]
  403a6c:	ldr	x9, [x26]
  403a70:	cmp	x8, x9
  403a74:	b.ne	4038d0 <__fxstatat@plt+0x1780>  // b.any
  403a78:	b	4039c4 <__fxstatat@plt+0x1874>
  403a7c:	mov	x0, x22
  403a80:	bl	401f70 <free@plt>
  403a84:	ldr	x23, [sp, #40]
  403a88:	adrp	x22, 40e000 <__fxstatat@plt+0xbeb0>
  403a8c:	mov	w24, #0x1                   	// #1
  403a90:	b	4038cc <__fxstatat@plt+0x177c>
  403a94:	mov	x0, x21
  403a98:	bl	401f70 <free@plt>
  403a9c:	mov	x0, x22
  403aa0:	bl	401f70 <free@plt>
  403aa4:	ldr	x0, [sp, #8]
  403aa8:	bl	401f70 <free@plt>
  403aac:	b	40357c <__fxstatat@plt+0x142c>
  403ab0:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403ab4:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  403ab8:	ldr	x8, [x8, #1576]
  403abc:	ldrb	w9, [x9, #1488]
  403ac0:	mov	x0, xzr
  403ac4:	str	w9, [sp, #60]
  403ac8:	cbz	x8, 403ad8 <__fxstatat@plt+0x1988>
  403acc:	ldr	x8, [x8, #48]
  403ad0:	add	x0, x0, #0x1
  403ad4:	cbnz	x8, 403acc <__fxstatat@plt+0x197c>
  403ad8:	adrp	x2, 404000 <__fxstatat@plt+0x1eb0>
  403adc:	adrp	x3, 404000 <__fxstatat@plt+0x1eb0>
  403ae0:	adrp	x4, 404000 <__fxstatat@plt+0x1eb0>
  403ae4:	add	x2, x2, #0xe6c
  403ae8:	add	x3, x3, #0xe7c
  403aec:	add	x4, x4, #0xe90
  403af0:	mov	x1, xzr
  403af4:	bl	406028 <__fxstatat@plt+0x3ed8>
  403af8:	adrp	x27, 420000 <__fxstatat@plt+0x1deb0>
  403afc:	str	x0, [x27, #1616]
  403b00:	cbz	x0, 404024 <__fxstatat@plt+0x1ed4>
  403b04:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403b08:	ldr	x28, [x8, #1576]
  403b0c:	cbz	x28, 403d38 <__fxstatat@plt+0x1be8>
  403b10:	mov	x26, xzr
  403b14:	ldrb	w8, [x28, #40]
  403b18:	tbz	w8, #1, 403b28 <__fxstatat@plt+0x19d8>
  403b1c:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  403b20:	ldrb	w9, [x9, #1572]
  403b24:	tbnz	w9, #0, 403c34 <__fxstatat@plt+0x1ae4>
  403b28:	tbz	w8, #0, 403b48 <__fxstatat@plt+0x19f8>
  403b2c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403b30:	ldrb	w8, [x8, #1488]
  403b34:	tbnz	w8, #0, 403b48 <__fxstatat@plt+0x19f8>
  403b38:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403b3c:	ldrb	w8, [x8, #1489]
  403b40:	cmp	w8, #0x1
  403b44:	b.ne	403c34 <__fxstatat@plt+0x1ae4>  // b.any
  403b48:	ldr	x19, [x28, #24]
  403b4c:	cbz	x19, 403b78 <__fxstatat@plt+0x1a28>
  403b50:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403b54:	ldr	x20, [x8, #1472]
  403b58:	cbz	x20, 403b78 <__fxstatat@plt+0x1a28>
  403b5c:	ldr	x1, [x20]
  403b60:	mov	x0, x19
  403b64:	bl	401f30 <strcmp@plt>
  403b68:	cbz	w0, 403b78 <__fxstatat@plt+0x1a28>
  403b6c:	ldr	x20, [x20, #8]
  403b70:	cbnz	x20, 403b5c <__fxstatat@plt+0x1a0c>
  403b74:	b	403c34 <__fxstatat@plt+0x1ae4>
  403b78:	cbz	x19, 403ba0 <__fxstatat@plt+0x1a50>
  403b7c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403b80:	ldr	x20, [x8, #1480]
  403b84:	cbz	x20, 403ba0 <__fxstatat@plt+0x1a50>
  403b88:	ldr	x1, [x20]
  403b8c:	mov	x0, x19
  403b90:	bl	401f30 <strcmp@plt>
  403b94:	cbz	w0, 403c34 <__fxstatat@plt+0x1ae4>
  403b98:	ldr	x20, [x20, #8]
  403b9c:	cbnz	x20, 403b88 <__fxstatat@plt+0x1a38>
  403ba0:	ldr	x1, [x28, #8]
  403ba4:	add	x2, sp, #0x40
  403ba8:	mov	w0, wzr
  403bac:	bl	402120 <__xstat@plt>
  403bb0:	cmn	w0, #0x1
  403bb4:	b.eq	403c34 <__fxstatat@plt+0x1ae4>  // b.none
  403bb8:	ldr	x0, [x27, #1616]
  403bbc:	cbz	x0, 403c3c <__fxstatat@plt+0x1aec>
  403bc0:	ldr	x8, [sp, #64]
  403bc4:	sub	x1, x29, #0x20
  403bc8:	stur	x8, [x29, #-32]
  403bcc:	bl	405d50 <__fxstatat@plt+0x3c00>
  403bd0:	cbz	x0, 403c3c <__fxstatat@plt+0x1aec>
  403bd4:	ldr	x22, [x0, #8]
  403bd8:	mov	x19, x0
  403bdc:	ldr	x20, [x22, #8]
  403be0:	mov	x0, x20
  403be4:	bl	401c40 <strlen@plt>
  403be8:	ldr	x21, [x28, #8]
  403bec:	mov	x24, x0
  403bf0:	mov	x0, x21
  403bf4:	bl	401c40 <strlen@plt>
  403bf8:	ldr	x8, [x22, #16]
  403bfc:	mov	x23, x0
  403c00:	str	x20, [sp, #48]
  403c04:	mov	x20, x24
  403c08:	cbz	x8, 403c74 <__fxstatat@plt+0x1b24>
  403c0c:	ldr	x24, [x28, #16]
  403c10:	cbz	x24, 403c74 <__fxstatat@plt+0x1b24>
  403c14:	mov	x0, x8
  403c18:	bl	401c40 <strlen@plt>
  403c1c:	mov	x25, x0
  403c20:	mov	x0, x24
  403c24:	bl	401c40 <strlen@plt>
  403c28:	cmp	x25, x0
  403c2c:	cset	w25, cc  // cc = lo, ul, last
  403c30:	b	403c78 <__fxstatat@plt+0x1b28>
  403c34:	ldr	x8, [x28, #32]
  403c38:	str	x8, [sp, #64]
  403c3c:	mov	w0, #0x18                  	// #24
  403c40:	bl	409f20 <__fxstatat@plt+0x7dd0>
  403c44:	mov	x19, x0
  403c48:	ldr	x8, [sp, #64]
  403c4c:	ldr	x0, [x27, #1616]
  403c50:	mov	x1, x19
  403c54:	str	x26, [x19, #16]
  403c58:	stp	x8, x28, [x19]
  403c5c:	bl	406a40 <__fxstatat@plt+0x48f0>
  403c60:	cbz	x0, 404024 <__fxstatat@plt+0x1ed4>
  403c64:	ldr	x28, [x28, #48]
  403c68:	mov	x26, x19
  403c6c:	cbnz	x28, 403b14 <__fxstatat@plt+0x19c4>
  403c70:	b	403d3c <__fxstatat@plt+0x1bec>
  403c74:	mov	w25, wzr
  403c78:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403c7c:	ldrb	w8, [x8, #1501]
  403c80:	tbnz	w8, #0, 403ca4 <__fxstatat@plt+0x1b54>
  403c84:	ldrb	w8, [x28, #40]
  403c88:	tbz	w8, #1, 403ca4 <__fxstatat@plt+0x1b54>
  403c8c:	ldrb	w8, [x22, #40]
  403c90:	tbz	w8, #1, 403ca4 <__fxstatat@plt+0x1b54>
  403c94:	ldr	x0, [x22]
  403c98:	ldr	x1, [x28]
  403c9c:	bl	401f30 <strcmp@plt>
  403ca0:	cbnz	w0, 403c3c <__fxstatat@plt+0x1aec>
  403ca4:	ldr	x24, [x28]
  403ca8:	mov	w1, #0x2f                  	// #47
  403cac:	mov	x0, x24
  403cb0:	bl	401fc0 <strchr@plt>
  403cb4:	cbz	x0, 403cc8 <__fxstatat@plt+0x1b78>
  403cb8:	ldr	x0, [x22]
  403cbc:	mov	w1, #0x2f                  	// #47
  403cc0:	bl	401fc0 <strchr@plt>
  403cc4:	cbz	x0, 403d0c <__fxstatat@plt+0x1bbc>
  403cc8:	cmp	x20, x23
  403ccc:	cset	w8, hi  // hi = pmore
  403cd0:	eor	w9, w25, #0x1
  403cd4:	and	w8, w8, w9
  403cd8:	tbnz	w8, #0, 403d18 <__fxstatat@plt+0x1bc8>
  403cdc:	ldr	x0, [x22]
  403ce0:	mov	x1, x24
  403ce4:	bl	401f30 <strcmp@plt>
  403ce8:	mov	w8, w0
  403cec:	mov	x0, x28
  403cf0:	cbz	w8, 403d24 <__fxstatat@plt+0x1bd4>
  403cf4:	ldr	x1, [sp, #48]
  403cf8:	mov	x0, x21
  403cfc:	bl	401f30 <strcmp@plt>
  403d00:	mov	w8, w0
  403d04:	mov	x0, x28
  403d08:	cbnz	w8, 403d24 <__fxstatat@plt+0x1bd4>
  403d0c:	str	x28, [x19, #8]
  403d10:	mov	x0, x22
  403d14:	b	403d24 <__fxstatat@plt+0x1bd4>
  403d18:	mov	x0, x22
  403d1c:	str	x28, [x19, #8]
  403d20:	cbz	x22, 403c3c <__fxstatat@plt+0x1aec>
  403d24:	ldr	x28, [x28, #48]
  403d28:	ldr	w8, [sp, #60]
  403d2c:	tbnz	w8, #0, 403c6c <__fxstatat@plt+0x1b1c>
  403d30:	bl	40b458 <__fxstatat@plt+0x9308>
  403d34:	b	403c6c <__fxstatat@plt+0x1b1c>
  403d38:	mov	x26, xzr
  403d3c:	ldr	w8, [sp, #60]
  403d40:	tbnz	w8, #0, 403d7c <__fxstatat@plt+0x1c2c>
  403d44:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403d48:	str	xzr, [x8, #1576]
  403d4c:	cbz	x26, 403d70 <__fxstatat@plt+0x1c20>
  403d50:	mov	x9, xzr
  403d54:	ldr	x8, [x26, #8]
  403d58:	str	x9, [x8, #48]
  403d5c:	ldr	x26, [x26, #16]
  403d60:	mov	x9, x8
  403d64:	cbnz	x26, 403d54 <__fxstatat@plt+0x1c04>
  403d68:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  403d6c:	str	x8, [x9, #1576]
  403d70:	ldr	x0, [x27, #1616]
  403d74:	bl	4062d4 <__fxstatat@plt+0x4184>
  403d78:	str	xzr, [x27, #1616]
  403d7c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403d80:	ldr	x19, [x8, #1576]
  403d84:	cbz	x19, 403dbc <__fxstatat@plt+0x1c6c>
  403d88:	mov	w20, #0x1                   	// #1
  403d8c:	ldrb	w8, [x19, #40]
  403d90:	ldp	x0, x1, [x19]
  403d94:	ldr	x4, [x19, #24]
  403d98:	mov	x2, xzr
  403d9c:	ubfx	w6, w8, #1, #1
  403da0:	and	w5, w8, #0x1
  403da4:	mov	x3, xzr
  403da8:	mov	x7, xzr
  403dac:	strb	w20, [sp]
  403db0:	bl	4044c0 <__fxstatat@plt+0x2370>
  403db4:	ldr	x19, [x19, #48]
  403db8:	cbnz	x19, 403d8c <__fxstatat@plt+0x1c3c>
  403dbc:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403dc0:	ldrb	w8, [x8, #1497]
  403dc4:	cmp	w8, #0x1
  403dc8:	b.ne	403f9c <__fxstatat@plt+0x1e4c>  // b.any
  403dcc:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403dd0:	ldrb	w8, [x8, #1501]
  403dd4:	cmp	w8, #0x1
  403dd8:	b.ne	403e20 <__fxstatat@plt+0x1cd0>  // b.any
  403ddc:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403de0:	ldrb	w8, [x8, #756]
  403de4:	adrp	x9, 40f000 <__fxstatat@plt+0xceb0>
  403de8:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  403dec:	add	x9, x9, #0x106
  403df0:	add	x0, x0, #0x7c9
  403df4:	cmp	w8, #0x0
  403df8:	adrp	x7, 420000 <__fxstatat@plt+0x1deb0>
  403dfc:	csel	x1, x0, x9, eq  // eq = none
  403e00:	add	x7, x7, #0x5e0
  403e04:	mov	x2, xzr
  403e08:	mov	x3, xzr
  403e0c:	mov	x4, xzr
  403e10:	mov	w5, wzr
  403e14:	mov	w6, wzr
  403e18:	strb	wzr, [sp]
  403e1c:	bl	4044c0 <__fxstatat@plt+0x2370>
  403e20:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403e24:	ldr	x8, [x8, #1608]
  403e28:	adrp	x26, 420000 <__fxstatat@plt+0x1deb0>
  403e2c:	adrp	x28, 420000 <__fxstatat@plt+0x1deb0>
  403e30:	cbz	x8, 403fa8 <__fxstatat@plt+0x1e58>
  403e34:	mov	x20, xzr
  403e38:	adrp	x21, 420000 <__fxstatat@plt+0x1deb0>
  403e3c:	mov	w22, #0xa                   	// #10
  403e40:	adrp	x23, 420000 <__fxstatat@plt+0x1deb0>
  403e44:	mov	w24, #0x20                  	// #32
  403e48:	ldr	x8, [x26, #1584]
  403e4c:	cbz	x8, 403f5c <__fxstatat@plt+0x1e0c>
  403e50:	ldr	x9, [x23, #1592]
  403e54:	ldr	x10, [x28, #1600]
  403e58:	cmp	x8, #0x1
  403e5c:	cset	w8, eq  // eq = none
  403e60:	ldr	x9, [x9]
  403e64:	ldr	x10, [x10, x20, lsl #3]
  403e68:	lsl	w3, w8, #3
  403e6c:	add	x1, sp, #0x40
  403e70:	ldr	x11, [x9, #32]
  403e74:	ldr	x0, [x10]
  403e78:	str	x11, [sp, #64]
  403e7c:	ldr	w2, [x9, #40]
  403e80:	bl	407a6c <__fxstatat@plt+0x591c>
  403e84:	mov	x19, x0
  403e88:	cbnz	x0, 403e98 <__fxstatat@plt+0x1d48>
  403e8c:	ldr	x8, [x28, #1600]
  403e90:	ldr	x8, [x8, x20, lsl #3]
  403e94:	ldr	x0, [x8]
  403e98:	ldr	x1, [x21, #1448]
  403e9c:	bl	402090 <fputs_unlocked@plt>
  403ea0:	mov	x0, x19
  403ea4:	bl	401f70 <free@plt>
  403ea8:	ldr	x8, [x26, #1584]
  403eac:	cmp	x8, #0x2
  403eb0:	b.cc	403f5c <__fxstatat@plt+0x1e0c>  // b.lo, b.ul, b.last
  403eb4:	mov	w25, #0x1                   	// #1
  403eb8:	b	403edc <__fxstatat@plt+0x1d8c>
  403ebc:	ldr	x1, [x21, #1448]
  403ec0:	bl	402090 <fputs_unlocked@plt>
  403ec4:	mov	x0, x19
  403ec8:	bl	401f70 <free@plt>
  403ecc:	ldr	x8, [x26, #1584]
  403ed0:	add	x25, x25, #0x1
  403ed4:	cmp	x25, x8
  403ed8:	b.cs	403f5c <__fxstatat@plt+0x1e0c>  // b.hs, b.nlast
  403edc:	ldr	x9, [x28, #1600]
  403ee0:	ldr	x0, [x21, #1448]
  403ee4:	ldr	x10, [x9, x20, lsl #3]
  403ee8:	ldp	x9, x11, [x0, #40]
  403eec:	ldr	x19, [x10, x25, lsl #3]
  403ef0:	cmp	x9, x11
  403ef4:	b.cs	403f4c <__fxstatat@plt+0x1dfc>  // b.hs, b.nlast
  403ef8:	add	x10, x9, #0x1
  403efc:	str	x10, [x0, #40]
  403f00:	strb	w24, [x9]
  403f04:	ldr	x9, [x23, #1592]
  403f08:	sub	x8, x8, #0x1
  403f0c:	cmp	x25, x8
  403f10:	cset	w8, eq  // eq = none
  403f14:	ldr	x9, [x9, x25, lsl #3]
  403f18:	lsl	w3, w8, #3
  403f1c:	add	x1, sp, #0x40
  403f20:	mov	x0, x19
  403f24:	ldr	x10, [x9, #32]
  403f28:	str	x10, [sp, #64]
  403f2c:	ldr	w2, [x9, #40]
  403f30:	bl	407a6c <__fxstatat@plt+0x591c>
  403f34:	mov	x19, x0
  403f38:	cbnz	x0, 403ebc <__fxstatat@plt+0x1d6c>
  403f3c:	ldr	x8, [x28, #1600]
  403f40:	ldr	x8, [x8, x20, lsl #3]
  403f44:	ldr	x0, [x8, x25, lsl #3]
  403f48:	b	403ebc <__fxstatat@plt+0x1d6c>
  403f4c:	mov	w1, #0x20                  	// #32
  403f50:	bl	401ed0 <__overflow@plt>
  403f54:	ldr	x8, [x26, #1584]
  403f58:	b	403f04 <__fxstatat@plt+0x1db4>
  403f5c:	ldr	x0, [x21, #1448]
  403f60:	ldp	x8, x9, [x0, #40]
  403f64:	cmp	x8, x9
  403f68:	b.cs	403f90 <__fxstatat@plt+0x1e40>  // b.hs, b.nlast
  403f6c:	add	x9, x8, #0x1
  403f70:	str	x9, [x0, #40]
  403f74:	strb	w22, [x8]
  403f78:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403f7c:	ldr	x8, [x8, #1608]
  403f80:	add	x20, x20, #0x1
  403f84:	cmp	x20, x8
  403f88:	b.cc	403e48 <__fxstatat@plt+0x1cf8>  // b.lo, b.ul, b.last
  403f8c:	b	403fa8 <__fxstatat@plt+0x1e58>
  403f90:	mov	w1, #0xa                   	// #10
  403f94:	bl	401ed0 <__overflow@plt>
  403f98:	b	403f78 <__fxstatat@plt+0x1e28>
  403f9c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403fa0:	ldrb	w8, [x8, #1500]
  403fa4:	tbz	w8, #0, 404110 <__fxstatat@plt+0x1fc0>
  403fa8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403fac:	ldrb	w0, [x8, #1500]
  403fb0:	add	sp, sp, #0x2f0
  403fb4:	ldp	x20, x19, [sp, #80]
  403fb8:	ldp	x22, x21, [sp, #64]
  403fbc:	ldp	x24, x23, [sp, #48]
  403fc0:	ldp	x26, x25, [sp, #32]
  403fc4:	ldp	x28, x27, [sp, #16]
  403fc8:	ldp	x29, x30, [sp], #96
  403fcc:	ret
  403fd0:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403fd4:	ldrb	w8, [x8, #1572]
  403fd8:	adrp	x19, 40e000 <__fxstatat@plt+0xbeb0>
  403fdc:	add	x19, x19, #0xec9
  403fe0:	mov	w21, #0x1                   	// #1
  403fe4:	tbnz	w8, #0, 402b18 <__fxstatat@plt+0x9c8>
  403fe8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  403fec:	ldr	x8, [x8, #1472]
  403ff0:	cbnz	x8, 402b18 <__fxstatat@plt+0x9c8>
  403ff4:	ldr	x8, [x28, #1480]
  403ff8:	cbnz	x8, 402b18 <__fxstatat@plt+0x9c8>
  403ffc:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  404000:	add	x1, x1, #0x2de
  404004:	mov	w2, #0x5                   	// #5
  404008:	mov	x0, xzr
  40400c:	bl	402070 <dcgettext@plt>
  404010:	mov	x19, x0
  404014:	mov	w21, wzr
  404018:	b	402b18 <__fxstatat@plt+0x9c8>
  40401c:	mov	w0, #0x1                   	// #1
  404020:	bl	40226c <__fxstatat@plt+0x11c>
  404024:	bl	40a234 <__fxstatat@plt+0x80e4>
  404028:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40402c:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  404030:	ldr	x0, [x8, #1448]
  404034:	ldr	x3, [x9, #1296]
  404038:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40403c:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  404040:	adrp	x4, 40e000 <__fxstatat@plt+0xbeb0>
  404044:	adrp	x5, 40e000 <__fxstatat@plt+0xbeb0>
  404048:	adrp	x6, 40e000 <__fxstatat@plt+0xbeb0>
  40404c:	add	x1, x1, #0x1f2
  404050:	add	x2, x2, #0x255
  404054:	add	x4, x4, #0x263
  404058:	add	x5, x5, #0x275
  40405c:	add	x6, x6, #0x285
  404060:	mov	x7, xzr
  404064:	bl	409df8 <__fxstatat@plt+0x7ca8>
  404068:	mov	w0, wzr
  40406c:	bl	401c70 <exit@plt>
  404070:	mov	w0, wzr
  404074:	bl	40226c <__fxstatat@plt+0x11c>
  404078:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  40407c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  404080:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  404084:	add	x0, x0, #0x767
  404088:	add	x1, x1, #0x739
  40408c:	add	x3, x3, #0x775
  404090:	mov	w2, #0x196                 	// #406
  404094:	bl	4020e0 <__assert_fail@plt>
  404098:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  40409c:	add	x3, x3, #0x24f
  4040a0:	b	4040b8 <__fxstatat@plt+0x1f68>
  4040a4:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  4040a8:	add	x3, x3, #0x243
  4040ac:	b	4040b8 <__fxstatat@plt+0x1f68>
  4040b0:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  4040b4:	add	x3, x3, #0x252
  4040b8:	ldr	x2, [sp, #48]
  4040bc:	adrp	x4, 40e000 <__fxstatat@plt+0xbeb0>
  4040c0:	add	x4, x4, #0x246
  4040c4:	mov	w0, wzr
  4040c8:	mov	w1, wzr
  4040cc:	bl	401c80 <error@plt>
  4040d0:	mov	w0, #0x1                   	// #1
  4040d4:	bl	40226c <__fxstatat@plt+0x11c>
  4040d8:	ldr	w1, [sp, #64]
  4040dc:	ldr	x4, [x27, #1432]
  4040e0:	adrp	x3, 40d000 <__fxstatat@plt+0xaeb0>
  4040e4:	add	x3, x3, #0x870
  4040e8:	mov	w2, #0x42                  	// #66
  4040ec:	bl	40a2bc <__fxstatat@plt+0x816c>
  4040f0:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  4040f4:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4040f8:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  4040fc:	add	x0, x0, #0x81a
  404100:	add	x1, x1, #0x739
  404104:	add	x3, x3, #0x831
  404108:	mov	w2, #0x222                 	// #546
  40410c:	bl	4020e0 <__assert_fail@plt>
  404110:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  404114:	add	x1, x1, #0x317
  404118:	mov	w2, #0x5                   	// #5
  40411c:	mov	x0, xzr
  404120:	bl	402070 <dcgettext@plt>
  404124:	mov	x2, x0
  404128:	mov	w0, #0x1                   	// #1
  40412c:	mov	w1, wzr
  404130:	bl	401c80 <error@plt>
  404134:	sub	sp, sp, #0x70
  404138:	stp	x29, x30, [sp, #16]
  40413c:	stp	x28, x27, [sp, #32]
  404140:	stp	x26, x25, [sp, #48]
  404144:	stp	x24, x23, [sp, #64]
  404148:	stp	x22, x21, [sp, #80]
  40414c:	stp	x20, x19, [sp, #96]
  404150:	add	x29, sp, #0x10
  404154:	bl	40a1dc <__fxstatat@plt+0x808c>
  404158:	adrp	x22, 420000 <__fxstatat@plt+0x1deb0>
  40415c:	mov	x20, x0
  404160:	adrp	x23, 420000 <__fxstatat@plt+0x1deb0>
  404164:	add	x22, x22, #0x2c8
  404168:	mov	w24, #0x30                  	// #48
  40416c:	mov	w25, #0x1                   	// #1
  404170:	mov	w26, #0xfeb                 	// #4075
  404174:	adrp	x27, 420000 <__fxstatat@plt+0x1deb0>
  404178:	adrp	x28, 420000 <__fxstatat@plt+0x1deb0>
  40417c:	str	x0, [sp, #8]
  404180:	mov	w1, #0x2c                  	// #44
  404184:	mov	x0, x20
  404188:	mov	x21, x20
  40418c:	bl	401fc0 <strchr@plt>
  404190:	mov	x20, x0
  404194:	cbz	x0, 40419c <__fxstatat@plt+0x204c>
  404198:	strb	wzr, [x20], #1
  40419c:	ldr	x0, [x23, #720]
  4041a0:	mov	x1, x21
  4041a4:	bl	401f30 <strcmp@plt>
  4041a8:	cbz	w0, 404290 <__fxstatat@plt+0x2140>
  4041ac:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4041b0:	ldr	x0, [x8, #768]
  4041b4:	mov	x1, x21
  4041b8:	bl	401f30 <strcmp@plt>
  4041bc:	cbz	w0, 404298 <__fxstatat@plt+0x2148>
  4041c0:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4041c4:	ldr	x0, [x8, #816]
  4041c8:	mov	x1, x21
  4041cc:	bl	401f30 <strcmp@plt>
  4041d0:	cbz	w0, 4042a0 <__fxstatat@plt+0x2150>
  4041d4:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4041d8:	ldr	x0, [x8, #864]
  4041dc:	mov	x1, x21
  4041e0:	bl	401f30 <strcmp@plt>
  4041e4:	cbz	w0, 4042a8 <__fxstatat@plt+0x2158>
  4041e8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4041ec:	ldr	x0, [x8, #912]
  4041f0:	mov	x1, x21
  4041f4:	bl	401f30 <strcmp@plt>
  4041f8:	cbz	w0, 4042b0 <__fxstatat@plt+0x2160>
  4041fc:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404200:	ldr	x0, [x8, #960]
  404204:	mov	x1, x21
  404208:	bl	401f30 <strcmp@plt>
  40420c:	cbz	w0, 4042b8 <__fxstatat@plt+0x2168>
  404210:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404214:	ldr	x0, [x8, #1008]
  404218:	mov	x1, x21
  40421c:	bl	401f30 <strcmp@plt>
  404220:	cbz	w0, 4042c0 <__fxstatat@plt+0x2170>
  404224:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404228:	ldr	x0, [x8, #1056]
  40422c:	mov	x1, x21
  404230:	bl	401f30 <strcmp@plt>
  404234:	cbz	w0, 4042c8 <__fxstatat@plt+0x2178>
  404238:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40423c:	ldr	x0, [x8, #1104]
  404240:	mov	x1, x21
  404244:	bl	401f30 <strcmp@plt>
  404248:	cbz	w0, 4042d0 <__fxstatat@plt+0x2180>
  40424c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404250:	ldr	x0, [x8, #1152]
  404254:	mov	x1, x21
  404258:	bl	401f30 <strcmp@plt>
  40425c:	cbz	w0, 4042d8 <__fxstatat@plt+0x2188>
  404260:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404264:	ldr	x0, [x8, #1200]
  404268:	mov	x1, x21
  40426c:	bl	401f30 <strcmp@plt>
  404270:	cbz	w0, 4042e0 <__fxstatat@plt+0x2190>
  404274:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404278:	ldr	x0, [x8, #1248]
  40427c:	mov	x1, x21
  404280:	bl	401f30 <strcmp@plt>
  404284:	cbnz	w0, 4044a0 <__fxstatat@plt+0x2350>
  404288:	mov	w21, #0xb                   	// #11
  40428c:	b	4042e4 <__fxstatat@plt+0x2194>
  404290:	mov	w21, wzr
  404294:	b	4042e4 <__fxstatat@plt+0x2194>
  404298:	mov	w21, #0x1                   	// #1
  40429c:	b	4042e4 <__fxstatat@plt+0x2194>
  4042a0:	mov	w21, #0x2                   	// #2
  4042a4:	b	4042e4 <__fxstatat@plt+0x2194>
  4042a8:	mov	w21, #0x3                   	// #3
  4042ac:	b	4042e4 <__fxstatat@plt+0x2194>
  4042b0:	mov	w21, #0x4                   	// #4
  4042b4:	b	4042e4 <__fxstatat@plt+0x2194>
  4042b8:	mov	w21, #0x5                   	// #5
  4042bc:	b	4042e4 <__fxstatat@plt+0x2194>
  4042c0:	mov	w21, #0x6                   	// #6
  4042c4:	b	4042e4 <__fxstatat@plt+0x2194>
  4042c8:	mov	w21, #0x7                   	// #7
  4042cc:	b	4042e4 <__fxstatat@plt+0x2194>
  4042d0:	mov	w21, #0x8                   	// #8
  4042d4:	b	4042e4 <__fxstatat@plt+0x2194>
  4042d8:	mov	w21, #0x9                   	// #9
  4042dc:	b	4042e4 <__fxstatat@plt+0x2194>
  4042e0:	mov	w21, #0xa                   	// #10
  4042e4:	umaddl	x19, w21, w24, x22
  4042e8:	ldrb	w8, [x19, #44]!
  4042ec:	cbnz	w8, 404458 <__fxstatat@plt+0x2308>
  4042f0:	cmp	w21, #0xb
  4042f4:	b.hi	404434 <__fxstatat@plt+0x22e4>  // b.pmore
  4042f8:	lsl	w8, w25, w21
  4042fc:	tst	w8, w26
  404300:	b.eq	40434c <__fxstatat@plt+0x21fc>  // b.none
  404304:	ldr	x8, [x27, #1584]
  404308:	add	x8, x8, #0x1
  40430c:	lsr	x9, x8, #60
  404310:	str	x8, [x27, #1584]
  404314:	cbnz	x9, 404454 <__fxstatat@plt+0x2304>
  404318:	ldr	x0, [x28, #1592]
  40431c:	lsl	x1, x8, #3
  404320:	bl	409fa0 <__fxstatat@plt+0x7e50>
  404324:	ldr	x8, [x27, #1584]
  404328:	madd	x9, x21, x24, x22
  40432c:	str	x0, [x28, #1592]
  404330:	add	x8, x0, x8, lsl #3
  404334:	stur	x9, [x8, #-8]
  404338:	ldrb	w8, [x19]
  40433c:	cbnz	w8, 4043f0 <__fxstatat@plt+0x22a0>
  404340:	strb	w25, [x19]
  404344:	cbnz	x20, 404180 <__fxstatat@plt+0x2030>
  404348:	b	404410 <__fxstatat@plt+0x22c0>
  40434c:	cmp	w21, #0x2
  404350:	b.ne	4043a4 <__fxstatat@plt+0x2254>  // b.any
  404354:	ldr	x8, [x27, #1584]
  404358:	add	x8, x8, #0x1
  40435c:	lsr	x9, x8, #60
  404360:	str	x8, [x27, #1584]
  404364:	cbnz	x9, 404454 <__fxstatat@plt+0x2304>
  404368:	ldr	x0, [x28, #1592]
  40436c:	lsl	x1, x8, #3
  404370:	bl	409fa0 <__fxstatat@plt+0x7e50>
  404374:	ldr	x8, [x27, #1584]
  404378:	adrp	x19, 420000 <__fxstatat@plt+0x1deb0>
  40437c:	add	x19, x19, #0x328
  404380:	str	x0, [x28, #1592]
  404384:	add	x8, x0, x8, lsl #3
  404388:	stur	x19, [x8, #-8]
  40438c:	ldrb	w8, [x19, #44]!
  404390:	adrp	x9, 40e000 <__fxstatat@plt+0xbeb0>
  404394:	add	x9, x9, #0x71d
  404398:	stur	x9, [x19, #-20]
  40439c:	cbz	w8, 404340 <__fxstatat@plt+0x21f0>
  4043a0:	b	4043f0 <__fxstatat@plt+0x22a0>
  4043a4:	ldr	x8, [x27, #1584]
  4043a8:	add	x8, x8, #0x1
  4043ac:	lsr	x9, x8, #60
  4043b0:	str	x8, [x27, #1584]
  4043b4:	cbnz	x9, 404454 <__fxstatat@plt+0x2304>
  4043b8:	ldr	x0, [x28, #1592]
  4043bc:	lsl	x1, x8, #3
  4043c0:	bl	409fa0 <__fxstatat@plt+0x7e50>
  4043c4:	ldr	x8, [x27, #1584]
  4043c8:	adrp	x19, 420000 <__fxstatat@plt+0x1deb0>
  4043cc:	add	x19, x19, #0x388
  4043d0:	str	x0, [x28, #1592]
  4043d4:	add	x8, x0, x8, lsl #3
  4043d8:	stur	x19, [x8, #-8]
  4043dc:	ldrb	w8, [x19, #44]!
  4043e0:	adrp	x9, 40e000 <__fxstatat@plt+0xbeb0>
  4043e4:	add	x9, x9, #0x722
  4043e8:	stur	x9, [x19, #-20]
  4043ec:	cbz	w8, 404340 <__fxstatat@plt+0x21f0>
  4043f0:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  4043f4:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4043f8:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  4043fc:	add	x0, x0, #0x767
  404400:	add	x1, x1, #0x739
  404404:	add	x3, x3, #0x775
  404408:	mov	w2, #0x196                 	// #406
  40440c:	bl	4020e0 <__assert_fail@plt>
  404410:	ldr	x0, [sp, #8]
  404414:	ldp	x20, x19, [sp, #96]
  404418:	ldp	x22, x21, [sp, #80]
  40441c:	ldp	x24, x23, [sp, #64]
  404420:	ldp	x26, x25, [sp, #48]
  404424:	ldp	x28, x27, [sp, #32]
  404428:	ldp	x29, x30, [sp, #16]
  40442c:	add	sp, sp, #0x70
  404430:	b	401f70 <free@plt>
  404434:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  404438:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40443c:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  404440:	add	x0, x0, #0x728
  404444:	add	x1, x1, #0x739
  404448:	add	x3, x3, #0x742
  40444c:	mov	w2, #0x1dd                 	// #477
  404450:	bl	4020e0 <__assert_fail@plt>
  404454:	bl	40a234 <__fxstatat@plt+0x80e4>
  404458:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40445c:	add	x1, x1, #0x6ef
  404460:	mov	w2, #0x5                   	// #5
  404464:	mov	x0, xzr
  404468:	bl	402070 <dcgettext@plt>
  40446c:	mov	w8, #0x30                  	// #48
  404470:	madd	x8, x21, x8, x22
  404474:	ldr	x8, [x8, #8]
  404478:	mov	x19, x0
  40447c:	mov	x0, x8
  404480:	bl	4094b4 <__fxstatat@plt+0x7364>
  404484:	mov	x3, x0
  404488:	mov	w0, wzr
  40448c:	mov	w1, wzr
  404490:	mov	x2, x19
  404494:	bl	401c80 <error@plt>
  404498:	mov	w0, #0x1                   	// #1
  40449c:	bl	40226c <__fxstatat@plt+0x11c>
  4044a0:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4044a4:	add	x1, x1, #0x6cd
  4044a8:	mov	w2, #0x5                   	// #5
  4044ac:	mov	x0, xzr
  4044b0:	bl	402070 <dcgettext@plt>
  4044b4:	mov	x19, x0
  4044b8:	mov	x0, x21
  4044bc:	b	404480 <__fxstatat@plt+0x2330>
  4044c0:	str	d10, [sp, #-128]!
  4044c4:	stp	d9, d8, [sp, #16]
  4044c8:	stp	x29, x30, [sp, #32]
  4044cc:	stp	x28, x27, [sp, #48]
  4044d0:	stp	x26, x25, [sp, #64]
  4044d4:	stp	x24, x23, [sp, #80]
  4044d8:	stp	x22, x21, [sp, #96]
  4044dc:	stp	x20, x19, [sp, #112]
  4044e0:	mov	x29, sp
  4044e4:	sub	sp, sp, #0x380
  4044e8:	mov	x24, x7
  4044ec:	mov	w23, w6
  4044f0:	mov	x22, x4
  4044f4:	mov	x25, x3
  4044f8:	mov	x20, x2
  4044fc:	mov	x26, x1
  404500:	mov	x21, x0
  404504:	tbz	w6, #0, 404514 <__fxstatat@plt+0x23c4>
  404508:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40450c:	ldrb	w8, [x8, #1572]
  404510:	tbnz	w8, #0, 404c7c <__fxstatat@plt+0x2b2c>
  404514:	tbz	w5, #0, 404534 <__fxstatat@plt+0x23e4>
  404518:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40451c:	ldrb	w8, [x8, #1488]
  404520:	tbnz	w8, #0, 404534 <__fxstatat@plt+0x23e4>
  404524:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404528:	ldrb	w8, [x8, #1489]
  40452c:	cmp	w8, #0x1
  404530:	b.ne	404c7c <__fxstatat@plt+0x2b2c>  // b.any
  404534:	cbz	x22, 404560 <__fxstatat@plt+0x2410>
  404538:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40453c:	ldr	x19, [x8, #1472]
  404540:	cbz	x19, 404560 <__fxstatat@plt+0x2410>
  404544:	ldr	x1, [x19]
  404548:	mov	x0, x22
  40454c:	bl	401f30 <strcmp@plt>
  404550:	cbz	w0, 404560 <__fxstatat@plt+0x2410>
  404554:	ldr	x19, [x19, #8]
  404558:	cbnz	x19, 404544 <__fxstatat@plt+0x23f4>
  40455c:	b	404c7c <__fxstatat@plt+0x2b2c>
  404560:	cbz	x22, 404588 <__fxstatat@plt+0x2438>
  404564:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404568:	ldr	x19, [x8, #1480]
  40456c:	cbz	x19, 404588 <__fxstatat@plt+0x2438>
  404570:	ldr	x1, [x19]
  404574:	mov	x0, x22
  404578:	bl	401f30 <strcmp@plt>
  40457c:	cbz	w0, 404c7c <__fxstatat@plt+0x2b2c>
  404580:	ldr	x19, [x19, #8]
  404584:	cbnz	x19, 404570 <__fxstatat@plt+0x2420>
  404588:	ldrb	w19, [x29, #128]
  40458c:	sub	x27, x29, #0xd0
  404590:	cbz	x26, 4045b0 <__fxstatat@plt+0x2460>
  404594:	cbnz	x24, 4045b0 <__fxstatat@plt+0x2460>
  404598:	ldrb	w8, [x26]
  40459c:	cmp	w8, #0x2f
  4045a0:	b.ne	404c7c <__fxstatat@plt+0x2b2c>  // b.any
  4045a4:	cmp	x25, #0x0
  4045a8:	csel	x25, x26, x25, eq  // eq = none
  4045ac:	b	4045e4 <__fxstatat@plt+0x2494>
  4045b0:	cmp	x26, #0x0
  4045b4:	csel	x8, x26, x21, ne  // ne = any
  4045b8:	cmp	x25, #0x0
  4045bc:	csel	x25, x8, x25, eq  // eq = none
  4045c0:	cbz	x24, 4045e4 <__fxstatat@plt+0x2494>
  4045c4:	ldr	x8, [x24, #48]
  4045c8:	ldp	q1, q0, [x24, #16]
  4045cc:	ldr	q2, [x24]
  4045d0:	mov	w24, #0x1                   	// #1
  4045d4:	stur	x8, [x29, #-32]
  4045d8:	stp	q1, q0, [x27, #144]
  4045dc:	str	q2, [x27, #128]
  4045e0:	b	4046b0 <__fxstatat@plt+0x2560>
  4045e4:	sub	x2, x29, #0x50
  4045e8:	mov	x0, x25
  4045ec:	mov	x1, x21
  4045f0:	bl	40aa90 <__fxstatat@plt+0x8940>
  4045f4:	cbz	w0, 404684 <__fxstatat@plt+0x2534>
  4045f8:	bl	4020f0 <__errno_location@plt>
  4045fc:	tbz	w19, #0, 404648 <__fxstatat@plt+0x24f8>
  404600:	ldr	w8, [x0]
  404604:	cmp	w8, #0xd
  404608:	b.eq	404614 <__fxstatat@plt+0x24c4>  // b.none
  40460c:	cmp	w8, #0x2
  404610:	b.ne	404648 <__fxstatat@plt+0x24f8>  // b.any
  404614:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404618:	ldrb	w8, [x8, #1488]
  40461c:	cmp	w8, #0x1
  404620:	b.ne	404c7c <__fxstatat@plt+0x2b2c>  // b.any
  404624:	movi	v0.2d, #0xffffffffffffffff
  404628:	mov	x8, #0xffffffffffffffff    	// #-1
  40462c:	adrp	x22, 40f000 <__fxstatat@plt+0xceb0>
  404630:	mov	w24, wzr
  404634:	sturb	wzr, [x29, #-48]
  404638:	stp	q0, q0, [x27, #128]
  40463c:	stp	x8, x8, [x29, #-40]
  404640:	add	x22, x22, #0x106
  404644:	b	4046b0 <__fxstatat@plt+0x2560>
  404648:	ldr	w19, [x0]
  40464c:	mov	w1, #0x3                   	// #3
  404650:	mov	w0, wzr
  404654:	mov	x2, x25
  404658:	bl	409274 <__fxstatat@plt+0x7124>
  40465c:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  404660:	mov	x3, x0
  404664:	add	x2, x2, #0x407
  404668:	mov	w0, wzr
  40466c:	mov	w1, w19
  404670:	bl	401c80 <error@plt>
  404674:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404678:	mov	w9, #0x1                   	// #1
  40467c:	strb	w9, [x8, #1500]
  404680:	b	404c7c <__fxstatat@plt+0x2b2c>
  404684:	tbz	w19, #0, 4046ac <__fxstatat@plt+0x255c>
  404688:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40468c:	ldrb	w8, [x8, #1488]
  404690:	cmp	w8, #0x1
  404694:	b.ne	4046ac <__fxstatat@plt+0x255c>  // b.any
  404698:	add	x2, sp, #0x20
  40469c:	mov	w0, wzr
  4046a0:	mov	x1, x25
  4046a4:	bl	402120 <__xstat@plt>
  4046a8:	cbz	w0, 404ca4 <__fxstatat@plt+0x2b54>
  4046ac:	mov	w24, wzr
  4046b0:	ldur	x8, [x29, #-72]
  4046b4:	cbnz	x8, 4046d4 <__fxstatat@plt+0x2584>
  4046b8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4046bc:	ldrb	w8, [x8, #1488]
  4046c0:	tbnz	w8, #0, 4046d4 <__fxstatat@plt+0x2584>
  4046c4:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4046c8:	ldrb	w8, [x8, #1489]
  4046cc:	cmp	w8, #0x1
  4046d0:	b.ne	404c7c <__fxstatat@plt+0x2b2c>  // b.any
  4046d4:	str	x26, [sp, #16]
  4046d8:	tbnz	w24, #0, 4046e8 <__fxstatat@plt+0x2598>
  4046dc:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4046e0:	mov	w9, #0x1                   	// #1
  4046e4:	strb	w9, [x8, #1497]
  4046e8:	adrp	x26, 420000 <__fxstatat@plt+0x1deb0>
  4046ec:	ldr	x8, [x26, #1608]
  4046f0:	add	x8, x8, #0x1
  4046f4:	lsr	x9, x8, #60
  4046f8:	str	x8, [x26, #1608]
  4046fc:	cbnz	x9, 404d6c <__fxstatat@plt+0x2c1c>
  404700:	adrp	x27, 420000 <__fxstatat@plt+0x1deb0>
  404704:	ldr	x0, [x27, #1600]
  404708:	lsl	x1, x8, #3
  40470c:	bl	409fa0 <__fxstatat@plt+0x7e50>
  404710:	adrp	x28, 420000 <__fxstatat@plt+0x1deb0>
  404714:	ldr	x8, [x28, #1584]
  404718:	str	x0, [x27, #1600]
  40471c:	lsr	x9, x8, #60
  404720:	cbnz	x9, 404d6c <__fxstatat@plt+0x2c1c>
  404724:	lsl	x0, x8, #3
  404728:	bl	409f20 <__fxstatat@plt+0x7dd0>
  40472c:	ldr	x9, [x27, #1600]
  404730:	ldr	x10, [x26, #1608]
  404734:	adrp	x25, 40f000 <__fxstatat@plt+0xceb0>
  404738:	add	x25, x25, #0x106
  40473c:	cmp	x21, #0x0
  404740:	csel	x8, x25, x21, eq  // eq = none
  404744:	cmp	x20, #0x0
  404748:	add	x9, x9, x10, lsl #3
  40474c:	stur	x0, [x9, #-8]
  404750:	csel	x9, x25, x20, eq  // eq = none
  404754:	mov	x0, x8
  404758:	str	x9, [sp, #8]
  40475c:	bl	40a1dc <__fxstatat@plt+0x808c>
  404760:	mov	x20, x0
  404764:	tbz	w19, #0, 4047b4 <__fxstatat@plt+0x2664>
  404768:	mov	x0, x20
  40476c:	bl	401c40 <strlen@plt>
  404770:	cmp	x0, #0x25
  404774:	b.cc	4047b4 <__fxstatat@plt+0x2664>  // b.lo, b.ul, b.last
  404778:	add	x8, x20, x0
  40477c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  404780:	sub	x0, x8, #0x24
  404784:	add	x1, x1, #0x98d
  404788:	bl	401fb0 <strspn@plt>
  40478c:	cmp	x0, #0x24
  404790:	b.ne	4047b4 <__fxstatat@plt+0x2664>  // b.any
  404794:	mov	x0, x20
  404798:	mov	w1, wzr
  40479c:	bl	40531c <__fxstatat@plt+0x31cc>
  4047a0:	cbz	x0, 4047b4 <__fxstatat@plt+0x2664>
  4047a4:	mov	x23, x0
  4047a8:	mov	x0, x20
  4047ac:	bl	401f70 <free@plt>
  4047b0:	mov	x20, x23
  4047b4:	ldp	x12, x10, [x29, #-40]
  4047b8:	cmp	x22, #0x0
  4047bc:	mov	w9, #0x1                   	// #1
  4047c0:	mov	x8, #0xffffffffffffffff    	// #-1
  4047c4:	csel	x11, x25, x22, eq  // eq = none
  4047c8:	dup	v0.2d, x9
  4047cc:	sub	x9, x29, #0xd0
  4047d0:	cmn	x12, #0x3
  4047d4:	str	x11, [sp]
  4047d8:	str	q0, [x9]
  4047dc:	sturb	wzr, [x29, #-176]
  4047e0:	stp	x12, x10, [x29, #-192]
  4047e4:	stp	x10, x8, [x29, #-168]
  4047e8:	sturb	wzr, [x29, #-152]
  4047ec:	b.hi	404808 <__fxstatat@plt+0x26b8>  // b.pmore
  4047f0:	cmn	x10, #0x3
  4047f4:	b.hi	404808 <__fxstatat@plt+0x26b8>  // b.pmore
  4047f8:	subs	x9, x12, x10
  4047fc:	stur	x9, [x29, #-160]
  404800:	cset	w9, cc  // cc = lo, ul, last
  404804:	sturb	w9, [x29, #-152]
  404808:	ldurb	w16, [x29, #-48]
  40480c:	adrp	x15, 420000 <__fxstatat@plt+0x1deb0>
  404810:	ldp	x13, x11, [x29, #-64]
  404814:	ldp	x9, x14, [x29, #-80]
  404818:	ldr	x15, [x15, #1560]
  40481c:	cmp	w16, #0x0
  404820:	stp	x13, x8, [x29, #-104]
  404824:	cset	w8, ne  // ne = any
  404828:	cmn	x11, #0x2
  40482c:	stp	x9, x15, [x29, #-144]
  404830:	cset	w15, cc  // cc = lo, ul, last
  404834:	cmn	x14, #0x3
  404838:	and	w8, w15, w8
  40483c:	str	x20, [x29, #8]
  404840:	stp	x14, x11, [x29, #-128]
  404844:	sturb	w8, [x29, #-112]
  404848:	sturb	wzr, [x29, #-88]
  40484c:	b.hi	404868 <__fxstatat@plt+0x2718>  // b.pmore
  404850:	cmn	x13, #0x3
  404854:	b.hi	404868 <__fxstatat@plt+0x2718>  // b.pmore
  404858:	subs	x15, x14, x13
  40485c:	stur	x15, [x29, #-96]
  404860:	cset	w15, cc  // cc = lo, ul, last
  404864:	sturb	w15, [x29, #-88]
  404868:	adrp	x15, 420000 <__fxstatat@plt+0x1deb0>
  40486c:	ldrb	w15, [x15, #1501]
  404870:	orn	w15, w24, w15
  404874:	tbnz	w15, #0, 404978 <__fxstatat@plt+0x2828>
  404878:	cmn	x12, #0x3
  40487c:	b.ls	4048a4 <__fxstatat@plt+0x2754>  // b.plast
  404880:	cmn	x10, #0x3
  404884:	b.ls	4048bc <__fxstatat@plt+0x276c>  // b.plast
  404888:	cmn	x14, #0x3
  40488c:	b.ls	4048d4 <__fxstatat@plt+0x2784>  // b.plast
  404890:	cmn	x13, #0x3
  404894:	b.ls	4048ec <__fxstatat@plt+0x279c>  // b.plast
  404898:	cmn	x11, #0x3
  40489c:	b.ls	404904 <__fxstatat@plt+0x27b4>  // b.plast
  4048a0:	b	404978 <__fxstatat@plt+0x2828>
  4048a4:	adrp	x15, 420000 <__fxstatat@plt+0x1deb0>
  4048a8:	ldr	x16, [x15, #1544]
  4048ac:	add	x12, x16, x12
  4048b0:	str	x12, [x15, #1544]
  4048b4:	cmn	x10, #0x3
  4048b8:	b.hi	404888 <__fxstatat@plt+0x2738>  // b.pmore
  4048bc:	adrp	x12, 420000 <__fxstatat@plt+0x1deb0>
  4048c0:	ldr	x15, [x12, #1552]
  4048c4:	add	x10, x15, x10
  4048c8:	str	x10, [x12, #1552]
  4048cc:	cmn	x14, #0x3
  4048d0:	b.hi	404890 <__fxstatat@plt+0x2740>  // b.pmore
  4048d4:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  4048d8:	ldr	x12, [x10, #1512]
  4048dc:	madd	x12, x14, x9, x12
  4048e0:	str	x12, [x10, #1512]
  4048e4:	cmn	x13, #0x3
  4048e8:	b.hi	404898 <__fxstatat@plt+0x2748>  // b.pmore
  4048ec:	adrp	x10, 420000 <__fxstatat@plt+0x1deb0>
  4048f0:	ldr	x12, [x10, #1520]
  4048f4:	madd	x12, x13, x9, x12
  4048f8:	str	x12, [x10, #1520]
  4048fc:	cmn	x11, #0x3
  404900:	b.hi	404978 <__fxstatat@plt+0x2828>  // b.pmore
  404904:	adrp	x12, 420000 <__fxstatat@plt+0x1deb0>
  404908:	add	x12, x12, #0x5f8
  40490c:	ldrb	w10, [x12, #8]
  404910:	mul	x13, x11, x9
  404914:	ldr	x11, [x12]
  404918:	cmp	w10, #0x0
  40491c:	cset	w9, ne  // ne = any
  404920:	eor	w9, w9, w8
  404924:	cmp	w9, #0x1
  404928:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  40492c:	b.eq	404938 <__fxstatat@plt+0x27e8>  // b.none
  404930:	add	x8, x11, x13
  404934:	b	404974 <__fxstatat@plt+0x2824>
  404938:	cbz	w10, 404944 <__fxstatat@plt+0x27f4>
  40493c:	neg	x11, x11
  404940:	str	x11, [x9, #1528]
  404944:	cmp	w8, #0x0
  404948:	cneg	x14, x13, ne  // ne = any
  40494c:	subs	x13, x14, x11
  404950:	b.cs	404960 <__fxstatat@plt+0x2810>  // b.hs, b.nlast
  404954:	sub	x13, x11, x14
  404958:	str	x13, [x9, #1528]
  40495c:	b	40496c <__fxstatat@plt+0x281c>
  404960:	mov	w10, w8
  404964:	str	x13, [x12]
  404968:	strb	w8, [x12, #8]
  40496c:	cbz	w10, 404978 <__fxstatat@plt+0x2828>
  404970:	neg	x8, x13
  404974:	str	x8, [x9, #1528]
  404978:	ldr	x8, [x28, #1584]
  40497c:	cbz	x8, 404c74 <__fxstatat@plt+0x2b24>
  404980:	adrp	x20, 420000 <__fxstatat@plt+0x1deb0>
  404984:	ldr	x8, [x20, #1592]
  404988:	adrp	x22, 40d000 <__fxstatat@plt+0xaeb0>
  40498c:	adrp	x19, 404000 <__fxstatat@plt+0x1eb0>
  404990:	adrp	x23, 404000 <__fxstatat@plt+0x1eb0>
  404994:	mov	x24, xzr
  404998:	add	x22, x22, #0x85e
  40499c:	adrp	x21, 420000 <__fxstatat@plt+0x1deb0>
  4049a0:	add	x19, x19, #0xd70
  4049a4:	add	x23, x23, #0xe24
  4049a8:	fmov	d8, #-1.000000000000000000e+00
  4049ac:	fmov	d9, #1.000000000000000000e+00
  4049b0:	fmov	d10, xzr
  4049b4:	b	404a1c <__fxstatat@plt+0x28cc>
  4049b8:	cmp	w0, #0x0
  4049bc:	csel	x8, x23, x19, eq  // eq = none
  4049c0:	mov	x0, x25
  4049c4:	blr	x8
  4049c8:	ldr	x0, [sp, #24]
  4049cc:	mov	w1, wzr
  4049d0:	bl	407b20 <__fxstatat@plt+0x59d0>
  4049d4:	ldr	x8, [x20, #1592]
  4049d8:	lsl	x9, x24, #3
  4049dc:	sxtw	x12, w0
  4049e0:	add	x24, x24, #0x1
  4049e4:	ldr	x10, [x8, x9]
  4049e8:	ldr	x11, [x10, #32]
  4049ec:	cmp	x11, x12
  4049f0:	csel	x11, x11, x12, hi  // hi = pmore
  4049f4:	str	x11, [x10, #32]
  4049f8:	ldr	x10, [x27, #1600]
  4049fc:	ldr	x11, [x26, #1608]
  404a00:	ldr	x12, [sp, #24]
  404a04:	add	x10, x10, x11, lsl #3
  404a08:	ldur	x10, [x10, #-8]
  404a0c:	str	x12, [x10, x9]
  404a10:	ldr	x9, [x28, #1584]
  404a14:	cmp	x24, x9
  404a18:	b.cs	404c74 <__fxstatat@plt+0x2b24>  // b.hs, b.nlast
  404a1c:	ldr	x9, [x8, x24, lsl #3]
  404a20:	ldr	w8, [x9, #16]
  404a24:	cbz	w8, 404a48 <__fxstatat@plt+0x28f8>
  404a28:	cmp	w8, #0x2
  404a2c:	b.eq	404a40 <__fxstatat@plt+0x28f0>  // b.none
  404a30:	cmp	w8, #0x1
  404a34:	b.ne	404d08 <__fxstatat@plt+0x2bb8>  // b.any
  404a38:	sub	x8, x29, #0xd0
  404a3c:	b	404a4c <__fxstatat@plt+0x28fc>
  404a40:	mov	x8, xzr
  404a44:	b	404a4c <__fxstatat@plt+0x28fc>
  404a48:	sub	x8, x29, #0x90
  404a4c:	ldr	w9, [x9]
  404a50:	cmp	w9, #0xb
  404a54:	b.hi	404d28 <__fxstatat@plt+0x2bd8>  // b.pmore
  404a58:	adr	x10, 404a68 <__fxstatat@plt+0x2918>
  404a5c:	ldrb	w11, [x22, x9]
  404a60:	add	x10, x10, x11, lsl #2
  404a64:	br	x10
  404a68:	ldr	x0, [x8, #16]
  404a6c:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  404a70:	add	x1, x1, #0x106
  404a74:	cmn	x0, #0x3
  404a78:	b.hi	404a94 <__fxstatat@plt+0x2944>  // b.pmore
  404a7c:	ldp	x3, x4, [x8]
  404a80:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404a84:	ldr	w2, [x8, #1492]
  404a88:	add	x1, sp, #0x20
  404a8c:	bl	406da4 <__fxstatat@plt+0x4c54>
  404a90:	mov	x1, x0
  404a94:	mov	x0, x1
  404a98:	b	404b88 <__fxstatat@plt+0x2a38>
  404a9c:	ldrb	w25, [x8, #32]
  404aa0:	ldr	x9, [x8, #24]
  404aa4:	cbz	x25, 404ab8 <__fxstatat@plt+0x2968>
  404aa8:	b	404ac8 <__fxstatat@plt+0x2978>
  404aac:	ldrb	w25, [x8, #56]
  404ab0:	ldr	x9, [x8, #48]
  404ab4:	cbnz	x25, 404ac8 <__fxstatat@plt+0x2978>
  404ab8:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  404abc:	cmn	x9, #0x3
  404ac0:	add	x0, x0, #0x106
  404ac4:	b.hi	404b88 <__fxstatat@plt+0x2a38>  // b.pmore
  404ac8:	ldp	x3, x4, [x8]
  404acc:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404ad0:	ldr	w2, [x8, #1492]
  404ad4:	cmp	w25, #0x0
  404ad8:	add	x8, sp, #0x20
  404adc:	cneg	x0, x9, ne  // ne = any
  404ae0:	add	x1, x8, x25
  404ae4:	bl	406da4 <__fxstatat@plt+0x4c54>
  404ae8:	cbz	w25, 404b88 <__fxstatat@plt+0x2a38>
  404aec:	mov	w8, #0x2d                  	// #45
  404af0:	strb	w8, [x0, #-1]!
  404af4:	b	404b88 <__fxstatat@plt+0x2a38>
  404af8:	ldr	x10, [x8, #48]
  404afc:	cmn	x10, #0x3
  404b00:	b.hi	404c30 <__fxstatat@plt+0x2ae0>  // b.pmore
  404b04:	ldr	x9, [x8, #24]
  404b08:	cmn	x9, #0x3
  404b0c:	b.hi	404c30 <__fxstatat@plt+0x2ae0>  // b.pmore
  404b10:	mov	x12, #0x8f5c                	// #36700
  404b14:	ldrb	w11, [x8, #56]
  404b18:	movk	x12, #0xf5c2, lsl #16
  404b1c:	movk	x12, #0x5c28, lsl #32
  404b20:	movk	x12, #0x28f, lsl #48
  404b24:	cmp	x10, x12
  404b28:	b.hi	404bb0 <__fxstatat@plt+0x2a60>  // b.pmore
  404b2c:	cbnz	w11, 404bb0 <__fxstatat@plt+0x2a60>
  404b30:	adds	x12, x9, x10
  404b34:	b.eq	404bb0 <__fxstatat@plt+0x2a60>  // b.none
  404b38:	ldrb	w13, [x8, #32]
  404b3c:	cmp	x12, x10
  404b40:	cset	w14, cc  // cc = lo, ul, last
  404b44:	cmp	w13, w14
  404b48:	b.ne	404bb0 <__fxstatat@plt+0x2a60>  // b.any
  404b4c:	mov	w8, #0x64                  	// #100
  404b50:	mul	x8, x10, x8
  404b54:	udiv	x9, x8, x12
  404b58:	msub	x8, x9, x12, x8
  404b5c:	cmp	x8, #0x0
  404b60:	cinc	x8, x9, ne  // ne = any
  404b64:	ucvtf	d0, x8
  404b68:	b	404c4c <__fxstatat@plt+0x2afc>
  404b6c:	ldr	x0, [sp, #16]
  404b70:	b	404b88 <__fxstatat@plt+0x2a38>
  404b74:	ldr	x0, [sp, #8]
  404b78:	b	404b88 <__fxstatat@plt+0x2a38>
  404b7c:	ldr	x0, [x29, #8]
  404b80:	b	404b88 <__fxstatat@plt+0x2a38>
  404b84:	ldr	x0, [sp]
  404b88:	bl	40a1dc <__fxstatat@plt+0x808c>
  404b8c:	mov	x25, x0
  404b90:	str	x0, [sp, #24]
  404b94:	cbz	x0, 404d48 <__fxstatat@plt+0x2bf8>
  404b98:	ldr	w0, [x21, #1288]
  404b9c:	tbz	w0, #31, 4049b8 <__fxstatat@plt+0x2868>
  404ba0:	mov	w0, #0x1                   	// #1
  404ba4:	bl	402030 <isatty@plt>
  404ba8:	str	w0, [x21, #1288]
  404bac:	b	4049b8 <__fxstatat@plt+0x2868>
  404bb0:	ldrb	w8, [x8, #32]
  404bb4:	neg	x12, x10
  404bb8:	ucvtf	d0, x10
  404bbc:	neg	x10, x9
  404bc0:	ucvtf	d1, x12
  404bc4:	cmp	w11, #0x0
  404bc8:	ucvtf	d2, x10
  404bcc:	fneg	d1, d1
  404bd0:	fneg	d2, d2
  404bd4:	fcsel	d0, d0, d1, eq  // eq = none
  404bd8:	ucvtf	d1, x9
  404bdc:	cmp	w8, #0x0
  404be0:	fcsel	d1, d1, d2, eq  // eq = none
  404be4:	fadd	d1, d0, d1
  404be8:	fcmp	d1, #0.0
  404bec:	b.eq	404c30 <__fxstatat@plt+0x2ae0>  // b.none
  404bf0:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  404bf4:	fmov	d2, x8
  404bf8:	fmul	d0, d0, d2
  404bfc:	fdiv	d0, d0, d1
  404c00:	fcvtzs	x8, d0
  404c04:	scvtf	d1, x8
  404c08:	fadd	d3, d1, d9
  404c0c:	fcmp	d0, d1
  404c10:	fadd	d2, d1, d8
  404c14:	fcsel	d4, d9, d10, gt
  404c18:	fcmp	d0, d3
  404c1c:	fccmp	d2, d0, #0x0, ls  // ls = plast
  404c20:	fadd	d1, d1, d4
  404c24:	fcsel	d0, d0, d1, pl  // pl = nfrst
  404c28:	fcmp	d0, #0.0
  404c2c:	b.ge	404c4c <__fxstatat@plt+0x2afc>  // b.tcont
  404c30:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  404c34:	add	x0, x0, #0x106
  404c38:	bl	401e60 <strdup@plt>
  404c3c:	mov	x25, x0
  404c40:	str	x0, [sp, #24]
  404c44:	cbnz	x25, 404b98 <__fxstatat@plt+0x2a48>
  404c48:	b	404d6c <__fxstatat@plt+0x2c1c>
  404c4c:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  404c50:	add	x0, sp, #0x18
  404c54:	mov	w1, #0x1                   	// #1
  404c58:	add	x2, x2, #0x965
  404c5c:	bl	401f00 <__asprintf_chk@plt>
  404c60:	cmn	w0, #0x1
  404c64:	b.eq	404d68 <__fxstatat@plt+0x2c18>  // b.none
  404c68:	ldr	x25, [sp, #24]
  404c6c:	cbnz	x25, 404b98 <__fxstatat@plt+0x2a48>
  404c70:	b	404d6c <__fxstatat@plt+0x2c1c>
  404c74:	ldr	x0, [x29, #8]
  404c78:	bl	401f70 <free@plt>
  404c7c:	add	sp, sp, #0x380
  404c80:	ldp	x20, x19, [sp, #112]
  404c84:	ldp	x22, x21, [sp, #96]
  404c88:	ldp	x24, x23, [sp, #80]
  404c8c:	ldp	x26, x25, [sp, #64]
  404c90:	ldp	x28, x27, [sp, #48]
  404c94:	ldp	x29, x30, [sp, #32]
  404c98:	ldp	d9, d8, [sp, #16]
  404c9c:	ldr	d10, [sp], #128
  404ca0:	ret
  404ca4:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  404ca8:	ldr	x0, [x8, #1616]
  404cac:	cbz	x0, 4046ac <__fxstatat@plt+0x255c>
  404cb0:	ldr	x8, [sp, #32]
  404cb4:	sub	x1, x29, #0x90
  404cb8:	stur	x8, [x29, #-144]
  404cbc:	bl	405d50 <__fxstatat@plt+0x3c00>
  404cc0:	cbz	x0, 4046ac <__fxstatat@plt+0x255c>
  404cc4:	ldr	x24, [x0, #8]
  404cc8:	cbz	x24, 4046ac <__fxstatat@plt+0x255c>
  404ccc:	ldr	x0, [x24]
  404cd0:	mov	x1, x21
  404cd4:	bl	401f30 <strcmp@plt>
  404cd8:	cbz	w0, 4046ac <__fxstatat@plt+0x255c>
  404cdc:	ldrb	w8, [x24, #40]
  404ce0:	tbz	w8, #1, 404ce8 <__fxstatat@plt+0x2b98>
  404ce4:	tbnz	w23, #0, 4046ac <__fxstatat@plt+0x255c>
  404ce8:	adrp	x22, 40f000 <__fxstatat@plt+0xceb0>
  404cec:	movi	v0.2d, #0xffffffffffffffff
  404cf0:	mov	x8, #0xffffffffffffffff    	// #-1
  404cf4:	add	x22, x22, #0x106
  404cf8:	sturb	wzr, [x29, #-48]
  404cfc:	stp	q0, q0, [x27, #128]
  404d00:	stp	x8, x8, [x29, #-40]
  404d04:	b	4046ac <__fxstatat@plt+0x255c>
  404d08:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  404d0c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  404d10:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  404d14:	add	x0, x0, #0x8d2
  404d18:	add	x1, x1, #0x739
  404d1c:	add	x3, x3, #0x8e4
  404d20:	mov	w2, #0x468                 	// #1128
  404d24:	bl	4020e0 <__assert_fail@plt>
  404d28:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  404d2c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  404d30:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  404d34:	add	x0, x0, #0x96c
  404d38:	add	x1, x1, #0x739
  404d3c:	add	x3, x3, #0x8e4
  404d40:	mov	w2, #0x4ce                 	// #1230
  404d44:	bl	4020e0 <__assert_fail@plt>
  404d48:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  404d4c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  404d50:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  404d54:	add	x0, x0, #0x97f
  404d58:	add	x1, x1, #0x739
  404d5c:	add	x3, x3, #0x8e4
  404d60:	mov	w2, #0x4d2                 	// #1234
  404d64:	bl	4020e0 <__assert_fail@plt>
  404d68:	str	xzr, [sp, #24]
  404d6c:	bl	40a234 <__fxstatat@plt+0x80e4>
  404d70:	sub	sp, sp, #0x50
  404d74:	stp	x29, x30, [sp, #16]
  404d78:	stp	x24, x23, [sp, #32]
  404d7c:	stp	x22, x21, [sp, #48]
  404d80:	stp	x20, x19, [sp, #64]
  404d84:	add	x29, sp, #0x10
  404d88:	mov	x19, x0
  404d8c:	bl	401c40 <strlen@plt>
  404d90:	str	xzr, [sp, #8]
  404d94:	cbz	x0, 404e08 <__fxstatat@plt+0x2cb8>
  404d98:	add	x23, x19, x0
  404d9c:	mov	w24, #0x3f                  	// #63
  404da0:	mov	x20, x19
  404da4:	b	404dc0 <__fxstatat@plt+0x2c70>
  404da8:	mov	w21, #0x1                   	// #1
  404dac:	strb	w24, [x19], #1
  404db0:	str	xzr, [sp, #8]
  404db4:	add	x20, x20, x21
  404db8:	cmp	x20, x23
  404dbc:	b.eq	404e08 <__fxstatat@plt+0x2cb8>  // b.none
  404dc0:	sub	x22, x23, x20
  404dc4:	add	x0, sp, #0x4
  404dc8:	add	x3, sp, #0x8
  404dcc:	mov	x1, x20
  404dd0:	mov	x2, x22
  404dd4:	bl	40ab6c <__fxstatat@plt+0x8a1c>
  404dd8:	cmp	x0, x22
  404ddc:	b.hi	404da8 <__fxstatat@plt+0x2c58>  // b.pmore
  404de0:	mov	x21, x0
  404de4:	ldr	w0, [sp, #4]
  404de8:	bl	401cc0 <iswcntrl@plt>
  404dec:	cbnz	w0, 404dac <__fxstatat@plt+0x2c5c>
  404df0:	mov	x0, x19
  404df4:	mov	x1, x20
  404df8:	mov	x2, x21
  404dfc:	bl	401c10 <memmove@plt>
  404e00:	add	x19, x19, x21
  404e04:	b	404db4 <__fxstatat@plt+0x2c64>
  404e08:	strb	wzr, [x19]
  404e0c:	ldp	x20, x19, [sp, #64]
  404e10:	ldp	x22, x21, [sp, #48]
  404e14:	ldp	x24, x23, [sp, #32]
  404e18:	ldp	x29, x30, [sp, #16]
  404e1c:	add	sp, sp, #0x50
  404e20:	ret
  404e24:	stp	x29, x30, [sp, #-32]!
  404e28:	stp	x20, x19, [sp, #16]
  404e2c:	ldrb	w8, [x0]
  404e30:	mov	x29, sp
  404e34:	cbz	w8, 404e60 <__fxstatat@plt+0x2d10>
  404e38:	add	x19, x0, #0x1
  404e3c:	mov	w20, #0x3f                  	// #63
  404e40:	b	404e4c <__fxstatat@plt+0x2cfc>
  404e44:	ldrb	w8, [x19], #1
  404e48:	cbz	w8, 404e60 <__fxstatat@plt+0x2d10>
  404e4c:	and	w0, w8, #0xff
  404e50:	bl	4051fc <__fxstatat@plt+0x30ac>
  404e54:	tbz	w0, #0, 404e44 <__fxstatat@plt+0x2cf4>
  404e58:	sturb	w20, [x19, #-1]
  404e5c:	b	404e44 <__fxstatat@plt+0x2cf4>
  404e60:	ldp	x20, x19, [sp, #16]
  404e64:	ldp	x29, x30, [sp], #32
  404e68:	ret
  404e6c:	ldr	x8, [x0]
  404e70:	udiv	x9, x8, x1
  404e74:	msub	x0, x9, x1, x8
  404e78:	ret
  404e7c:	ldr	x8, [x0]
  404e80:	ldr	x9, [x1]
  404e84:	cmp	x8, x9
  404e88:	cset	w0, eq  // eq = none
  404e8c:	ret
  404e90:	b	401f70 <free@plt>
  404e94:	stp	x29, x30, [sp, #-64]!
  404e98:	str	x28, [sp, #16]
  404e9c:	stp	x22, x21, [sp, #32]
  404ea0:	stp	x20, x19, [sp, #48]
  404ea4:	mov	x29, sp
  404ea8:	sub	sp, sp, #0x110
  404eac:	mov	x20, x0
  404eb0:	sub	x0, x29, #0x10
  404eb4:	mov	x19, sp
  404eb8:	mov	x21, x1
  404ebc:	bl	40976c <__fxstatat@plt+0x761c>
  404ec0:	cbz	w0, 404ef8 <__fxstatat@plt+0x2da8>
  404ec4:	bl	4020f0 <__errno_location@plt>
  404ec8:	ldr	w20, [x0]
  404ecc:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  404ed0:	add	x1, x1, #0x9a5
  404ed4:	mov	w2, #0x5                   	// #5
  404ed8:	mov	x0, xzr
  404edc:	bl	402070 <dcgettext@plt>
  404ee0:	mov	x2, x0
  404ee4:	mov	w0, wzr
  404ee8:	mov	w1, w20
  404eec:	bl	401c80 <error@plt>
  404ef0:	mov	x20, xzr
  404ef4:	b	405134 <__fxstatat@plt+0x2fe4>
  404ef8:	ldr	w8, [x21, #16]
  404efc:	and	w8, w8, #0xf000
  404f00:	cmp	w8, #0x4, lsl #12
  404f04:	b.ne	404f38 <__fxstatat@plt+0x2de8>  // b.any
  404f08:	ldp	q1, q0, [x21, #32]
  404f0c:	ldp	q3, q2, [x21]
  404f10:	mov	x0, x20
  404f14:	stp	q1, q0, [x19, #160]
  404f18:	stp	q3, q2, [x19, #128]
  404f1c:	ldp	q1, q0, [x21, #96]
  404f20:	ldp	q3, q2, [x21, #64]
  404f24:	stp	q1, q0, [x19, #224]
  404f28:	stp	q3, q2, [x19, #192]
  404f2c:	bl	401f60 <chdir@plt>
  404f30:	tbz	w0, #31, 404f98 <__fxstatat@plt+0x2e48>
  404f34:	b	405030 <__fxstatat@plt+0x2ee0>
  404f38:	mov	x0, x20
  404f3c:	bl	405938 <__fxstatat@plt+0x37e8>
  404f40:	mov	x21, x0
  404f44:	bl	401c40 <strlen@plt>
  404f48:	add	x9, x0, #0x10
  404f4c:	mov	x8, sp
  404f50:	and	x9, x9, #0xfffffffffffffff0
  404f54:	sub	x20, x8, x9
  404f58:	add	x2, x0, #0x1
  404f5c:	mov	sp, x20
  404f60:	mov	x0, x20
  404f64:	mov	x1, x21
  404f68:	bl	401c00 <memcpy@plt>
  404f6c:	mov	x0, x21
  404f70:	bl	401f70 <free@plt>
  404f74:	mov	x0, x20
  404f78:	bl	401f60 <chdir@plt>
  404f7c:	tbnz	w0, #31, 405030 <__fxstatat@plt+0x2ee0>
  404f80:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  404f84:	add	x1, x1, #0xa08
  404f88:	add	x2, x19, #0x80
  404f8c:	mov	w0, wzr
  404f90:	bl	402120 <__xstat@plt>
  404f94:	tbnz	w0, #31, 4050cc <__fxstatat@plt+0x2f7c>
  404f98:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  404f9c:	add	x1, x1, #0xa07
  404fa0:	add	x2, x19, #0x0
  404fa4:	mov	w0, wzr
  404fa8:	bl	402120 <__xstat@plt>
  404fac:	tbnz	w0, #31, 405078 <__fxstatat@plt+0x2f28>
  404fb0:	adrp	x21, 40e000 <__fxstatat@plt+0xbeb0>
  404fb4:	adrp	x20, 40e000 <__fxstatat@plt+0xbeb0>
  404fb8:	adrp	x22, 40e000 <__fxstatat@plt+0xbeb0>
  404fbc:	add	x21, x21, #0xa07
  404fc0:	add	x20, x20, #0x9c2
  404fc4:	add	x22, x22, #0xa0a
  404fc8:	ldr	x8, [x19]
  404fcc:	ldr	x9, [x19, #128]
  404fd0:	cmp	x8, x9
  404fd4:	b.ne	4050c0 <__fxstatat@plt+0x2f70>  // b.any
  404fd8:	ldr	x8, [x19, #8]
  404fdc:	ldr	x9, [x19, #136]
  404fe0:	cmp	x8, x9
  404fe4:	b.eq	4050c0 <__fxstatat@plt+0x2f70>  // b.none
  404fe8:	mov	x0, x21
  404fec:	bl	401f60 <chdir@plt>
  404ff0:	tbnz	w0, #31, 405080 <__fxstatat@plt+0x2f30>
  404ff4:	ldp	q0, q1, [x19, #64]
  404ff8:	ldp	q2, q3, [x19, #96]
  404ffc:	add	x2, x19, #0x0
  405000:	mov	w0, wzr
  405004:	stp	q0, q1, [x19, #192]
  405008:	ldp	q0, q4, [x19]
  40500c:	stp	q2, q3, [x19, #224]
  405010:	ldp	q2, q1, [x19, #32]
  405014:	mov	x1, x21
  405018:	stp	q0, q4, [x19, #128]
  40501c:	stp	q2, q1, [x19, #160]
  405020:	bl	402120 <__xstat@plt>
  405024:	tbz	w0, #31, 404fc8 <__fxstatat@plt+0x2e78>
  405028:	mov	x20, x22
  40502c:	b	405080 <__fxstatat@plt+0x2f30>
  405030:	bl	4020f0 <__errno_location@plt>
  405034:	ldr	w21, [x0]
  405038:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40503c:	add	x1, x1, #0x9c2
  405040:	mov	w2, #0x5                   	// #5
  405044:	mov	x0, xzr
  405048:	bl	402070 <dcgettext@plt>
  40504c:	mov	x22, x0
  405050:	mov	w0, #0x4                   	// #4
  405054:	mov	x1, x20
  405058:	bl	409048 <__fxstatat@plt+0x6ef8>
  40505c:	mov	x3, x0
  405060:	mov	w0, wzr
  405064:	mov	w1, w21
  405068:	mov	x2, x22
  40506c:	bl	401c80 <error@plt>
  405070:	mov	x20, xzr
  405074:	b	405134 <__fxstatat@plt+0x2fe4>
  405078:	adrp	x20, 40e000 <__fxstatat@plt+0xbeb0>
  40507c:	add	x20, x20, #0xa0a
  405080:	bl	4020f0 <__errno_location@plt>
  405084:	ldr	w21, [x0]
  405088:	mov	w2, #0x5                   	// #5
  40508c:	mov	x0, xzr
  405090:	mov	x1, x20
  405094:	bl	402070 <dcgettext@plt>
  405098:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40509c:	mov	x20, x0
  4050a0:	add	x1, x1, #0xa07
  4050a4:	mov	w0, #0x4                   	// #4
  4050a8:	bl	409048 <__fxstatat@plt+0x6ef8>
  4050ac:	mov	x3, x0
  4050b0:	mov	w0, wzr
  4050b4:	mov	w1, w21
  4050b8:	mov	x2, x20
  4050bc:	b	405108 <__fxstatat@plt+0x2fb8>
  4050c0:	bl	40a278 <__fxstatat@plt+0x8128>
  4050c4:	mov	x20, x0
  4050c8:	b	405110 <__fxstatat@plt+0x2fc0>
  4050cc:	bl	4020f0 <__errno_location@plt>
  4050d0:	ldr	w21, [x0]
  4050d4:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4050d8:	add	x1, x1, #0x9e0
  4050dc:	mov	w2, #0x5                   	// #5
  4050e0:	mov	x0, xzr
  4050e4:	bl	402070 <dcgettext@plt>
  4050e8:	mov	x22, x0
  4050ec:	mov	w0, #0x4                   	// #4
  4050f0:	mov	x1, x20
  4050f4:	bl	409048 <__fxstatat@plt+0x6ef8>
  4050f8:	mov	x3, x0
  4050fc:	mov	w0, wzr
  405100:	mov	w1, w21
  405104:	mov	x2, x22
  405108:	bl	401c80 <error@plt>
  40510c:	mov	x20, xzr
  405110:	bl	4020f0 <__errno_location@plt>
  405114:	ldr	w22, [x0]
  405118:	mov	x21, x0
  40511c:	sub	x0, x29, #0x10
  405120:	bl	4097c4 <__fxstatat@plt+0x7674>
  405124:	cbnz	w0, 405150 <__fxstatat@plt+0x3000>
  405128:	sub	x0, x29, #0x10
  40512c:	bl	4097dc <__fxstatat@plt+0x768c>
  405130:	str	w22, [x21]
  405134:	mov	x0, x20
  405138:	mov	sp, x29
  40513c:	ldp	x20, x19, [sp, #48]
  405140:	ldp	x22, x21, [sp, #32]
  405144:	ldr	x28, [sp, #16]
  405148:	ldp	x29, x30, [sp], #64
  40514c:	ret
  405150:	ldr	w20, [x21]
  405154:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  405158:	add	x1, x1, #0xa19
  40515c:	mov	w2, #0x5                   	// #5
  405160:	mov	x0, xzr
  405164:	bl	402070 <dcgettext@plt>
  405168:	mov	x2, x0
  40516c:	mov	w0, #0x1                   	// #1
  405170:	mov	w1, w20
  405174:	bl	401c80 <error@plt>
  405178:	sub	w9, w0, #0x41
  40517c:	mov	w8, w0
  405180:	cmp	w9, #0x39
  405184:	mov	w0, #0x1                   	// #1
  405188:	b.hi	4051a0 <__fxstatat@plt+0x3050>  // b.pmore
  40518c:	mov	w10, #0x1                   	// #1
  405190:	lsl	x9, x10, x9
  405194:	tst	x9, #0x3ffffff03ffffff
  405198:	b.eq	4051a0 <__fxstatat@plt+0x3050>  // b.none
  40519c:	ret
  4051a0:	sub	w8, w8, #0x30
  4051a4:	cmp	w8, #0xa
  4051a8:	b.cc	40519c <__fxstatat@plt+0x304c>  // b.lo, b.ul, b.last
  4051ac:	mov	w0, wzr
  4051b0:	ret
  4051b4:	sub	w8, w0, #0x41
  4051b8:	cmp	w8, #0x39
  4051bc:	b.hi	4051d0 <__fxstatat@plt+0x3080>  // b.pmore
  4051c0:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  4051c4:	lsr	x8, x9, x8
  4051c8:	and	w0, w8, #0x1
  4051cc:	ret
  4051d0:	mov	w0, wzr
  4051d4:	ret
  4051d8:	cmp	w0, #0x80
  4051dc:	cset	w0, cc  // cc = lo, ul, last
  4051e0:	ret
  4051e4:	cmp	w0, #0x20
  4051e8:	cset	w8, eq  // eq = none
  4051ec:	cmp	w0, #0x9
  4051f0:	cset	w9, eq  // eq = none
  4051f4:	orr	w0, w8, w9
  4051f8:	ret
  4051fc:	mov	w8, w0
  405200:	cmp	w0, #0x20
  405204:	mov	w0, #0x1                   	// #1
  405208:	b.cs	405210 <__fxstatat@plt+0x30c0>  // b.hs, b.nlast
  40520c:	ret
  405210:	cmp	w8, #0x7f
  405214:	b.eq	40520c <__fxstatat@plt+0x30bc>  // b.none
  405218:	mov	w0, wzr
  40521c:	ret
  405220:	sub	w8, w0, #0x30
  405224:	cmp	w8, #0xa
  405228:	cset	w0, cc  // cc = lo, ul, last
  40522c:	ret
  405230:	sub	w8, w0, #0x21
  405234:	cmp	w8, #0x5e
  405238:	cset	w0, cc  // cc = lo, ul, last
  40523c:	ret
  405240:	sub	w8, w0, #0x61
  405244:	cmp	w8, #0x1a
  405248:	cset	w0, cc  // cc = lo, ul, last
  40524c:	ret
  405250:	sub	w8, w0, #0x20
  405254:	cmp	w8, #0x5f
  405258:	cset	w0, cc  // cc = lo, ul, last
  40525c:	ret
  405260:	sub	w8, w0, #0x21
  405264:	cmp	w8, #0x5d
  405268:	b.hi	40528c <__fxstatat@plt+0x313c>  // b.pmore
  40526c:	adrp	x9, 40e000 <__fxstatat@plt+0xbeb0>
  405270:	add	x9, x9, #0xa4c
  405274:	adr	x10, 405288 <__fxstatat@plt+0x3138>
  405278:	ldrb	w11, [x9, x8]
  40527c:	add	x10, x10, x11, lsl #2
  405280:	mov	w0, #0x1                   	// #1
  405284:	br	x10
  405288:	ret
  40528c:	mov	w0, wzr
  405290:	ret
  405294:	sub	w8, w0, #0x9
  405298:	cmp	w8, #0x17
  40529c:	b.hi	4052b4 <__fxstatat@plt+0x3164>  // b.pmore
  4052a0:	mov	w9, #0x1f                  	// #31
  4052a4:	movk	w9, #0x80, lsl #16
  4052a8:	lsr	w8, w9, w8
  4052ac:	and	w0, w8, #0x1
  4052b0:	ret
  4052b4:	mov	w0, wzr
  4052b8:	ret
  4052bc:	sub	w8, w0, #0x41
  4052c0:	cmp	w8, #0x1a
  4052c4:	cset	w0, cc  // cc = lo, ul, last
  4052c8:	ret
  4052cc:	sub	w8, w0, #0x30
  4052d0:	cmp	w8, #0x36
  4052d4:	b.hi	4052ec <__fxstatat@plt+0x319c>  // b.pmore
  4052d8:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  4052dc:	movk	x9, #0x3ff
  4052e0:	lsr	x8, x9, x8
  4052e4:	and	w0, w8, #0x1
  4052e8:	ret
  4052ec:	mov	w0, wzr
  4052f0:	ret
  4052f4:	sub	w8, w0, #0x41
  4052f8:	add	w9, w0, #0x20
  4052fc:	cmp	w8, #0x1a
  405300:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  405304:	ret
  405308:	sub	w8, w0, #0x61
  40530c:	sub	w9, w0, #0x20
  405310:	cmp	w8, #0x1a
  405314:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  405318:	ret
  40531c:	sub	sp, sp, #0x110
  405320:	stp	x26, x25, [sp, #208]
  405324:	and	w26, w1, #0x3
  405328:	sub	w8, w26, #0x1
  40532c:	tst	w26, w8
  405330:	stp	x29, x30, [sp, #176]
  405334:	stp	x28, x27, [sp, #192]
  405338:	stp	x24, x23, [sp, #224]
  40533c:	stp	x22, x21, [sp, #240]
  405340:	stp	x20, x19, [sp, #256]
  405344:	add	x29, sp, #0xb0
  405348:	b.ne	405374 <__fxstatat@plt+0x3224>  // b.any
  40534c:	mov	x27, x0
  405350:	cbz	x0, 405374 <__fxstatat@plt+0x3224>
  405354:	ldrb	w8, [x27]
  405358:	mov	w22, w1
  40535c:	cmp	w8, #0x2f
  405360:	b.eq	4053a8 <__fxstatat@plt+0x3258>  // b.none
  405364:	cbnz	w8, 405748 <__fxstatat@plt+0x35f8>
  405368:	bl	4020f0 <__errno_location@plt>
  40536c:	mov	w8, #0x2                   	// #2
  405370:	b	40537c <__fxstatat@plt+0x322c>
  405374:	bl	4020f0 <__errno_location@plt>
  405378:	mov	w8, #0x16                  	// #22
  40537c:	mov	x21, xzr
  405380:	str	w8, [x0]
  405384:	mov	x0, x21
  405388:	ldp	x20, x19, [sp, #256]
  40538c:	ldp	x22, x21, [sp, #240]
  405390:	ldp	x24, x23, [sp, #224]
  405394:	ldp	x26, x25, [sp, #208]
  405398:	ldp	x28, x27, [sp, #192]
  40539c:	ldp	x29, x30, [sp, #176]
  4053a0:	add	sp, sp, #0x110
  4053a4:	ret
  4053a8:	mov	w0, #0x1000                	// #4096
  4053ac:	bl	409f20 <__fxstatat@plt+0x7dd0>
  4053b0:	mov	w8, #0x2f                  	// #47
  4053b4:	mov	x19, x0
  4053b8:	mov	x21, x0
  4053bc:	add	x20, x0, #0x1, lsl #12
  4053c0:	strb	w8, [x19], #1
  4053c4:	ldrb	w8, [x27]
  4053c8:	cbz	w8, 4057a4 <__fxstatat@plt+0x3654>
  4053cc:	and	w9, w22, #0x7
  4053d0:	mov	x24, x19
  4053d4:	mov	x23, x27
  4053d8:	stp	xzr, xzr, [sp, #8]
  4053dc:	str	xzr, [sp, #24]
  4053e0:	stp	w22, w9, [sp, #32]
  4053e4:	b	4053f8 <__fxstatat@plt+0x32a8>
  4053e8:	mov	x19, x24
  4053ec:	ldrb	w8, [x23]
  4053f0:	mov	x24, x19
  4053f4:	cbz	w8, 4057a8 <__fxstatat@plt+0x3658>
  4053f8:	and	w9, w8, #0xff
  4053fc:	cmp	w9, #0x2f
  405400:	mov	x28, x23
  405404:	b.ne	405418 <__fxstatat@plt+0x32c8>  // b.any
  405408:	ldrb	w8, [x28, #1]!
  40540c:	cmp	w8, #0x2f
  405410:	b.eq	405408 <__fxstatat@plt+0x32b8>  // b.none
  405414:	mov	x23, x28
  405418:	mov	w9, w8
  40541c:	ands	w9, w9, #0xff
  405420:	b.eq	405438 <__fxstatat@plt+0x32e8>  // b.none
  405424:	cmp	w9, #0x2f
  405428:	b.eq	405438 <__fxstatat@plt+0x32e8>  // b.none
  40542c:	ldrb	w9, [x23, #1]!
  405430:	ands	w9, w9, #0xff
  405434:	b.ne	405424 <__fxstatat@plt+0x32d4>  // b.any
  405438:	sub	x25, x23, x28
  40543c:	cmp	x25, #0x1
  405440:	b.eq	40549c <__fxstatat@plt+0x334c>  // b.none
  405444:	cmp	x25, #0x2
  405448:	b.eq	405454 <__fxstatat@plt+0x3304>  // b.none
  40544c:	cbnz	x25, 4054a8 <__fxstatat@plt+0x3358>
  405450:	b	40578c <__fxstatat@plt+0x363c>
  405454:	and	w8, w8, #0xff
  405458:	cmp	w8, #0x2e
  40545c:	b.ne	4054a8 <__fxstatat@plt+0x3358>  // b.any
  405460:	ldrb	w8, [x28, #1]
  405464:	cmp	w8, #0x2e
  405468:	b.ne	4054a8 <__fxstatat@plt+0x3358>  // b.any
  40546c:	add	x8, x21, #0x1
  405470:	cmp	x24, x8
  405474:	b.ls	4053e8 <__fxstatat@plt+0x3298>  // b.plast
  405478:	sub	x8, x24, #0x1
  40547c:	mov	x19, x8
  405480:	cmp	x8, x21
  405484:	b.ls	4053ec <__fxstatat@plt+0x329c>  // b.plast
  405488:	mov	x8, x19
  40548c:	ldrb	w9, [x8, #-1]!
  405490:	cmp	w9, #0x2f
  405494:	b.ne	40547c <__fxstatat@plt+0x332c>  // b.any
  405498:	b	4053ec <__fxstatat@plt+0x329c>
  40549c:	and	w8, w8, #0xff
  4054a0:	cmp	w8, #0x2e
  4054a4:	b.eq	4053e8 <__fxstatat@plt+0x3298>  // b.none
  4054a8:	ldurb	w8, [x24, #-1]
  4054ac:	cmp	w8, #0x2f
  4054b0:	b.eq	4054bc <__fxstatat@plt+0x336c>  // b.none
  4054b4:	mov	w8, #0x2f                  	// #47
  4054b8:	strb	w8, [x24], #1
  4054bc:	add	x8, x24, x25
  4054c0:	cmp	x8, x20
  4054c4:	b.cc	4054f8 <__fxstatat@plt+0x33a8>  // b.lo, b.ul, b.last
  4054c8:	cmp	x25, #0x1, lsl #12
  4054cc:	mov	w9, #0x1000                	// #4096
  4054d0:	sub	x8, x20, x21
  4054d4:	csinc	x9, x9, x25, lt  // lt = tstop
  4054d8:	add	x22, x9, x8
  4054dc:	mov	x0, x21
  4054e0:	mov	x1, x22
  4054e4:	sub	x19, x24, x21
  4054e8:	bl	409fa0 <__fxstatat@plt+0x7e50>
  4054ec:	mov	x21, x0
  4054f0:	add	x20, x0, x22
  4054f4:	add	x24, x0, x19
  4054f8:	mov	x0, x24
  4054fc:	mov	x1, x28
  405500:	mov	x2, x25
  405504:	bl	401c00 <memcpy@plt>
  405508:	ldr	w8, [sp, #36]
  40550c:	add	x19, x24, x25
  405510:	strb	wzr, [x19]
  405514:	cmp	w8, #0x6
  405518:	b.eq	40554c <__fxstatat@plt+0x33fc>  // b.none
  40551c:	ldr	w8, [sp, #32]
  405520:	tbnz	w8, #2, 405564 <__fxstatat@plt+0x3414>
  405524:	add	x2, sp, #0x28
  405528:	mov	w0, wzr
  40552c:	mov	x1, x21
  405530:	bl	402010 <__lxstat@plt>
  405534:	cbz	w0, 405578 <__fxstatat@plt+0x3428>
  405538:	bl	4020f0 <__errno_location@plt>
  40553c:	ldr	w22, [x0]
  405540:	cmp	w26, #0x1
  405544:	b.eq	405594 <__fxstatat@plt+0x3444>  // b.none
  405548:	cbz	w26, 405808 <__fxstatat@plt+0x36b8>
  40554c:	str	wzr, [sp, #56]
  405550:	cmp	w26, #0x2
  405554:	b.eq	4055b4 <__fxstatat@plt+0x3464>  // b.none
  405558:	ldrb	w8, [x23]
  40555c:	cbz	w8, 4055b4 <__fxstatat@plt+0x3464>
  405560:	b	405804 <__fxstatat@plt+0x36b4>
  405564:	add	x2, sp, #0x28
  405568:	mov	w0, wzr
  40556c:	mov	x1, x21
  405570:	bl	402120 <__xstat@plt>
  405574:	cbnz	w0, 405538 <__fxstatat@plt+0x33e8>
  405578:	ldr	w8, [sp, #56]
  40557c:	and	w8, w8, #0xf000
  405580:	cmp	w8, #0xa, lsl #12
  405584:	b.eq	4055c0 <__fxstatat@plt+0x3470>  // b.none
  405588:	cmp	w8, #0x4, lsl #12
  40558c:	b.eq	4055b4 <__fxstatat@plt+0x3464>  // b.none
  405590:	b	405550 <__fxstatat@plt+0x3400>
  405594:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  405598:	mov	x0, x23
  40559c:	add	x1, x1, #0xc65
  4055a0:	bl	401fb0 <strspn@plt>
  4055a4:	cmp	w22, #0x2
  4055a8:	b.ne	405808 <__fxstatat@plt+0x36b8>  // b.any
  4055ac:	ldrb	w8, [x23, x0]
  4055b0:	cbnz	w8, 405808 <__fxstatat@plt+0x36b8>
  4055b4:	mov	x22, x23
  4055b8:	mov	x23, x22
  4055bc:	b	4053ec <__fxstatat@plt+0x329c>
  4055c0:	ldr	x0, [sp, #24]
  4055c4:	cbnz	x0, 4055f0 <__fxstatat@plt+0x34a0>
  4055c8:	adrp	x2, 406000 <__fxstatat@plt+0x3eb0>
  4055cc:	adrp	x3, 406000 <__fxstatat@plt+0x3eb0>
  4055d0:	adrp	x4, 406000 <__fxstatat@plt+0x3eb0>
  4055d4:	mov	w0, #0x7                   	// #7
  4055d8:	mov	x1, xzr
  4055dc:	add	x2, x2, #0xcb0
  4055e0:	add	x3, x3, #0xd2c
  4055e4:	add	x4, x4, #0xd7c
  4055e8:	bl	406028 <__fxstatat@plt+0x3ed8>
  4055ec:	cbz	x0, 405844 <__fxstatat@plt+0x36f4>
  4055f0:	add	x2, sp, #0x28
  4055f4:	mov	x1, x27
  4055f8:	mov	x22, x0
  4055fc:	bl	405b58 <__fxstatat@plt+0x3a08>
  405600:	str	x22, [sp, #24]
  405604:	tbz	w0, #0, 405614 <__fxstatat@plt+0x34c4>
  405608:	cmp	w26, #0x2
  40560c:	b.eq	4053ec <__fxstatat@plt+0x329c>  // b.none
  405610:	b	405834 <__fxstatat@plt+0x36e4>
  405614:	add	x2, sp, #0x28
  405618:	mov	x0, x22
  40561c:	mov	x1, x27
  405620:	bl	405ad4 <__fxstatat@plt+0x3984>
  405624:	ldr	x1, [sp, #88]
  405628:	mov	x0, x21
  40562c:	bl	40b4a0 <__fxstatat@plt+0x9350>
  405630:	cbz	x0, 405684 <__fxstatat@plt+0x3534>
  405634:	mov	x28, x0
  405638:	bl	401c40 <strlen@plt>
  40563c:	mov	x22, x0
  405640:	mov	x0, x23
  405644:	bl	401c40 <strlen@plt>
  405648:	ldr	x8, [sp, #8]
  40564c:	add	x2, x0, #0x1
  405650:	add	x27, x2, x22
  405654:	str	x22, [sp]
  405658:	cbz	x8, 4056a0 <__fxstatat@plt+0x3550>
  40565c:	cmp	x27, x8
  405660:	b.ls	4056c4 <__fxstatat@plt+0x3574>  // b.plast
  405664:	ldr	x0, [sp, #16]
  405668:	mov	x1, x27
  40566c:	mov	x22, x2
  405670:	bl	409fa0 <__fxstatat@plt+0x7e50>
  405674:	mov	x2, x22
  405678:	mov	x22, x0
  40567c:	str	x27, [sp, #8]
  405680:	b	4056c8 <__fxstatat@plt+0x3578>
  405684:	bl	4020f0 <__errno_location@plt>
  405688:	cmp	w26, #0x2
  40568c:	b.ne	40583c <__fxstatat@plt+0x36ec>  // b.any
  405690:	ldr	w8, [x0]
  405694:	cmp	w8, #0xc
  405698:	b.ne	4053ec <__fxstatat@plt+0x329c>  // b.any
  40569c:	b	40583c <__fxstatat@plt+0x36ec>
  4056a0:	cmp	x27, #0x1, lsl #12
  4056a4:	mov	w8, #0x1000                	// #4096
  4056a8:	csel	x0, x27, x8, hi  // hi = pmore
  4056ac:	str	x0, [sp, #8]
  4056b0:	mov	x22, x2
  4056b4:	bl	409f20 <__fxstatat@plt+0x7dd0>
  4056b8:	mov	x2, x22
  4056bc:	mov	x22, x0
  4056c0:	b	4056c8 <__fxstatat@plt+0x3578>
  4056c4:	ldr	x22, [sp, #16]
  4056c8:	ldr	x27, [sp]
  4056cc:	mov	x1, x23
  4056d0:	add	x0, x22, x27
  4056d4:	bl	401c10 <memmove@plt>
  4056d8:	mov	x0, x22
  4056dc:	mov	x1, x28
  4056e0:	mov	x2, x27
  4056e4:	bl	401c00 <memcpy@plt>
  4056e8:	ldrb	w8, [x28]
  4056ec:	cmp	w8, #0x2f
  4056f0:	add	x8, x21, #0x1
  4056f4:	b.ne	405708 <__fxstatat@plt+0x35b8>  // b.any
  4056f8:	mov	w9, #0x2f                  	// #47
  4056fc:	strb	w9, [x21]
  405700:	mov	x19, x8
  405704:	b	405734 <__fxstatat@plt+0x35e4>
  405708:	cmp	x19, x8
  40570c:	b.ls	405734 <__fxstatat@plt+0x35e4>  // b.plast
  405710:	add	x8, x24, x25
  405714:	sub	x8, x8, #0x1
  405718:	mov	x19, x8
  40571c:	cmp	x8, x21
  405720:	b.ls	405734 <__fxstatat@plt+0x35e4>  // b.plast
  405724:	mov	x8, x19
  405728:	ldrb	w9, [x8, #-1]!
  40572c:	cmp	w9, #0x2f
  405730:	b.ne	405718 <__fxstatat@plt+0x35c8>  // b.any
  405734:	mov	x0, x28
  405738:	bl	401f70 <free@plt>
  40573c:	mov	x27, x22
  405740:	str	x22, [sp, #16]
  405744:	b	4055b8 <__fxstatat@plt+0x3468>
  405748:	bl	40a278 <__fxstatat@plt+0x8128>
  40574c:	mov	x21, x0
  405750:	cbz	x0, 405384 <__fxstatat@plt+0x3234>
  405754:	mov	x0, x21
  405758:	bl	401c40 <strlen@plt>
  40575c:	mov	x20, x0
  405760:	cmp	x0, #0xfff
  405764:	b.gt	405794 <__fxstatat@plt+0x3644>
  405768:	mov	w1, #0x1000                	// #4096
  40576c:	mov	x0, x21
  405770:	bl	409fa0 <__fxstatat@plt+0x7e50>
  405774:	mov	x21, x0
  405778:	add	x19, x0, x20
  40577c:	add	x20, x0, #0x1, lsl #12
  405780:	ldrb	w8, [x27]
  405784:	cbnz	w8, 4053cc <__fxstatat@plt+0x327c>
  405788:	b	4057a4 <__fxstatat@plt+0x3654>
  40578c:	mov	x19, x24
  405790:	b	4057a8 <__fxstatat@plt+0x3658>
  405794:	add	x20, x21, x20
  405798:	mov	x19, x20
  40579c:	ldrb	w8, [x27]
  4057a0:	cbnz	w8, 4053cc <__fxstatat@plt+0x327c>
  4057a4:	stp	xzr, xzr, [sp, #16]
  4057a8:	add	x8, x21, #0x1
  4057ac:	cmp	x19, x8
  4057b0:	b.ls	4057c4 <__fxstatat@plt+0x3674>  // b.plast
  4057b4:	mov	x8, x19
  4057b8:	ldrb	w9, [x8, #-1]!
  4057bc:	cmp	w9, #0x2f
  4057c0:	csel	x19, x8, x19, eq  // eq = none
  4057c4:	ldr	x22, [sp, #16]
  4057c8:	mov	x8, x19
  4057cc:	strb	wzr, [x8], #1
  4057d0:	cmp	x20, x8
  4057d4:	b.eq	4057ec <__fxstatat@plt+0x369c>  // b.none
  4057d8:	sub	x8, x19, x21
  4057dc:	add	x1, x8, #0x1
  4057e0:	mov	x0, x21
  4057e4:	bl	409fa0 <__fxstatat@plt+0x7e50>
  4057e8:	mov	x21, x0
  4057ec:	mov	x0, x22
  4057f0:	bl	401f70 <free@plt>
  4057f4:	ldr	x0, [sp, #24]
  4057f8:	cbz	x0, 405384 <__fxstatat@plt+0x3234>
  4057fc:	bl	4062d4 <__fxstatat@plt+0x4184>
  405800:	b	405384 <__fxstatat@plt+0x3234>
  405804:	mov	w22, #0x14                  	// #20
  405808:	ldr	x0, [sp, #16]
  40580c:	bl	401f70 <free@plt>
  405810:	mov	x0, x21
  405814:	bl	401f70 <free@plt>
  405818:	ldr	x0, [sp, #24]
  40581c:	cbz	x0, 405824 <__fxstatat@plt+0x36d4>
  405820:	bl	4062d4 <__fxstatat@plt+0x4184>
  405824:	bl	4020f0 <__errno_location@plt>
  405828:	mov	x21, xzr
  40582c:	str	w22, [x0]
  405830:	b	405384 <__fxstatat@plt+0x3234>
  405834:	mov	w22, #0x28                  	// #40
  405838:	b	405808 <__fxstatat@plt+0x36b8>
  40583c:	ldr	w22, [x0]
  405840:	b	405808 <__fxstatat@plt+0x36b8>
  405844:	bl	40a234 <__fxstatat@plt+0x80e4>
  405848:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40584c:	str	x0, [x8, #1624]
  405850:	ret
  405854:	and	w8, w0, #0x1
  405858:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  40585c:	strb	w8, [x9, #1632]
  405860:	ret
  405864:	stp	x29, x30, [sp, #-48]!
  405868:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40586c:	ldr	x0, [x8, #1448]
  405870:	str	x21, [sp, #16]
  405874:	stp	x20, x19, [sp, #32]
  405878:	mov	x29, sp
  40587c:	bl	40ba44 <__fxstatat@plt+0x98f4>
  405880:	cbz	w0, 4058a0 <__fxstatat@plt+0x3750>
  405884:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  405888:	ldrb	w8, [x8, #1632]
  40588c:	cbz	w8, 4058c0 <__fxstatat@plt+0x3770>
  405890:	bl	4020f0 <__errno_location@plt>
  405894:	ldr	w8, [x0]
  405898:	cmp	w8, #0x20
  40589c:	b.ne	4058c0 <__fxstatat@plt+0x3770>  // b.any
  4058a0:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4058a4:	ldr	x0, [x8, #1424]
  4058a8:	bl	40ba44 <__fxstatat@plt+0x98f4>
  4058ac:	cbnz	w0, 40592c <__fxstatat@plt+0x37dc>
  4058b0:	ldp	x20, x19, [sp, #32]
  4058b4:	ldr	x21, [sp, #16]
  4058b8:	ldp	x29, x30, [sp], #48
  4058bc:	ret
  4058c0:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4058c4:	add	x1, x1, #0xaaa
  4058c8:	mov	w2, #0x5                   	// #5
  4058cc:	mov	x0, xzr
  4058d0:	bl	402070 <dcgettext@plt>
  4058d4:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4058d8:	ldr	x21, [x8, #1624]
  4058dc:	mov	x19, x0
  4058e0:	bl	4020f0 <__errno_location@plt>
  4058e4:	ldr	w20, [x0]
  4058e8:	cbnz	x21, 405908 <__fxstatat@plt+0x37b8>
  4058ec:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  4058f0:	add	x2, x2, #0x407
  4058f4:	mov	w0, wzr
  4058f8:	mov	w1, w20
  4058fc:	mov	x3, x19
  405900:	bl	401c80 <error@plt>
  405904:	b	40592c <__fxstatat@plt+0x37dc>
  405908:	mov	x0, x21
  40590c:	bl	4091c4 <__fxstatat@plt+0x7074>
  405910:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  405914:	mov	x3, x0
  405918:	add	x2, x2, #0xab6
  40591c:	mov	w0, wzr
  405920:	mov	w1, w20
  405924:	mov	x4, x19
  405928:	bl	401c80 <error@plt>
  40592c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  405930:	ldr	w0, [x8, #1304]
  405934:	bl	401c20 <_exit@plt>
  405938:	stp	x29, x30, [sp, #-16]!
  40593c:	mov	x29, sp
  405940:	bl	4059ac <__fxstatat@plt+0x385c>
  405944:	cbz	x0, 405950 <__fxstatat@plt+0x3800>
  405948:	ldp	x29, x30, [sp], #16
  40594c:	ret
  405950:	bl	40a234 <__fxstatat@plt+0x80e4>
  405954:	stp	x29, x30, [sp, #-48]!
  405958:	str	x21, [sp, #16]
  40595c:	stp	x20, x19, [sp, #32]
  405960:	mov	x20, x0
  405964:	ldrb	w8, [x20], #-1
  405968:	mov	x29, sp
  40596c:	mov	x19, x0
  405970:	cmp	w8, #0x2f
  405974:	cset	w21, eq  // eq = none
  405978:	bl	405a44 <__fxstatat@plt+0x38f4>
  40597c:	sub	x8, x0, x19
  405980:	mov	x0, x8
  405984:	cmp	x8, x21
  405988:	b.ls	40599c <__fxstatat@plt+0x384c>  // b.plast
  40598c:	ldrb	w8, [x20, x0]
  405990:	cmp	w8, #0x2f
  405994:	sub	x8, x0, #0x1
  405998:	b.eq	405980 <__fxstatat@plt+0x3830>  // b.none
  40599c:	ldp	x20, x19, [sp, #32]
  4059a0:	ldr	x21, [sp, #16]
  4059a4:	ldp	x29, x30, [sp], #48
  4059a8:	ret
  4059ac:	stp	x29, x30, [sp, #-48]!
  4059b0:	stp	x22, x21, [sp, #16]
  4059b4:	stp	x20, x19, [sp, #32]
  4059b8:	mov	x21, x0
  4059bc:	ldrb	w8, [x21], #-1
  4059c0:	mov	x29, sp
  4059c4:	mov	x19, x0
  4059c8:	cmp	w8, #0x2f
  4059cc:	cset	w22, eq  // eq = none
  4059d0:	bl	405a44 <__fxstatat@plt+0x38f4>
  4059d4:	sub	x8, x0, x19
  4059d8:	mov	x20, x8
  4059dc:	cmp	x8, x22
  4059e0:	b.ls	4059f4 <__fxstatat@plt+0x38a4>  // b.plast
  4059e4:	ldrb	w8, [x21, x20]
  4059e8:	cmp	w8, #0x2f
  4059ec:	sub	x8, x20, #0x1
  4059f0:	b.eq	4059d8 <__fxstatat@plt+0x3888>  // b.none
  4059f4:	cmp	x20, #0x0
  4059f8:	cinc	x8, x20, eq  // eq = none
  4059fc:	add	x0, x8, #0x1
  405a00:	bl	401d60 <malloc@plt>
  405a04:	mov	x21, x0
  405a08:	cbz	x0, 405a30 <__fxstatat@plt+0x38e0>
  405a0c:	mov	x0, x21
  405a10:	mov	x1, x19
  405a14:	mov	x2, x20
  405a18:	bl	401c00 <memcpy@plt>
  405a1c:	cbnz	x20, 405a2c <__fxstatat@plt+0x38dc>
  405a20:	mov	w8, #0x2e                  	// #46
  405a24:	mov	w20, #0x1                   	// #1
  405a28:	strb	w8, [x21]
  405a2c:	strb	wzr, [x21, x20]
  405a30:	mov	x0, x21
  405a34:	ldp	x20, x19, [sp, #32]
  405a38:	ldp	x22, x21, [sp, #16]
  405a3c:	ldp	x29, x30, [sp], #48
  405a40:	ret
  405a44:	sub	x0, x0, #0x1
  405a48:	ldrb	w10, [x0, #1]!
  405a4c:	cmp	w10, #0x2f
  405a50:	b.eq	405a48 <__fxstatat@plt+0x38f8>  // b.none
  405a54:	mov	w8, wzr
  405a58:	mov	x9, x0
  405a5c:	b	405a68 <__fxstatat@plt+0x3918>
  405a60:	ldrb	w10, [x9, #1]!
  405a64:	mov	w8, #0x1                   	// #1
  405a68:	and	w10, w10, #0xff
  405a6c:	cmp	w10, #0x2f
  405a70:	b.eq	405a60 <__fxstatat@plt+0x3910>  // b.none
  405a74:	cbz	w10, 405a8c <__fxstatat@plt+0x393c>
  405a78:	tst	w8, #0x1
  405a7c:	csel	x0, x9, x0, ne  // ne = any
  405a80:	ldrb	w10, [x9, #1]!
  405a84:	mov	w8, wzr
  405a88:	b	405a68 <__fxstatat@plt+0x3918>
  405a8c:	ret
  405a90:	stp	x29, x30, [sp, #-32]!
  405a94:	str	x19, [sp, #16]
  405a98:	mov	x29, sp
  405a9c:	mov	x19, x0
  405aa0:	bl	401c40 <strlen@plt>
  405aa4:	mov	x8, x0
  405aa8:	sub	x9, x19, #0x1
  405aac:	mov	x0, x8
  405ab0:	cmp	x8, #0x2
  405ab4:	b.cc	405ac8 <__fxstatat@plt+0x3978>  // b.lo, b.ul, b.last
  405ab8:	ldrb	w8, [x9, x0]
  405abc:	cmp	w8, #0x2f
  405ac0:	sub	x8, x0, #0x1
  405ac4:	b.eq	405aac <__fxstatat@plt+0x395c>  // b.none
  405ac8:	ldr	x19, [sp, #16]
  405acc:	ldp	x29, x30, [sp], #32
  405ad0:	ret
  405ad4:	stp	x29, x30, [sp, #-48]!
  405ad8:	stp	x22, x21, [sp, #16]
  405adc:	stp	x20, x19, [sp, #32]
  405ae0:	mov	x29, sp
  405ae4:	cbz	x0, 405b44 <__fxstatat@plt+0x39f4>
  405ae8:	mov	x20, x0
  405aec:	mov	w0, #0x18                  	// #24
  405af0:	mov	x21, x2
  405af4:	mov	x22, x1
  405af8:	bl	409f20 <__fxstatat@plt+0x7dd0>
  405afc:	mov	x19, x0
  405b00:	mov	x0, x22
  405b04:	bl	40a1dc <__fxstatat@plt+0x808c>
  405b08:	str	x0, [x19]
  405b0c:	ldr	q0, [x21]
  405b10:	mov	x0, x20
  405b14:	mov	x1, x19
  405b18:	ext	v0.16b, v0.16b, v0.16b, #8
  405b1c:	stur	q0, [x19, #8]
  405b20:	bl	406a40 <__fxstatat@plt+0x48f0>
  405b24:	cbz	x0, 405b54 <__fxstatat@plt+0x3a04>
  405b28:	cmp	x0, x19
  405b2c:	b.eq	405b44 <__fxstatat@plt+0x39f4>  // b.none
  405b30:	mov	x0, x19
  405b34:	ldp	x20, x19, [sp, #32]
  405b38:	ldp	x22, x21, [sp, #16]
  405b3c:	ldp	x29, x30, [sp], #48
  405b40:	b	406d7c <__fxstatat@plt+0x4c2c>
  405b44:	ldp	x20, x19, [sp, #32]
  405b48:	ldp	x22, x21, [sp, #16]
  405b4c:	ldp	x29, x30, [sp], #48
  405b50:	ret
  405b54:	bl	40a234 <__fxstatat@plt+0x80e4>
  405b58:	cbz	x0, 405b90 <__fxstatat@plt+0x3a40>
  405b5c:	sub	sp, sp, #0x30
  405b60:	stp	x29, x30, [sp, #32]
  405b64:	str	x1, [sp, #8]
  405b68:	ldr	q0, [x2]
  405b6c:	add	x1, sp, #0x8
  405b70:	add	x29, sp, #0x20
  405b74:	ext	v0.16b, v0.16b, v0.16b, #8
  405b78:	stur	q0, [sp, #16]
  405b7c:	bl	405d50 <__fxstatat@plt+0x3c00>
  405b80:	ldp	x29, x30, [sp, #32]
  405b84:	cmp	x0, #0x0
  405b88:	cset	w0, ne  // ne = any
  405b8c:	add	sp, sp, #0x30
  405b90:	ret
  405b94:	ldr	x0, [x0, #16]
  405b98:	ret
  405b9c:	ldr	x0, [x0, #24]
  405ba0:	ret
  405ba4:	ldr	x0, [x0, #32]
  405ba8:	ret
  405bac:	ldp	x8, x9, [x0]
  405bb0:	cmp	x8, x9
  405bb4:	b.cs	405bf4 <__fxstatat@plt+0x3aa4>  // b.hs, b.nlast
  405bb8:	mov	x0, xzr
  405bbc:	b	405bcc <__fxstatat@plt+0x3a7c>
  405bc0:	add	x8, x8, #0x10
  405bc4:	cmp	x8, x9
  405bc8:	b.cs	405bf8 <__fxstatat@plt+0x3aa8>  // b.hs, b.nlast
  405bcc:	ldr	x10, [x8]
  405bd0:	cbz	x10, 405bc0 <__fxstatat@plt+0x3a70>
  405bd4:	mov	x10, xzr
  405bd8:	mov	x11, x8
  405bdc:	ldr	x11, [x11, #8]
  405be0:	add	x10, x10, #0x1
  405be4:	cbnz	x11, 405bdc <__fxstatat@plt+0x3a8c>
  405be8:	cmp	x10, x0
  405bec:	csel	x0, x10, x0, hi  // hi = pmore
  405bf0:	b	405bc0 <__fxstatat@plt+0x3a70>
  405bf4:	mov	x0, xzr
  405bf8:	ret
  405bfc:	ldp	x9, x10, [x0]
  405c00:	cmp	x9, x10
  405c04:	b.cs	405c40 <__fxstatat@plt+0x3af0>  // b.hs, b.nlast
  405c08:	mov	x8, xzr
  405c0c:	mov	x11, xzr
  405c10:	b	405c20 <__fxstatat@plt+0x3ad0>
  405c14:	add	x9, x9, #0x10
  405c18:	cmp	x9, x10
  405c1c:	b.cs	405c48 <__fxstatat@plt+0x3af8>  // b.hs, b.nlast
  405c20:	ldr	x12, [x9]
  405c24:	cbz	x12, 405c14 <__fxstatat@plt+0x3ac4>
  405c28:	mov	x12, x9
  405c2c:	ldr	x12, [x12, #8]
  405c30:	add	x8, x8, #0x1
  405c34:	cbnz	x12, 405c2c <__fxstatat@plt+0x3adc>
  405c38:	add	x11, x11, #0x1
  405c3c:	b	405c14 <__fxstatat@plt+0x3ac4>
  405c40:	mov	x11, xzr
  405c44:	mov	x8, xzr
  405c48:	ldr	x9, [x0, #24]
  405c4c:	cmp	x11, x9
  405c50:	b.ne	405c68 <__fxstatat@plt+0x3b18>  // b.any
  405c54:	ldr	x9, [x0, #32]
  405c58:	cmp	x8, x9
  405c5c:	b.ne	405c68 <__fxstatat@plt+0x3b18>  // b.any
  405c60:	mov	w0, #0x1                   	// #1
  405c64:	ret
  405c68:	mov	w0, wzr
  405c6c:	ret
  405c70:	stp	x29, x30, [sp, #-48]!
  405c74:	stp	x22, x21, [sp, #16]
  405c78:	stp	x20, x19, [sp, #32]
  405c7c:	ldp	x8, x9, [x0]
  405c80:	ldp	x20, x3, [x0, #24]
  405c84:	ldr	x22, [x0, #16]
  405c88:	mov	x19, x1
  405c8c:	cmp	x8, x9
  405c90:	mov	x21, xzr
  405c94:	mov	x29, sp
  405c98:	b.cc	405d28 <__fxstatat@plt+0x3bd8>  // b.lo, b.ul, b.last
  405c9c:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  405ca0:	add	x2, x2, #0xabd
  405ca4:	mov	w1, #0x1                   	// #1
  405ca8:	mov	x0, x19
  405cac:	bl	401f20 <__fprintf_chk@plt>
  405cb0:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  405cb4:	add	x2, x2, #0xad5
  405cb8:	mov	w1, #0x1                   	// #1
  405cbc:	mov	x0, x19
  405cc0:	mov	x3, x22
  405cc4:	bl	401f20 <__fprintf_chk@plt>
  405cc8:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  405ccc:	ucvtf	d0, x20
  405cd0:	fmov	d1, x8
  405cd4:	fmul	d0, d0, d1
  405cd8:	ucvtf	d1, x22
  405cdc:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  405ce0:	fdiv	d0, d0, d1
  405ce4:	add	x2, x2, #0xaed
  405ce8:	mov	w1, #0x1                   	// #1
  405cec:	mov	x0, x19
  405cf0:	mov	x3, x20
  405cf4:	bl	401f20 <__fprintf_chk@plt>
  405cf8:	mov	x0, x19
  405cfc:	mov	x3, x21
  405d00:	ldp	x20, x19, [sp, #32]
  405d04:	ldp	x22, x21, [sp, #16]
  405d08:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  405d0c:	add	x2, x2, #0xb0e
  405d10:	mov	w1, #0x1                   	// #1
  405d14:	ldp	x29, x30, [sp], #48
  405d18:	b	401f20 <__fprintf_chk@plt>
  405d1c:	add	x8, x8, #0x10
  405d20:	cmp	x8, x9
  405d24:	b.cs	405c9c <__fxstatat@plt+0x3b4c>  // b.hs, b.nlast
  405d28:	ldr	x10, [x8]
  405d2c:	cbz	x10, 405d1c <__fxstatat@plt+0x3bcc>
  405d30:	mov	x10, xzr
  405d34:	mov	x11, x8
  405d38:	ldr	x11, [x11, #8]
  405d3c:	add	x10, x10, #0x1
  405d40:	cbnz	x11, 405d38 <__fxstatat@plt+0x3be8>
  405d44:	cmp	x10, x21
  405d48:	csel	x21, x10, x21, hi  // hi = pmore
  405d4c:	b	405d1c <__fxstatat@plt+0x3bcc>
  405d50:	stp	x29, x30, [sp, #-48]!
  405d54:	stp	x20, x19, [sp, #32]
  405d58:	ldr	x8, [x0, #16]
  405d5c:	ldr	x9, [x0, #48]
  405d60:	mov	x19, x0
  405d64:	mov	x20, x1
  405d68:	mov	x0, x1
  405d6c:	mov	x1, x8
  405d70:	str	x21, [sp, #16]
  405d74:	mov	x29, sp
  405d78:	blr	x9
  405d7c:	ldr	x8, [x19, #16]
  405d80:	cmp	x0, x8
  405d84:	b.cs	405df0 <__fxstatat@plt+0x3ca0>  // b.hs, b.nlast
  405d88:	ldr	x8, [x19]
  405d8c:	add	x21, x8, x0, lsl #4
  405d90:	ldr	x1, [x21]
  405d94:	mov	x0, xzr
  405d98:	cbz	x1, 405de0 <__fxstatat@plt+0x3c90>
  405d9c:	cbz	x8, 405de0 <__fxstatat@plt+0x3c90>
  405da0:	cmp	x1, x20
  405da4:	b.eq	405dcc <__fxstatat@plt+0x3c7c>  // b.none
  405da8:	ldr	x8, [x19, #56]
  405dac:	mov	x0, x20
  405db0:	blr	x8
  405db4:	tbnz	w0, #0, 405dd4 <__fxstatat@plt+0x3c84>
  405db8:	ldr	x21, [x21, #8]
  405dbc:	cbz	x21, 405ddc <__fxstatat@plt+0x3c8c>
  405dc0:	ldr	x1, [x21]
  405dc4:	cmp	x1, x20
  405dc8:	b.ne	405da8 <__fxstatat@plt+0x3c58>  // b.any
  405dcc:	mov	x0, x20
  405dd0:	b	405de0 <__fxstatat@plt+0x3c90>
  405dd4:	ldr	x0, [x21]
  405dd8:	b	405de0 <__fxstatat@plt+0x3c90>
  405ddc:	mov	x0, xzr
  405de0:	ldp	x20, x19, [sp, #32]
  405de4:	ldr	x21, [sp, #16]
  405de8:	ldp	x29, x30, [sp], #48
  405dec:	ret
  405df0:	bl	401ea0 <abort@plt>
  405df4:	stp	x29, x30, [sp, #-16]!
  405df8:	ldr	x8, [x0, #32]
  405dfc:	mov	x29, sp
  405e00:	cbz	x8, 405e20 <__fxstatat@plt+0x3cd0>
  405e04:	ldp	x8, x9, [x0]
  405e08:	cmp	x8, x9
  405e0c:	b.cs	405e2c <__fxstatat@plt+0x3cdc>  // b.hs, b.nlast
  405e10:	ldr	x0, [x8], #16
  405e14:	cbz	x0, 405e08 <__fxstatat@plt+0x3cb8>
  405e18:	ldp	x29, x30, [sp], #16
  405e1c:	ret
  405e20:	mov	x0, xzr
  405e24:	ldp	x29, x30, [sp], #16
  405e28:	ret
  405e2c:	bl	401ea0 <abort@plt>
  405e30:	stp	x29, x30, [sp, #-32]!
  405e34:	stp	x20, x19, [sp, #16]
  405e38:	ldr	x8, [x0, #16]
  405e3c:	ldr	x9, [x0, #48]
  405e40:	mov	x19, x0
  405e44:	mov	x20, x1
  405e48:	mov	x0, x1
  405e4c:	mov	x1, x8
  405e50:	mov	x29, sp
  405e54:	blr	x9
  405e58:	ldr	x8, [x19, #16]
  405e5c:	cmp	x0, x8
  405e60:	b.cs	405ebc <__fxstatat@plt+0x3d6c>  // b.hs, b.nlast
  405e64:	ldr	x8, [x19]
  405e68:	add	x9, x8, x0, lsl #4
  405e6c:	ldp	x10, x9, [x9]
  405e70:	cmp	x10, x20
  405e74:	b.eq	405e80 <__fxstatat@plt+0x3d30>  // b.none
  405e78:	cbnz	x9, 405e6c <__fxstatat@plt+0x3d1c>
  405e7c:	b	405e8c <__fxstatat@plt+0x3d3c>
  405e80:	cbz	x9, 405e8c <__fxstatat@plt+0x3d3c>
  405e84:	ldr	x0, [x9]
  405e88:	b	405eb0 <__fxstatat@plt+0x3d60>
  405e8c:	ldr	x9, [x19, #8]
  405e90:	add	x8, x8, x0, lsl #4
  405e94:	add	x8, x8, #0x10
  405e98:	cmp	x8, x9
  405e9c:	b.cs	405eac <__fxstatat@plt+0x3d5c>  // b.hs, b.nlast
  405ea0:	ldr	x0, [x8], #16
  405ea4:	cbz	x0, 405e98 <__fxstatat@plt+0x3d48>
  405ea8:	b	405eb0 <__fxstatat@plt+0x3d60>
  405eac:	mov	x0, xzr
  405eb0:	ldp	x20, x19, [sp, #16]
  405eb4:	ldp	x29, x30, [sp], #32
  405eb8:	ret
  405ebc:	bl	401ea0 <abort@plt>
  405ec0:	ldp	x9, x10, [x0]
  405ec4:	cmp	x9, x10
  405ec8:	b.cs	405f24 <__fxstatat@plt+0x3dd4>  // b.hs, b.nlast
  405ecc:	mov	x11, xzr
  405ed0:	ldr	x8, [x9]
  405ed4:	cbz	x8, 405f08 <__fxstatat@plt+0x3db8>
  405ed8:	cbz	x9, 405f08 <__fxstatat@plt+0x3db8>
  405edc:	mov	x10, x9
  405ee0:	cmp	x11, x2
  405ee4:	b.cs	405f2c <__fxstatat@plt+0x3ddc>  // b.hs, b.nlast
  405ee8:	ldr	x8, [x10]
  405eec:	str	x8, [x1, x11, lsl #3]
  405ef0:	ldr	x10, [x10, #8]
  405ef4:	add	x8, x11, #0x1
  405ef8:	mov	x11, x8
  405efc:	cbnz	x10, 405ee0 <__fxstatat@plt+0x3d90>
  405f00:	ldr	x10, [x0, #8]
  405f04:	b	405f0c <__fxstatat@plt+0x3dbc>
  405f08:	mov	x8, x11
  405f0c:	add	x9, x9, #0x10
  405f10:	cmp	x9, x10
  405f14:	mov	x11, x8
  405f18:	b.cc	405ed0 <__fxstatat@plt+0x3d80>  // b.lo, b.ul, b.last
  405f1c:	mov	x0, x8
  405f20:	ret
  405f24:	mov	x0, xzr
  405f28:	ret
  405f2c:	mov	x0, x11
  405f30:	ret
  405f34:	stp	x29, x30, [sp, #-64]!
  405f38:	stp	x24, x23, [sp, #16]
  405f3c:	stp	x22, x21, [sp, #32]
  405f40:	stp	x20, x19, [sp, #48]
  405f44:	ldp	x23, x8, [x0]
  405f48:	mov	x29, sp
  405f4c:	cmp	x23, x8
  405f50:	b.cs	405f68 <__fxstatat@plt+0x3e18>  // b.hs, b.nlast
  405f54:	mov	x19, x2
  405f58:	mov	x20, x0
  405f5c:	mov	x21, x1
  405f60:	mov	x22, xzr
  405f64:	b	405f80 <__fxstatat@plt+0x3e30>
  405f68:	mov	x22, xzr
  405f6c:	b	405fb8 <__fxstatat@plt+0x3e68>
  405f70:	ldr	x8, [x20, #8]
  405f74:	add	x23, x23, #0x10
  405f78:	cmp	x23, x8
  405f7c:	b.cs	405fb8 <__fxstatat@plt+0x3e68>  // b.hs, b.nlast
  405f80:	ldr	x0, [x23]
  405f84:	cbz	x0, 405f74 <__fxstatat@plt+0x3e24>
  405f88:	cbz	x23, 405f74 <__fxstatat@plt+0x3e24>
  405f8c:	mov	x1, x19
  405f90:	blr	x21
  405f94:	tbz	w0, #0, 405fb8 <__fxstatat@plt+0x3e68>
  405f98:	mov	x24, x23
  405f9c:	ldr	x24, [x24, #8]
  405fa0:	add	x22, x22, #0x1
  405fa4:	cbz	x24, 405f70 <__fxstatat@plt+0x3e20>
  405fa8:	ldr	x0, [x24]
  405fac:	mov	x1, x19
  405fb0:	blr	x21
  405fb4:	tbnz	w0, #0, 405f9c <__fxstatat@plt+0x3e4c>
  405fb8:	mov	x0, x22
  405fbc:	ldp	x20, x19, [sp, #48]
  405fc0:	ldp	x22, x21, [sp, #32]
  405fc4:	ldp	x24, x23, [sp, #16]
  405fc8:	ldp	x29, x30, [sp], #64
  405fcc:	ret
  405fd0:	ldrb	w9, [x0]
  405fd4:	cbz	w9, 406004 <__fxstatat@plt+0x3eb4>
  405fd8:	mov	x8, x0
  405fdc:	mov	x0, xzr
  405fe0:	add	x8, x8, #0x1
  405fe4:	lsl	x10, x0, #5
  405fe8:	sub	x10, x10, x0
  405fec:	add	x10, x10, w9, uxtb
  405ff0:	ldrb	w9, [x8], #1
  405ff4:	udiv	x11, x10, x1
  405ff8:	msub	x0, x11, x1, x10
  405ffc:	cbnz	w9, 405fe4 <__fxstatat@plt+0x3e94>
  406000:	ret
  406004:	mov	x0, xzr
  406008:	ret
  40600c:	adrp	x8, 40e000 <__fxstatat@plt+0xbeb0>
  406010:	add	x8, x8, #0xb28
  406014:	ldr	w9, [x8, #16]
  406018:	ldr	q0, [x8]
  40601c:	str	w9, [x0, #16]
  406020:	str	q0, [x0]
  406024:	ret
  406028:	stp	x29, x30, [sp, #-64]!
  40602c:	adrp	x8, 406000 <__fxstatat@plt+0x3eb0>
  406030:	add	x8, x8, #0x210
  406034:	cmp	x2, #0x0
  406038:	adrp	x9, 406000 <__fxstatat@plt+0x3eb0>
  40603c:	stp	x24, x23, [sp, #16]
  406040:	stp	x22, x21, [sp, #32]
  406044:	mov	x21, x0
  406048:	add	x9, x9, #0x220
  40604c:	csel	x23, x8, x2, eq  // eq = none
  406050:	cmp	x3, #0x0
  406054:	mov	w0, #0x50                  	// #80
  406058:	stp	x20, x19, [sp, #48]
  40605c:	mov	x29, sp
  406060:	mov	x19, x4
  406064:	mov	x22, x1
  406068:	csel	x24, x9, x3, eq  // eq = none
  40606c:	bl	401d60 <malloc@plt>
  406070:	mov	x20, x0
  406074:	cbz	x0, 4061f8 <__fxstatat@plt+0x40a8>
  406078:	adrp	x9, 40e000 <__fxstatat@plt+0xbeb0>
  40607c:	add	x9, x9, #0xb28
  406080:	cmp	x22, #0x0
  406084:	csel	x8, x9, x22, eq  // eq = none
  406088:	cmp	x8, x9
  40608c:	str	x8, [x20, #40]
  406090:	b.eq	406114 <__fxstatat@plt+0x3fc4>  // b.none
  406094:	ldr	s0, [x8, #8]
  406098:	mov	w9, #0xcccd                	// #52429
  40609c:	movk	w9, #0x3dcc, lsl #16
  4060a0:	fmov	s1, w9
  4060a4:	fcmp	s0, s1
  4060a8:	b.le	4061ec <__fxstatat@plt+0x409c>
  4060ac:	mov	w9, #0x6666                	// #26214
  4060b0:	movk	w9, #0x3f66, lsl #16
  4060b4:	fmov	s1, w9
  4060b8:	fcmp	s0, s1
  4060bc:	b.pl	4061ec <__fxstatat@plt+0x409c>  // b.nfrst
  4060c0:	ldr	s1, [x8, #12]
  4060c4:	mov	w9, #0xcccd                	// #52429
  4060c8:	movk	w9, #0x3f8c, lsl #16
  4060cc:	fmov	s2, w9
  4060d0:	fcmp	s1, s2
  4060d4:	b.le	4061ec <__fxstatat@plt+0x409c>
  4060d8:	ldr	s1, [x8]
  4060dc:	fcmp	s1, #0.0
  4060e0:	b.lt	4061ec <__fxstatat@plt+0x409c>  // b.tstop
  4060e4:	mov	w9, #0xcccd                	// #52429
  4060e8:	movk	w9, #0x3dcc, lsl #16
  4060ec:	fmov	s2, w9
  4060f0:	fadd	s1, s1, s2
  4060f4:	fcmp	s1, s0
  4060f8:	b.pl	4061ec <__fxstatat@plt+0x409c>  // b.nfrst
  4060fc:	ldr	s0, [x8, #4]
  406100:	fmov	s2, #1.000000000000000000e+00
  406104:	fcmp	s0, s2
  406108:	b.hi	4061ec <__fxstatat@plt+0x409c>  // b.pmore
  40610c:	fcmp	s1, s0
  406110:	b.pl	4061ec <__fxstatat@plt+0x409c>  // b.nfrst
  406114:	ldrb	w9, [x8, #16]
  406118:	cbnz	w9, 40613c <__fxstatat@plt+0x3fec>
  40611c:	ldr	s0, [x8, #8]
  406120:	ucvtf	s1, x21
  406124:	mov	w8, #0x5f800000            	// #1602224128
  406128:	fdiv	s0, s1, s0
  40612c:	fmov	s1, w8
  406130:	fcmp	s0, s1
  406134:	b.ge	4061ec <__fxstatat@plt+0x409c>  // b.tcont
  406138:	fcvtzu	x21, s0
  40613c:	cmp	x21, #0xa
  406140:	mov	w8, #0xa                   	// #10
  406144:	csel	x8, x21, x8, hi  // hi = pmore
  406148:	orr	x21, x8, #0x1
  40614c:	cmn	x21, #0x1
  406150:	b.eq	4061ec <__fxstatat@plt+0x409c>  // b.none
  406154:	cmp	x21, #0xa
  406158:	b.cc	406190 <__fxstatat@plt+0x4040>  // b.lo, b.ul, b.last
  40615c:	mov	w9, #0xc                   	// #12
  406160:	mov	w10, #0x9                   	// #9
  406164:	mov	w8, #0x3                   	// #3
  406168:	udiv	x11, x21, x8
  40616c:	msub	x11, x11, x8, x21
  406170:	cbz	x11, 406194 <__fxstatat@plt+0x4044>
  406174:	add	x10, x10, x9
  406178:	add	x10, x10, #0x4
  40617c:	add	x8, x8, #0x2
  406180:	cmp	x10, x21
  406184:	add	x9, x9, #0x8
  406188:	b.cc	406168 <__fxstatat@plt+0x4018>  // b.lo, b.ul, b.last
  40618c:	b	406194 <__fxstatat@plt+0x4044>
  406190:	mov	w8, #0x3                   	// #3
  406194:	udiv	x9, x21, x8
  406198:	msub	x8, x9, x8, x21
  40619c:	cbnz	x8, 4061b0 <__fxstatat@plt+0x4060>
  4061a0:	add	x21, x21, #0x2
  4061a4:	cmn	x21, #0x1
  4061a8:	b.ne	406154 <__fxstatat@plt+0x4004>  // b.any
  4061ac:	b	4061ec <__fxstatat@plt+0x409c>
  4061b0:	lsr	x8, x21, #60
  4061b4:	cbnz	x8, 4061ec <__fxstatat@plt+0x409c>
  4061b8:	str	x21, [x20, #16]
  4061bc:	cbz	x21, 4061ec <__fxstatat@plt+0x409c>
  4061c0:	mov	w1, #0x10                  	// #16
  4061c4:	mov	x0, x21
  4061c8:	bl	40a720 <__fxstatat@plt+0x85d0>
  4061cc:	str	x0, [x20]
  4061d0:	cbz	x0, 4061ec <__fxstatat@plt+0x409c>
  4061d4:	add	x8, x0, x21, lsl #4
  4061d8:	stp	xzr, xzr, [x20, #24]
  4061dc:	stp	x23, x24, [x20, #48]
  4061e0:	str	x8, [x20, #8]
  4061e4:	stp	x19, xzr, [x20, #64]
  4061e8:	b	4061f8 <__fxstatat@plt+0x40a8>
  4061ec:	mov	x0, x20
  4061f0:	bl	401f70 <free@plt>
  4061f4:	mov	x20, xzr
  4061f8:	mov	x0, x20
  4061fc:	ldp	x20, x19, [sp, #48]
  406200:	ldp	x22, x21, [sp, #32]
  406204:	ldp	x24, x23, [sp, #16]
  406208:	ldp	x29, x30, [sp], #64
  40620c:	ret
  406210:	ror	x8, x0, #3
  406214:	udiv	x9, x8, x1
  406218:	msub	x0, x9, x1, x8
  40621c:	ret
  406220:	cmp	x0, x1
  406224:	cset	w0, eq  // eq = none
  406228:	ret
  40622c:	stp	x29, x30, [sp, #-48]!
  406230:	str	x21, [sp, #16]
  406234:	stp	x20, x19, [sp, #32]
  406238:	ldp	x20, x8, [x0]
  40623c:	mov	x19, x0
  406240:	mov	x29, sp
  406244:	b	406254 <__fxstatat@plt+0x4104>
  406248:	stp	xzr, xzr, [x20]
  40624c:	ldr	x8, [x19, #8]
  406250:	add	x20, x20, #0x10
  406254:	cmp	x20, x8
  406258:	b.cs	4062c0 <__fxstatat@plt+0x4170>  // b.hs, b.nlast
  40625c:	ldr	x9, [x20]
  406260:	cbz	x9, 406250 <__fxstatat@plt+0x4100>
  406264:	ldr	x8, [x19, #64]
  406268:	ldr	x21, [x20, #8]
  40626c:	cmp	x8, #0x0
  406270:	cset	w9, ne  // ne = any
  406274:	cbnz	x21, 4062ac <__fxstatat@plt+0x415c>
  406278:	cbz	w9, 406248 <__fxstatat@plt+0x40f8>
  40627c:	ldr	x0, [x20]
  406280:	blr	x8
  406284:	b	406248 <__fxstatat@plt+0x40f8>
  406288:	str	xzr, [x21]
  40628c:	ldr	x9, [x19, #72]
  406290:	ldr	x10, [x21, #8]
  406294:	cmp	x8, #0x0
  406298:	str	x9, [x21, #8]
  40629c:	str	x21, [x19, #72]
  4062a0:	cset	w9, ne  // ne = any
  4062a4:	mov	x21, x10
  4062a8:	cbz	x10, 406278 <__fxstatat@plt+0x4128>
  4062ac:	tbz	w9, #0, 406288 <__fxstatat@plt+0x4138>
  4062b0:	ldr	x0, [x21]
  4062b4:	blr	x8
  4062b8:	ldr	x8, [x19, #64]
  4062bc:	b	406288 <__fxstatat@plt+0x4138>
  4062c0:	stp	xzr, xzr, [x19, #24]
  4062c4:	ldp	x20, x19, [sp, #32]
  4062c8:	ldr	x21, [sp, #16]
  4062cc:	ldp	x29, x30, [sp], #48
  4062d0:	ret
  4062d4:	stp	x29, x30, [sp, #-48]!
  4062d8:	stp	x20, x19, [sp, #32]
  4062dc:	ldr	x8, [x0, #64]
  4062e0:	mov	x19, x0
  4062e4:	str	x21, [sp, #16]
  4062e8:	mov	x29, sp
  4062ec:	cbz	x8, 406344 <__fxstatat@plt+0x41f4>
  4062f0:	ldr	x8, [x19, #32]
  4062f4:	cbz	x8, 406344 <__fxstatat@plt+0x41f4>
  4062f8:	ldp	x20, x8, [x19]
  4062fc:	b	406308 <__fxstatat@plt+0x41b8>
  406300:	ldr	x8, [x19, #8]
  406304:	add	x20, x20, #0x10
  406308:	cmp	x20, x8
  40630c:	b.cs	406344 <__fxstatat@plt+0x41f4>  // b.hs, b.nlast
  406310:	ldr	x0, [x20]
  406314:	cbz	x0, 406304 <__fxstatat@plt+0x41b4>
  406318:	cbz	x20, 406304 <__fxstatat@plt+0x41b4>
  40631c:	ldr	x8, [x19, #64]
  406320:	blr	x8
  406324:	ldr	x21, [x20, #8]
  406328:	cbz	x21, 406300 <__fxstatat@plt+0x41b0>
  40632c:	ldr	x0, [x21]
  406330:	ldr	x8, [x19, #64]
  406334:	blr	x8
  406338:	ldr	x21, [x21, #8]
  40633c:	cbnz	x21, 40632c <__fxstatat@plt+0x41dc>
  406340:	b	406300 <__fxstatat@plt+0x41b0>
  406344:	ldp	x20, x8, [x19]
  406348:	b	406350 <__fxstatat@plt+0x4200>
  40634c:	add	x20, x20, #0x10
  406350:	cmp	x20, x8
  406354:	b.cs	406378 <__fxstatat@plt+0x4228>  // b.hs, b.nlast
  406358:	ldr	x0, [x20, #8]
  40635c:	cbz	x0, 40634c <__fxstatat@plt+0x41fc>
  406360:	ldr	x21, [x0, #8]
  406364:	bl	401f70 <free@plt>
  406368:	mov	x0, x21
  40636c:	cbnz	x21, 406360 <__fxstatat@plt+0x4210>
  406370:	ldr	x8, [x19, #8]
  406374:	b	40634c <__fxstatat@plt+0x41fc>
  406378:	ldr	x0, [x19, #72]
  40637c:	cbz	x0, 406390 <__fxstatat@plt+0x4240>
  406380:	ldr	x20, [x0, #8]
  406384:	bl	401f70 <free@plt>
  406388:	mov	x0, x20
  40638c:	cbnz	x20, 406380 <__fxstatat@plt+0x4230>
  406390:	ldr	x0, [x19]
  406394:	bl	401f70 <free@plt>
  406398:	mov	x0, x19
  40639c:	ldp	x20, x19, [sp, #32]
  4063a0:	ldr	x21, [sp, #16]
  4063a4:	ldp	x29, x30, [sp], #48
  4063a8:	b	401f70 <free@plt>
  4063ac:	sub	sp, sp, #0x90
  4063b0:	stp	x29, x30, [sp, #80]
  4063b4:	stp	x24, x23, [sp, #96]
  4063b8:	stp	x22, x21, [sp, #112]
  4063bc:	stp	x20, x19, [sp, #128]
  4063c0:	ldr	x8, [x0, #40]
  4063c4:	mov	x19, x0
  4063c8:	add	x29, sp, #0x50
  4063cc:	ldrb	w9, [x8, #16]
  4063d0:	cbnz	w9, 4063f4 <__fxstatat@plt+0x42a4>
  4063d4:	ldr	s0, [x8, #8]
  4063d8:	ucvtf	s1, x1
  4063dc:	mov	w8, #0x5f800000            	// #1602224128
  4063e0:	fdiv	s0, s1, s0
  4063e4:	fmov	s1, w8
  4063e8:	fcmp	s0, s1
  4063ec:	b.ge	406478 <__fxstatat@plt+0x4328>  // b.tcont
  4063f0:	fcvtzu	x1, s0
  4063f4:	cmp	x1, #0xa
  4063f8:	mov	w8, #0xa                   	// #10
  4063fc:	csel	x8, x1, x8, hi  // hi = pmore
  406400:	orr	x20, x8, #0x1
  406404:	cmn	x20, #0x1
  406408:	b.eq	406478 <__fxstatat@plt+0x4328>  // b.none
  40640c:	cmp	x20, #0xa
  406410:	b.cc	406448 <__fxstatat@plt+0x42f8>  // b.lo, b.ul, b.last
  406414:	mov	w9, #0xc                   	// #12
  406418:	mov	w10, #0x9                   	// #9
  40641c:	mov	w8, #0x3                   	// #3
  406420:	udiv	x11, x20, x8
  406424:	msub	x11, x11, x8, x20
  406428:	cbz	x11, 40644c <__fxstatat@plt+0x42fc>
  40642c:	add	x10, x10, x9
  406430:	add	x10, x10, #0x4
  406434:	add	x8, x8, #0x2
  406438:	cmp	x10, x20
  40643c:	add	x9, x9, #0x8
  406440:	b.cc	406420 <__fxstatat@plt+0x42d0>  // b.lo, b.ul, b.last
  406444:	b	40644c <__fxstatat@plt+0x42fc>
  406448:	mov	w8, #0x3                   	// #3
  40644c:	udiv	x9, x20, x8
  406450:	msub	x8, x9, x8, x20
  406454:	cbnz	x8, 406468 <__fxstatat@plt+0x4318>
  406458:	add	x20, x20, #0x2
  40645c:	cmn	x20, #0x1
  406460:	b.ne	40640c <__fxstatat@plt+0x42bc>  // b.any
  406464:	b	406478 <__fxstatat@plt+0x4328>
  406468:	sub	x8, x20, #0x1
  40646c:	mov	x9, #0xffffffffffffffe     	// #1152921504606846974
  406470:	cmp	x8, x9
  406474:	b.ls	406494 <__fxstatat@plt+0x4344>  // b.plast
  406478:	mov	w0, wzr
  40647c:	ldp	x20, x19, [sp, #128]
  406480:	ldp	x22, x21, [sp, #112]
  406484:	ldp	x24, x23, [sp, #96]
  406488:	ldp	x29, x30, [sp, #80]
  40648c:	add	sp, sp, #0x90
  406490:	ret
  406494:	ldr	x8, [x19, #16]
  406498:	cmp	x20, x8
  40649c:	b.ne	4064a8 <__fxstatat@plt+0x4358>  // b.any
  4064a0:	mov	w0, #0x1                   	// #1
  4064a4:	b	40647c <__fxstatat@plt+0x432c>
  4064a8:	mov	w1, #0x10                  	// #16
  4064ac:	mov	x0, x20
  4064b0:	bl	40a720 <__fxstatat@plt+0x85d0>
  4064b4:	str	x0, [sp]
  4064b8:	cbz	x0, 40647c <__fxstatat@plt+0x432c>
  4064bc:	add	x8, x0, x20, lsl #4
  4064c0:	stp	x8, x20, [sp, #8]
  4064c4:	stp	xzr, xzr, [sp, #24]
  4064c8:	ldur	q0, [x19, #40]
  4064cc:	mov	x21, x19
  4064d0:	mov	x0, sp
  4064d4:	mov	x1, x19
  4064d8:	stur	q0, [sp, #40]
  4064dc:	ldur	q0, [x19, #56]
  4064e0:	mov	w2, wzr
  4064e4:	stur	q0, [sp, #56]
  4064e8:	ldr	x8, [x21, #72]!
  4064ec:	str	x8, [sp, #72]
  4064f0:	bl	4065e0 <__fxstatat@plt+0x4490>
  4064f4:	tbz	w0, #0, 406520 <__fxstatat@plt+0x43d0>
  4064f8:	ldr	x0, [x19]
  4064fc:	bl	401f70 <free@plt>
  406500:	ldr	q0, [sp]
  406504:	mov	w0, #0x1                   	// #1
  406508:	str	q0, [x19]
  40650c:	ldr	q0, [sp, #16]
  406510:	str	q0, [x19, #16]
  406514:	ldr	x8, [sp, #72]
  406518:	str	x8, [x19, #72]
  40651c:	b	40647c <__fxstatat@plt+0x432c>
  406520:	ldr	x8, [sp, #72]
  406524:	str	x8, [x21]
  406528:	ldp	x22, x23, [sp]
  40652c:	b	406538 <__fxstatat@plt+0x43e8>
  406530:	str	xzr, [x22, #8]
  406534:	add	x22, x22, #0x10
  406538:	cmp	x22, x23
  40653c:	b.cs	4065bc <__fxstatat@plt+0x446c>  // b.hs, b.nlast
  406540:	ldr	x8, [x22]
  406544:	cbz	x8, 406534 <__fxstatat@plt+0x43e4>
  406548:	ldr	x24, [x22, #8]
  40654c:	cbz	x24, 406530 <__fxstatat@plt+0x43e0>
  406550:	ldr	x1, [x19, #16]
  406554:	b	406584 <__fxstatat@plt+0x4434>
  406558:	str	x20, [x9]
  40655c:	ldr	x9, [x19, #24]
  406560:	add	x9, x9, #0x1
  406564:	str	x9, [x19, #24]
  406568:	mov	x9, x21
  40656c:	str	xzr, [x24]
  406570:	ldr	x10, [x9]
  406574:	str	x10, [x24, #8]
  406578:	str	x24, [x9]
  40657c:	mov	x24, x8
  406580:	cbz	x8, 406530 <__fxstatat@plt+0x43e0>
  406584:	ldr	x20, [x24]
  406588:	ldr	x8, [x19, #48]
  40658c:	mov	x0, x20
  406590:	blr	x8
  406594:	ldr	x1, [x19, #16]
  406598:	cmp	x0, x1
  40659c:	b.cs	4065dc <__fxstatat@plt+0x448c>  // b.hs, b.nlast
  4065a0:	ldr	x8, [x19]
  4065a4:	add	x9, x8, x0, lsl #4
  4065a8:	ldr	x10, [x9]
  4065ac:	ldr	x8, [x24, #8]
  4065b0:	cbz	x10, 406558 <__fxstatat@plt+0x4408>
  4065b4:	add	x9, x9, #0x8
  4065b8:	b	406570 <__fxstatat@plt+0x4420>
  4065bc:	mov	x1, sp
  4065c0:	mov	x0, x19
  4065c4:	mov	w2, wzr
  4065c8:	bl	4065e0 <__fxstatat@plt+0x4490>
  4065cc:	tbz	w0, #0, 4065dc <__fxstatat@plt+0x448c>
  4065d0:	ldr	x0, [sp]
  4065d4:	bl	401f70 <free@plt>
  4065d8:	b	406478 <__fxstatat@plt+0x4328>
  4065dc:	bl	401ea0 <abort@plt>
  4065e0:	stp	x29, x30, [sp, #-80]!
  4065e4:	stp	x26, x25, [sp, #16]
  4065e8:	stp	x24, x23, [sp, #32]
  4065ec:	stp	x22, x21, [sp, #48]
  4065f0:	stp	x20, x19, [sp, #64]
  4065f4:	ldp	x24, x8, [x1]
  4065f8:	mov	x29, sp
  4065fc:	cmp	x24, x8
  406600:	b.cs	406738 <__fxstatat@plt+0x45e8>  // b.hs, b.nlast
  406604:	mov	w19, w2
  406608:	mov	x20, x1
  40660c:	mov	x21, x0
  406610:	add	x25, x0, #0x48
  406614:	b	406648 <__fxstatat@plt+0x44f8>
  406618:	str	x22, [x8]
  40661c:	ldr	x8, [x21, #24]
  406620:	add	x8, x8, #0x1
  406624:	str	x8, [x21, #24]
  406628:	str	xzr, [x24]
  40662c:	ldr	x8, [x20, #24]
  406630:	sub	x8, x8, #0x1
  406634:	str	x8, [x20, #24]
  406638:	ldr	x8, [x20, #8]
  40663c:	add	x24, x24, #0x10
  406640:	cmp	x24, x8
  406644:	b.cs	406738 <__fxstatat@plt+0x45e8>  // b.hs, b.nlast
  406648:	ldr	x22, [x24]
  40664c:	cbz	x22, 406638 <__fxstatat@plt+0x44e8>
  406650:	ldr	x23, [x24, #8]
  406654:	cbz	x23, 4066c8 <__fxstatat@plt+0x4578>
  406658:	ldr	x1, [x21, #16]
  40665c:	b	40668c <__fxstatat@plt+0x453c>
  406660:	str	x22, [x9]
  406664:	ldr	x9, [x21, #24]
  406668:	add	x9, x9, #0x1
  40666c:	str	x9, [x21, #24]
  406670:	mov	x9, x25
  406674:	str	xzr, [x23]
  406678:	ldr	x10, [x9]
  40667c:	str	x10, [x23, #8]
  406680:	str	x23, [x9]
  406684:	mov	x23, x8
  406688:	cbz	x8, 4066c4 <__fxstatat@plt+0x4574>
  40668c:	ldr	x22, [x23]
  406690:	ldr	x8, [x21, #48]
  406694:	mov	x0, x22
  406698:	blr	x8
  40669c:	ldr	x1, [x21, #16]
  4066a0:	cmp	x0, x1
  4066a4:	b.cs	406754 <__fxstatat@plt+0x4604>  // b.hs, b.nlast
  4066a8:	ldr	x8, [x21]
  4066ac:	add	x9, x8, x0, lsl #4
  4066b0:	ldr	x10, [x9]
  4066b4:	ldr	x8, [x23, #8]
  4066b8:	cbz	x10, 406660 <__fxstatat@plt+0x4510>
  4066bc:	add	x9, x9, #0x8
  4066c0:	b	406678 <__fxstatat@plt+0x4528>
  4066c4:	ldr	x22, [x24]
  4066c8:	str	xzr, [x24, #8]
  4066cc:	tbnz	w19, #0, 406638 <__fxstatat@plt+0x44e8>
  4066d0:	ldr	x8, [x21, #48]
  4066d4:	ldr	x1, [x21, #16]
  4066d8:	mov	x0, x22
  4066dc:	blr	x8
  4066e0:	ldr	x8, [x21, #16]
  4066e4:	cmp	x0, x8
  4066e8:	b.cs	406754 <__fxstatat@plt+0x4604>  // b.hs, b.nlast
  4066ec:	ldr	x26, [x21]
  4066f0:	mov	x23, x0
  4066f4:	add	x8, x26, x0, lsl #4
  4066f8:	ldr	x9, [x8]
  4066fc:	cbz	x9, 406618 <__fxstatat@plt+0x44c8>
  406700:	ldr	x0, [x25]
  406704:	cbz	x0, 406714 <__fxstatat@plt+0x45c4>
  406708:	ldr	x8, [x0, #8]
  40670c:	str	x8, [x25]
  406710:	b	406720 <__fxstatat@plt+0x45d0>
  406714:	mov	w0, #0x10                  	// #16
  406718:	bl	401d60 <malloc@plt>
  40671c:	cbz	x0, 40673c <__fxstatat@plt+0x45ec>
  406720:	str	x22, [x0]
  406724:	add	x8, x26, x23, lsl #4
  406728:	ldr	x9, [x8, #8]
  40672c:	str	x9, [x0, #8]
  406730:	str	x0, [x8, #8]
  406734:	b	406628 <__fxstatat@plt+0x44d8>
  406738:	mov	w0, #0x1                   	// #1
  40673c:	ldp	x20, x19, [sp, #64]
  406740:	ldp	x22, x21, [sp, #48]
  406744:	ldp	x24, x23, [sp, #32]
  406748:	ldp	x26, x25, [sp, #16]
  40674c:	ldp	x29, x30, [sp], #80
  406750:	ret
  406754:	bl	401ea0 <abort@plt>
  406758:	stp	x29, x30, [sp, #-80]!
  40675c:	str	x25, [sp, #16]
  406760:	stp	x24, x23, [sp, #32]
  406764:	stp	x22, x21, [sp, #48]
  406768:	stp	x20, x19, [sp, #64]
  40676c:	mov	x29, sp
  406770:	cbz	x1, 406a3c <__fxstatat@plt+0x48ec>
  406774:	mov	x20, x1
  406778:	ldr	x8, [x0, #48]
  40677c:	ldr	x1, [x0, #16]
  406780:	mov	x19, x0
  406784:	mov	x0, x20
  406788:	mov	x21, x2
  40678c:	blr	x8
  406790:	ldr	x8, [x19, #16]
  406794:	cmp	x0, x8
  406798:	b.cs	406a3c <__fxstatat@plt+0x48ec>  // b.hs, b.nlast
  40679c:	ldr	x25, [x19]
  4067a0:	mov	x22, x0
  4067a4:	add	x23, x25, x0, lsl #4
  4067a8:	ldr	x1, [x23]
  4067ac:	cbz	x1, 4067d4 <__fxstatat@plt+0x4684>
  4067b0:	cmp	x1, x20
  4067b4:	b.eq	406948 <__fxstatat@plt+0x47f8>  // b.none
  4067b8:	ldr	x8, [x19, #56]
  4067bc:	mov	x0, x20
  4067c0:	blr	x8
  4067c4:	mov	x24, x23
  4067c8:	tbz	w0, #0, 40695c <__fxstatat@plt+0x480c>
  4067cc:	ldr	x8, [x24]
  4067d0:	cbnz	x8, 40694c <__fxstatat@plt+0x47fc>
  4067d4:	ldr	x8, [x19, #40]
  4067d8:	ldp	x10, x9, [x19, #16]
  4067dc:	ldr	s1, [x8, #8]
  4067e0:	ucvtf	s0, x10
  4067e4:	ucvtf	s2, x9
  4067e8:	fmul	s3, s1, s0
  4067ec:	fcmp	s3, s2
  4067f0:	b.pl	40692c <__fxstatat@plt+0x47dc>  // b.nfrst
  4067f4:	adrp	x9, 40e000 <__fxstatat@plt+0xbeb0>
  4067f8:	add	x9, x9, #0xb28
  4067fc:	cmp	x8, x9
  406800:	b.eq	406890 <__fxstatat@plt+0x4740>  // b.none
  406804:	mov	w10, #0xcccd                	// #52429
  406808:	movk	w10, #0x3dcc, lsl #16
  40680c:	fmov	s3, w10
  406810:	fcmp	s1, s3
  406814:	b.le	406880 <__fxstatat@plt+0x4730>
  406818:	mov	w10, #0x6666                	// #26214
  40681c:	movk	w10, #0x3f66, lsl #16
  406820:	fmov	s3, w10
  406824:	fcmp	s1, s3
  406828:	b.pl	406880 <__fxstatat@plt+0x4730>  // b.nfrst
  40682c:	ldr	s3, [x8, #12]
  406830:	mov	w10, #0xcccd                	// #52429
  406834:	movk	w10, #0x3f8c, lsl #16
  406838:	fmov	s4, w10
  40683c:	fcmp	s3, s4
  406840:	b.le	406880 <__fxstatat@plt+0x4730>
  406844:	ldr	s3, [x8]
  406848:	fcmp	s3, #0.0
  40684c:	b.lt	406880 <__fxstatat@plt+0x4730>  // b.tstop
  406850:	mov	w10, #0xcccd                	// #52429
  406854:	movk	w10, #0x3dcc, lsl #16
  406858:	fmov	s4, w10
  40685c:	fadd	s3, s3, s4
  406860:	fcmp	s3, s1
  406864:	b.pl	406880 <__fxstatat@plt+0x4730>  // b.nfrst
  406868:	ldr	s4, [x8, #4]
  40686c:	fmov	s5, #1.000000000000000000e+00
  406870:	fcmp	s4, s5
  406874:	b.hi	406880 <__fxstatat@plt+0x4730>  // b.pmore
  406878:	fcmp	s3, s4
  40687c:	b.mi	406894 <__fxstatat@plt+0x4744>  // b.first
  406880:	mov	w8, #0xcccd                	// #52429
  406884:	movk	w8, #0x3f4c, lsl #16
  406888:	fmov	s1, w8
  40688c:	str	x9, [x19, #40]
  406890:	mov	x8, x9
  406894:	fmul	s3, s1, s0
  406898:	fcmp	s3, s2
  40689c:	b.pl	40692c <__fxstatat@plt+0x47dc>  // b.nfrst
  4068a0:	ldr	s2, [x8, #12]
  4068a4:	ldrb	w8, [x8, #16]
  4068a8:	fmul	s0, s2, s0
  4068ac:	cmp	w8, #0x0
  4068b0:	fmul	s1, s1, s0
  4068b4:	mov	w8, #0x5f800000            	// #1602224128
  4068b8:	fcsel	s0, s1, s0, eq  // eq = none
  4068bc:	fmov	s1, w8
  4068c0:	fcmp	s0, s1
  4068c4:	b.ge	4069d8 <__fxstatat@plt+0x4888>  // b.tcont
  4068c8:	fcvtzu	x1, s0
  4068cc:	mov	x0, x19
  4068d0:	bl	4063ac <__fxstatat@plt+0x425c>
  4068d4:	tbz	w0, #0, 4069d8 <__fxstatat@plt+0x4888>
  4068d8:	ldr	x8, [x19, #48]
  4068dc:	ldr	x1, [x19, #16]
  4068e0:	mov	x0, x20
  4068e4:	blr	x8
  4068e8:	ldr	x8, [x19, #16]
  4068ec:	cmp	x0, x8
  4068f0:	b.cs	406a3c <__fxstatat@plt+0x48ec>  // b.hs, b.nlast
  4068f4:	ldr	x22, [x19]
  4068f8:	mov	x21, x0
  4068fc:	add	x23, x22, x0, lsl #4
  406900:	ldr	x1, [x23]
  406904:	cbz	x1, 40692c <__fxstatat@plt+0x47dc>
  406908:	cmp	x1, x20
  40690c:	mov	x8, x20
  406910:	b.eq	406928 <__fxstatat@plt+0x47d8>  // b.none
  406914:	ldr	x8, [x19, #56]
  406918:	mov	x0, x20
  40691c:	blr	x8
  406920:	tbz	w0, #0, 406a00 <__fxstatat@plt+0x48b0>
  406924:	ldr	x8, [x23]
  406928:	cbnz	x8, 406a3c <__fxstatat@plt+0x48ec>
  40692c:	ldr	x8, [x23]
  406930:	cbz	x8, 40698c <__fxstatat@plt+0x483c>
  406934:	ldr	x0, [x19, #72]
  406938:	cbz	x0, 4069a8 <__fxstatat@plt+0x4858>
  40693c:	ldr	x8, [x0, #8]
  406940:	str	x8, [x19, #72]
  406944:	b	4069b4 <__fxstatat@plt+0x4864>
  406948:	mov	x8, x20
  40694c:	mov	w0, wzr
  406950:	cbz	x21, 4069dc <__fxstatat@plt+0x488c>
  406954:	str	x8, [x21]
  406958:	b	4069dc <__fxstatat@plt+0x488c>
  40695c:	add	x24, x25, x22, lsl #4
  406960:	ldr	x8, [x24, #8]!
  406964:	cbz	x8, 4067d4 <__fxstatat@plt+0x4684>
  406968:	ldr	x1, [x8]
  40696c:	cmp	x1, x20
  406970:	b.eq	4069f4 <__fxstatat@plt+0x48a4>  // b.none
  406974:	ldr	x8, [x19, #56]
  406978:	mov	x0, x20
  40697c:	blr	x8
  406980:	ldr	x24, [x24]
  406984:	tbz	w0, #0, 406960 <__fxstatat@plt+0x4810>
  406988:	b	4067cc <__fxstatat@plt+0x467c>
  40698c:	str	x20, [x23]
  406990:	ldur	q0, [x19, #24]
  406994:	mov	w0, #0x1                   	// #1
  406998:	dup	v1.2d, x0
  40699c:	add	v0.2d, v0.2d, v1.2d
  4069a0:	stur	q0, [x19, #24]
  4069a4:	b	4069dc <__fxstatat@plt+0x488c>
  4069a8:	mov	w0, #0x10                  	// #16
  4069ac:	bl	401d60 <malloc@plt>
  4069b0:	cbz	x0, 4069d8 <__fxstatat@plt+0x4888>
  4069b4:	str	x20, [x0]
  4069b8:	ldr	x8, [x23, #8]
  4069bc:	str	x8, [x0, #8]
  4069c0:	str	x0, [x23, #8]
  4069c4:	ldr	x8, [x19, #32]
  4069c8:	mov	w0, #0x1                   	// #1
  4069cc:	add	x8, x8, #0x1
  4069d0:	str	x8, [x19, #32]
  4069d4:	b	4069dc <__fxstatat@plt+0x488c>
  4069d8:	mov	w0, #0xffffffff            	// #-1
  4069dc:	ldp	x20, x19, [sp, #64]
  4069e0:	ldp	x22, x21, [sp, #48]
  4069e4:	ldp	x24, x23, [sp, #32]
  4069e8:	ldr	x25, [sp, #16]
  4069ec:	ldp	x29, x30, [sp], #80
  4069f0:	ret
  4069f4:	mov	x8, x20
  4069f8:	cbnz	x8, 40694c <__fxstatat@plt+0x47fc>
  4069fc:	b	4067d4 <__fxstatat@plt+0x4684>
  406a00:	add	x21, x22, x21, lsl #4
  406a04:	ldr	x8, [x21, #8]!
  406a08:	cbz	x8, 40692c <__fxstatat@plt+0x47dc>
  406a0c:	ldr	x1, [x8]
  406a10:	cmp	x1, x20
  406a14:	b.eq	406a34 <__fxstatat@plt+0x48e4>  // b.none
  406a18:	ldr	x8, [x19, #56]
  406a1c:	mov	x0, x20
  406a20:	blr	x8
  406a24:	ldr	x21, [x21]
  406a28:	tbz	w0, #0, 406a04 <__fxstatat@plt+0x48b4>
  406a2c:	ldr	x8, [x21]
  406a30:	b	406928 <__fxstatat@plt+0x47d8>
  406a34:	mov	x8, x20
  406a38:	b	406928 <__fxstatat@plt+0x47d8>
  406a3c:	bl	401ea0 <abort@plt>
  406a40:	stp	x29, x30, [sp, #-32]!
  406a44:	mov	x29, sp
  406a48:	add	x2, x29, #0x18
  406a4c:	str	x19, [sp, #16]
  406a50:	mov	x19, x1
  406a54:	bl	406758 <__fxstatat@plt+0x4608>
  406a58:	ldr	x8, [x29, #24]
  406a5c:	cmp	w0, #0x0
  406a60:	csel	x8, x8, x19, eq  // eq = none
  406a64:	ldr	x19, [sp, #16]
  406a68:	cmn	w0, #0x1
  406a6c:	csel	x0, xzr, x8, eq  // eq = none
  406a70:	ldp	x29, x30, [sp], #32
  406a74:	ret
  406a78:	stp	x29, x30, [sp, #-64]!
  406a7c:	stp	x22, x21, [sp, #32]
  406a80:	stp	x20, x19, [sp, #48]
  406a84:	ldr	x8, [x0, #16]
  406a88:	ldr	x9, [x0, #48]
  406a8c:	mov	x20, x0
  406a90:	mov	x19, x1
  406a94:	mov	x0, x1
  406a98:	mov	x1, x8
  406a9c:	str	x23, [sp, #16]
  406aa0:	mov	x29, sp
  406aa4:	blr	x9
  406aa8:	ldr	x8, [x20, #16]
  406aac:	cmp	x0, x8
  406ab0:	b.cs	406cac <__fxstatat@plt+0x4b5c>  // b.hs, b.nlast
  406ab4:	ldr	x23, [x20]
  406ab8:	mov	x21, x0
  406abc:	add	x22, x23, x0, lsl #4
  406ac0:	ldr	x1, [x22]
  406ac4:	cbz	x1, 406b34 <__fxstatat@plt+0x49e4>
  406ac8:	cmp	x1, x19
  406acc:	b.eq	406ae4 <__fxstatat@plt+0x4994>  // b.none
  406ad0:	ldr	x8, [x20, #56]
  406ad4:	mov	x0, x19
  406ad8:	blr	x8
  406adc:	tbz	w0, #0, 406afc <__fxstatat@plt+0x49ac>
  406ae0:	ldr	x19, [x22]
  406ae4:	add	x8, x23, x21, lsl #4
  406ae8:	ldr	x8, [x8, #8]
  406aec:	cbz	x8, 406b3c <__fxstatat@plt+0x49ec>
  406af0:	ldr	q0, [x8]
  406af4:	str	q0, [x22]
  406af8:	b	406b5c <__fxstatat@plt+0x4a0c>
  406afc:	add	x21, x23, x21, lsl #4
  406b00:	ldr	x9, [x21, #8]!
  406b04:	cbz	x9, 406b34 <__fxstatat@plt+0x49e4>
  406b08:	ldr	x1, [x9]
  406b0c:	cmp	x1, x19
  406b10:	b.eq	406b48 <__fxstatat@plt+0x49f8>  // b.none
  406b14:	ldr	x8, [x20, #56]
  406b18:	mov	x0, x19
  406b1c:	blr	x8
  406b20:	ldr	x8, [x21]
  406b24:	tbnz	w0, #0, 406b50 <__fxstatat@plt+0x4a00>
  406b28:	ldr	x9, [x8, #8]!
  406b2c:	mov	x21, x8
  406b30:	cbnz	x9, 406b08 <__fxstatat@plt+0x49b8>
  406b34:	mov	x19, xzr
  406b38:	b	406c94 <__fxstatat@plt+0x4b44>
  406b3c:	str	xzr, [x22]
  406b40:	cbnz	x19, 406b70 <__fxstatat@plt+0x4a20>
  406b44:	b	406c94 <__fxstatat@plt+0x4b44>
  406b48:	mov	x8, x9
  406b4c:	b	406b54 <__fxstatat@plt+0x4a04>
  406b50:	ldr	x19, [x8]
  406b54:	ldr	x9, [x8, #8]
  406b58:	str	x9, [x21]
  406b5c:	str	xzr, [x8]
  406b60:	ldr	x9, [x20, #72]
  406b64:	str	x9, [x8, #8]
  406b68:	str	x8, [x20, #72]
  406b6c:	cbz	x19, 406c94 <__fxstatat@plt+0x4b44>
  406b70:	ldr	x8, [x20, #32]
  406b74:	sub	x8, x8, #0x1
  406b78:	str	x8, [x20, #32]
  406b7c:	ldr	x8, [x22]
  406b80:	cbnz	x8, 406c94 <__fxstatat@plt+0x4b44>
  406b84:	ldp	x10, x9, [x20, #16]
  406b88:	ldr	x8, [x20, #40]
  406b8c:	sub	x9, x9, #0x1
  406b90:	str	x9, [x20, #24]
  406b94:	ldr	s2, [x8]
  406b98:	ucvtf	s0, x10
  406b9c:	ucvtf	s1, x9
  406ba0:	fmul	s3, s2, s0
  406ba4:	fcmp	s3, s1
  406ba8:	b.le	406c94 <__fxstatat@plt+0x4b44>
  406bac:	adrp	x9, 40e000 <__fxstatat@plt+0xbeb0>
  406bb0:	add	x9, x9, #0xb28
  406bb4:	cmp	x8, x9
  406bb8:	b.eq	406c40 <__fxstatat@plt+0x4af0>  // b.none
  406bbc:	ldr	s3, [x8, #8]
  406bc0:	mov	w10, #0xcccd                	// #52429
  406bc4:	movk	w10, #0x3dcc, lsl #16
  406bc8:	fmov	s4, w10
  406bcc:	fcmp	s3, s4
  406bd0:	b.le	406c38 <__fxstatat@plt+0x4ae8>
  406bd4:	mov	w10, #0x6666                	// #26214
  406bd8:	movk	w10, #0x3f66, lsl #16
  406bdc:	fmov	s4, w10
  406be0:	fcmp	s3, s4
  406be4:	b.pl	406c38 <__fxstatat@plt+0x4ae8>  // b.nfrst
  406be8:	fcmp	s2, #0.0
  406bec:	b.lt	406c38 <__fxstatat@plt+0x4ae8>  // b.tstop
  406bf0:	ldr	s4, [x8, #12]
  406bf4:	mov	w10, #0xcccd                	// #52429
  406bf8:	movk	w10, #0x3f8c, lsl #16
  406bfc:	fmov	s5, w10
  406c00:	fcmp	s4, s5
  406c04:	b.le	406c38 <__fxstatat@plt+0x4ae8>
  406c08:	mov	w10, #0xcccd                	// #52429
  406c0c:	movk	w10, #0x3dcc, lsl #16
  406c10:	fmov	s4, w10
  406c14:	fadd	s4, s2, s4
  406c18:	fcmp	s4, s3
  406c1c:	b.pl	406c38 <__fxstatat@plt+0x4ae8>  // b.nfrst
  406c20:	ldr	s3, [x8, #4]
  406c24:	fmov	s5, #1.000000000000000000e+00
  406c28:	fcmp	s3, s5
  406c2c:	b.hi	406c38 <__fxstatat@plt+0x4ae8>  // b.pmore
  406c30:	fcmp	s4, s3
  406c34:	b.mi	406c44 <__fxstatat@plt+0x4af4>  // b.first
  406c38:	fmov	s2, wzr
  406c3c:	str	x9, [x20, #40]
  406c40:	mov	x8, x9
  406c44:	fmul	s2, s2, s0
  406c48:	fcmp	s2, s1
  406c4c:	b.le	406c94 <__fxstatat@plt+0x4b44>
  406c50:	ldr	s1, [x8, #4]
  406c54:	ldrb	w9, [x8, #16]
  406c58:	fmul	s0, s1, s0
  406c5c:	cbnz	w9, 406c68 <__fxstatat@plt+0x4b18>
  406c60:	ldr	s1, [x8, #8]
  406c64:	fmul	s0, s0, s1
  406c68:	fcvtzu	x1, s0
  406c6c:	mov	x0, x20
  406c70:	bl	4063ac <__fxstatat@plt+0x425c>
  406c74:	tbnz	w0, #0, 406c94 <__fxstatat@plt+0x4b44>
  406c78:	ldr	x0, [x20, #72]
  406c7c:	cbz	x0, 406c90 <__fxstatat@plt+0x4b40>
  406c80:	ldr	x21, [x0, #8]
  406c84:	bl	401f70 <free@plt>
  406c88:	mov	x0, x21
  406c8c:	cbnz	x21, 406c80 <__fxstatat@plt+0x4b30>
  406c90:	str	xzr, [x20, #72]
  406c94:	mov	x0, x19
  406c98:	ldp	x20, x19, [sp, #48]
  406c9c:	ldp	x22, x21, [sp, #32]
  406ca0:	ldr	x23, [sp, #16]
  406ca4:	ldp	x29, x30, [sp], #64
  406ca8:	ret
  406cac:	bl	401ea0 <abort@plt>
  406cb0:	stp	x29, x30, [sp, #-32]!
  406cb4:	stp	x20, x19, [sp, #16]
  406cb8:	mov	x19, x0
  406cbc:	ldr	x0, [x0]
  406cc0:	mov	x29, sp
  406cc4:	mov	x20, x1
  406cc8:	bl	40bbb4 <__fxstatat@plt+0x9a64>
  406ccc:	ldr	x8, [x19, #8]
  406cd0:	eor	x8, x8, x0
  406cd4:	udiv	x9, x8, x20
  406cd8:	msub	x0, x9, x20, x8
  406cdc:	ldp	x20, x19, [sp, #16]
  406ce0:	ldp	x29, x30, [sp], #32
  406ce4:	ret
  406ce8:	ldr	x8, [x0, #8]
  406cec:	udiv	x9, x8, x1
  406cf0:	msub	x0, x9, x1, x8
  406cf4:	ret
  406cf8:	ldr	x8, [x0, #8]
  406cfc:	ldr	x9, [x1, #8]
  406d00:	cmp	x8, x9
  406d04:	b.ne	406d24 <__fxstatat@plt+0x4bd4>  // b.any
  406d08:	ldr	x8, [x0, #16]
  406d0c:	ldr	x9, [x1, #16]
  406d10:	cmp	x8, x9
  406d14:	b.ne	406d24 <__fxstatat@plt+0x4bd4>  // b.any
  406d18:	ldr	x0, [x0]
  406d1c:	ldr	x1, [x1]
  406d20:	b	409604 <__fxstatat@plt+0x74b4>
  406d24:	mov	w0, wzr
  406d28:	ret
  406d2c:	stp	x29, x30, [sp, #-16]!
  406d30:	ldr	x8, [x0, #8]
  406d34:	ldr	x9, [x1, #8]
  406d38:	mov	x29, sp
  406d3c:	cmp	x8, x9
  406d40:	b.ne	406d70 <__fxstatat@plt+0x4c20>  // b.any
  406d44:	ldr	x8, [x0, #16]
  406d48:	ldr	x9, [x1, #16]
  406d4c:	cmp	x8, x9
  406d50:	b.ne	406d70 <__fxstatat@plt+0x4c20>  // b.any
  406d54:	ldr	x0, [x0]
  406d58:	ldr	x1, [x1]
  406d5c:	bl	401f30 <strcmp@plt>
  406d60:	cmp	w0, #0x0
  406d64:	cset	w0, eq  // eq = none
  406d68:	ldp	x29, x30, [sp], #16
  406d6c:	ret
  406d70:	mov	w0, wzr
  406d74:	ldp	x29, x30, [sp], #16
  406d78:	ret
  406d7c:	stp	x29, x30, [sp, #-32]!
  406d80:	str	x19, [sp, #16]
  406d84:	mov	x19, x0
  406d88:	ldr	x0, [x0]
  406d8c:	mov	x29, sp
  406d90:	bl	401f70 <free@plt>
  406d94:	mov	x0, x19
  406d98:	ldr	x19, [sp, #16]
  406d9c:	ldp	x29, x30, [sp], #32
  406da0:	b	401f70 <free@plt>
  406da4:	sub	sp, sp, #0xe0
  406da8:	tst	w2, #0x20
  406dac:	mov	w8, #0x3e8                 	// #1000
  406db0:	mov	w9, #0x400                 	// #1024
  406db4:	stp	x29, x30, [sp, #128]
  406db8:	stp	x28, x27, [sp, #144]
  406dbc:	stp	x26, x25, [sp, #160]
  406dc0:	stp	x24, x23, [sp, #176]
  406dc4:	stp	x22, x21, [sp, #192]
  406dc8:	stp	x20, x19, [sp, #208]
  406dcc:	add	x29, sp, #0x80
  406dd0:	mov	x21, x4
  406dd4:	mov	x27, x3
  406dd8:	mov	x19, x1
  406ddc:	mov	x26, x0
  406de0:	and	w28, w2, #0x3
  406de4:	str	w2, [sp, #20]
  406de8:	csel	w22, w9, w8, ne  // ne = any
  406dec:	bl	401d00 <localeconv@plt>
  406df0:	ldr	x25, [x0]
  406df4:	mov	x23, x0
  406df8:	mov	x0, x25
  406dfc:	bl	401c40 <strlen@plt>
  406e00:	ldp	x23, x20, [x23, #8]
  406e04:	sub	x8, x0, #0x1
  406e08:	cmp	x8, #0x10
  406e0c:	adrp	x8, 40e000 <__fxstatat@plt+0xbeb0>
  406e10:	csinc	x24, x0, xzr, cc  // cc = lo, ul, last
  406e14:	add	x8, x8, #0xa08
  406e18:	mov	x0, x23
  406e1c:	csel	x25, x25, x8, cc  // cc = lo, ul, last
  406e20:	bl	401c40 <strlen@plt>
  406e24:	adrp	x8, 40e000 <__fxstatat@plt+0xbeb0>
  406e28:	mov	x11, x21
  406e2c:	add	x8, x8, #0xec9
  406e30:	cmp	x0, #0x11
  406e34:	csel	x21, x23, x8, cc  // cc = lo, ul, last
  406e38:	cmp	x11, x27
  406e3c:	str	x19, [sp, #24]
  406e40:	add	x19, x19, #0x287
  406e44:	stp	x21, x11, [sp]
  406e48:	b.ls	406eac <__fxstatat@plt+0x4d5c>  // b.plast
  406e4c:	cbz	x27, 406ec4 <__fxstatat@plt+0x4d74>
  406e50:	udiv	x9, x11, x27
  406e54:	msub	x8, x9, x27, x11
  406e58:	cbnz	x8, 406ec4 <__fxstatat@plt+0x4d74>
  406e5c:	udiv	x27, x26, x9
  406e60:	msub	x8, x27, x9, x26
  406e64:	add	x8, x8, x8, lsl #2
  406e68:	lsl	x11, x8, #1
  406e6c:	udiv	x8, x11, x9
  406e70:	msub	x11, x8, x9, x11
  406e74:	lsl	x11, x11, #1
  406e78:	cmp	x11, #0x0
  406e7c:	mov	w10, #0x2                   	// #2
  406e80:	cset	w12, ne  // ne = any
  406e84:	cmp	x9, x11
  406e88:	cinc	w10, w10, cc  // cc = lo, ul, last
  406e8c:	cmp	x11, x9
  406e90:	csel	w9, w12, w10, cc  // cc = lo, ul, last
  406e94:	ldr	w23, [sp, #20]
  406e98:	tbz	w23, #4, 407144 <__fxstatat@plt+0x4ff4>
  406e9c:	cmp	x27, x22
  406ea0:	b.cs	407198 <__fxstatat@plt+0x5048>  // b.hs, b.nlast
  406ea4:	mov	w21, wzr
  406ea8:	b	407290 <__fxstatat@plt+0x5140>
  406eac:	udiv	x10, x27, x11
  406eb0:	msub	x8, x10, x11, x27
  406eb4:	cbnz	x8, 406ec4 <__fxstatat@plt+0x4d74>
  406eb8:	umulh	x8, x10, x26
  406ebc:	cmp	xzr, x8
  406ec0:	b.eq	407130 <__fxstatat@plt+0x4fe0>  // b.none
  406ec4:	mov	x0, x11
  406ec8:	bl	40d588 <__fxstatat@plt+0xb438>
  406ecc:	mov	x0, x26
  406ed0:	str	q0, [sp, #48]
  406ed4:	bl	40d588 <__fxstatat@plt+0xb438>
  406ed8:	mov	x0, x27
  406edc:	str	q0, [sp, #64]
  406ee0:	bl	40d588 <__fxstatat@plt+0xb438>
  406ee4:	ldr	q1, [sp, #48]
  406ee8:	bl	40c0b0 <__fxstatat@plt+0x9f60>
  406eec:	ldr	q1, [sp, #64]
  406ef0:	bl	40cc18 <__fxstatat@plt+0xaac8>
  406ef4:	ldr	w23, [sp, #20]
  406ef8:	tbnz	w23, #4, 406f60 <__fxstatat@plt+0x4e10>
  406efc:	cmp	w28, #0x1
  406f00:	b.eq	4070f0 <__fxstatat@plt+0x4fa0>  // b.none
  406f04:	adrp	x8, 40e000 <__fxstatat@plt+0xbeb0>
  406f08:	ldr	q1, [x8, #2896]
  406f0c:	str	q0, [sp, #32]
  406f10:	bl	40cad8 <__fxstatat@plt+0xa988>
  406f14:	ldr	x25, [sp, #24]
  406f18:	cmp	w0, #0x0
  406f1c:	mov	x27, x19
  406f20:	b.ge	4070fc <__fxstatat@plt+0x4fac>  // b.tcont
  406f24:	ldr	q0, [sp, #32]
  406f28:	bl	40d468 <__fxstatat@plt+0xb318>
  406f2c:	cmp	w28, #0x0
  406f30:	mov	x24, x0
  406f34:	cset	w19, eq  // eq = none
  406f38:	bl	40d588 <__fxstatat@plt+0xb438>
  406f3c:	mov	v1.16b, v0.16b
  406f40:	ldr	q0, [sp, #32]
  406f44:	bl	40c9d0 <__fxstatat@plt+0xa880>
  406f48:	cmp	w0, #0x0
  406f4c:	cset	w8, ne  // ne = any
  406f50:	and	w8, w19, w8
  406f54:	add	x0, x8, x24
  406f58:	bl	40d588 <__fxstatat@plt+0xb438>
  406f5c:	b	407100 <__fxstatat@plt+0x4fb0>
  406f60:	mov	w0, w22
  406f64:	str	q0, [sp, #32]
  406f68:	mov	x27, x19
  406f6c:	bl	40d400 <__fxstatat@plt+0xb2b0>
  406f70:	adrp	x8, 40e000 <__fxstatat@plt+0xbeb0>
  406f74:	str	q0, [sp, #48]
  406f78:	ldr	q0, [x8, #2880]
  406f7c:	mov	w21, wzr
  406f80:	str	q0, [sp, #64]
  406f84:	ldp	q1, q0, [sp, #48]
  406f88:	mov	w19, w21
  406f8c:	bl	40cc18 <__fxstatat@plt+0xaac8>
  406f90:	ldr	q1, [sp, #48]
  406f94:	add	w21, w21, #0x1
  406f98:	str	q0, [sp, #64]
  406f9c:	bl	40cc18 <__fxstatat@plt+0xaac8>
  406fa0:	cmp	w19, #0x6
  406fa4:	b.hi	406fb8 <__fxstatat@plt+0x4e68>  // b.pmore
  406fa8:	ldr	q1, [sp, #32]
  406fac:	bl	40cad8 <__fxstatat@plt+0xa988>
  406fb0:	cmp	w0, #0x0
  406fb4:	b.le	406f84 <__fxstatat@plt+0x4e34>
  406fb8:	ldr	q0, [sp, #32]
  406fbc:	ldr	q1, [sp, #64]
  406fc0:	bl	40c0b0 <__fxstatat@plt+0x9f60>
  406fc4:	ldr	x25, [sp, #24]
  406fc8:	cmp	w28, #0x1
  406fcc:	adrp	x26, 40e000 <__fxstatat@plt+0xbeb0>
  406fd0:	str	q0, [sp, #64]
  406fd4:	b.eq	40702c <__fxstatat@plt+0x4edc>  // b.none
  406fd8:	ldr	q1, [x26, #2896]
  406fdc:	bl	40cad8 <__fxstatat@plt+0xa988>
  406fe0:	ldr	q1, [sp, #64]
  406fe4:	cmp	w0, #0x0
  406fe8:	mov	v0.16b, v1.16b
  406fec:	b.ge	40702c <__fxstatat@plt+0x4edc>  // b.tcont
  406ff0:	mov	v0.16b, v1.16b
  406ff4:	bl	40d468 <__fxstatat@plt+0xb318>
  406ff8:	cmp	w28, #0x0
  406ffc:	mov	x25, x0
  407000:	cset	w19, eq  // eq = none
  407004:	bl	40d588 <__fxstatat@plt+0xb438>
  407008:	mov	v1.16b, v0.16b
  40700c:	ldr	q0, [sp, #64]
  407010:	bl	40c9d0 <__fxstatat@plt+0xa880>
  407014:	cmp	w0, #0x0
  407018:	cset	w8, ne  // ne = any
  40701c:	and	w8, w19, w8
  407020:	add	x0, x8, x25
  407024:	ldr	x25, [sp, #24]
  407028:	bl	40d588 <__fxstatat@plt+0xb438>
  40702c:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  407030:	add	x3, x3, #0xb76
  407034:	mov	w1, #0x1                   	// #1
  407038:	mov	x2, #0xffffffffffffffff    	// #-1
  40703c:	mov	x0, x25
  407040:	bl	401c50 <__sprintf_chk@plt>
  407044:	mov	x0, x25
  407048:	bl	401c40 <strlen@plt>
  40704c:	ldr	q0, [sp, #64]
  407050:	tst	w23, #0x20
  407054:	mov	w8, #0x2                   	// #2
  407058:	cinc	x8, x8, eq  // eq = none
  40705c:	add	x8, x8, x24
  407060:	cmp	x8, x0
  407064:	b.cc	407084 <__fxstatat@plt+0x4f34>  // b.lo, b.ul, b.last
  407068:	mov	x2, x0
  40706c:	add	x19, x24, #0x1
  407070:	tbz	w23, #3, 40717c <__fxstatat@plt+0x502c>
  407074:	add	x8, x2, x25
  407078:	ldurb	w8, [x8, #-1]
  40707c:	cmp	w8, #0x30
  407080:	b.ne	40717c <__fxstatat@plt+0x502c>  // b.any
  407084:	adrp	x8, 40e000 <__fxstatat@plt+0xbeb0>
  407088:	ldr	q1, [x8, #2912]
  40708c:	str	q1, [sp, #64]
  407090:	bl	40cc18 <__fxstatat@plt+0xaac8>
  407094:	cmp	w28, #0x1
  407098:	b.eq	4070e8 <__fxstatat@plt+0x4f98>  // b.none
  40709c:	ldr	q1, [x26, #2896]
  4070a0:	str	q0, [sp, #48]
  4070a4:	bl	40cad8 <__fxstatat@plt+0xa988>
  4070a8:	cmp	w0, #0x0
  4070ac:	b.ge	40714c <__fxstatat@plt+0x4ffc>  // b.tcont
  4070b0:	ldr	q0, [sp, #48]
  4070b4:	bl	40d468 <__fxstatat@plt+0xb318>
  4070b8:	cmp	w28, #0x0
  4070bc:	mov	x24, x0
  4070c0:	cset	w19, eq  // eq = none
  4070c4:	bl	40d588 <__fxstatat@plt+0xb438>
  4070c8:	mov	v1.16b, v0.16b
  4070cc:	ldr	q0, [sp, #48]
  4070d0:	bl	40c9d0 <__fxstatat@plt+0xa880>
  4070d4:	cmp	w0, #0x0
  4070d8:	cset	w8, ne  // ne = any
  4070dc:	and	w8, w19, w8
  4070e0:	add	x0, x8, x24
  4070e4:	bl	40d588 <__fxstatat@plt+0xb438>
  4070e8:	ldr	q1, [sp, #64]
  4070ec:	b	407150 <__fxstatat@plt+0x5000>
  4070f0:	ldr	x25, [sp, #24]
  4070f4:	mov	x27, x19
  4070f8:	b	407100 <__fxstatat@plt+0x4fb0>
  4070fc:	ldr	q0, [sp, #32]
  407100:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  407104:	add	x3, x3, #0xb70
  407108:	mov	w1, #0x1                   	// #1
  40710c:	mov	x2, #0xffffffffffffffff    	// #-1
  407110:	mov	x0, x25
  407114:	bl	401c50 <__sprintf_chk@plt>
  407118:	mov	x0, x25
  40711c:	bl	401c40 <strlen@plt>
  407120:	mov	x2, x0
  407124:	mov	x19, xzr
  407128:	mov	w21, #0xffffffff            	// #-1
  40712c:	b	40717c <__fxstatat@plt+0x502c>
  407130:	mov	w9, wzr
  407134:	mov	w8, wzr
  407138:	mul	x27, x10, x26
  40713c:	ldr	w23, [sp, #20]
  407140:	tbnz	w23, #4, 406e9c <__fxstatat@plt+0x4d4c>
  407144:	mov	w21, #0xffffffff            	// #-1
  407148:	b	407290 <__fxstatat@plt+0x5140>
  40714c:	ldp	q0, q1, [sp, #48]
  407150:	bl	40c0b0 <__fxstatat@plt+0x9f60>
  407154:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  407158:	add	x3, x3, #0xb70
  40715c:	mov	w1, #0x1                   	// #1
  407160:	mov	x2, #0xffffffffffffffff    	// #-1
  407164:	mov	x0, x25
  407168:	bl	401c50 <__sprintf_chk@plt>
  40716c:	mov	x0, x25
  407170:	bl	401c40 <strlen@plt>
  407174:	mov	x2, x0
  407178:	mov	x19, xzr
  40717c:	sub	x24, x27, x2
  407180:	mov	x0, x24
  407184:	mov	x1, x25
  407188:	bl	401c10 <memmove@plt>
  40718c:	sub	x26, x27, x19
  407190:	mov	x19, x27
  407194:	b	407338 <__fxstatat@plt+0x51e8>
  407198:	mov	w12, wzr
  40719c:	mov	w10, #0xa                   	// #10
  4071a0:	mov	w11, #0x2                   	// #2
  4071a4:	mov	x13, x27
  4071a8:	udiv	x27, x27, x22
  4071ac:	msub	w13, w27, w22, w13
  4071b0:	madd	w13, w13, w10, w8
  4071b4:	udiv	w8, w13, w22
  4071b8:	msub	w13, w8, w22, w13
  4071bc:	lsl	w13, w13, #1
  4071c0:	add	w13, w13, w9, lsr #1
  4071c4:	cmp	w13, w22
  4071c8:	b.cs	4071d8 <__fxstatat@plt+0x5088>  // b.hs, b.nlast
  4071cc:	cmn	w13, w9
  4071d0:	cset	w9, ne  // ne = any
  4071d4:	b	4071e4 <__fxstatat@plt+0x5094>
  4071d8:	add	w9, w13, w9
  4071dc:	cmp	w22, w9
  4071e0:	cinc	w9, w11, cc  // cc = lo, ul, last
  4071e4:	cmp	w12, #0x6
  4071e8:	add	w21, w12, #0x1
  4071ec:	b.hi	4071fc <__fxstatat@plt+0x50ac>  // b.pmore
  4071f0:	cmp	x27, x22
  4071f4:	mov	w12, w21
  4071f8:	b.cs	4071a4 <__fxstatat@plt+0x5054>  // b.hs, b.nlast
  4071fc:	cmp	x27, #0x9
  407200:	b.hi	407290 <__fxstatat@plt+0x5140>  // b.pmore
  407204:	cmp	w28, #0x1
  407208:	b.ne	407220 <__fxstatat@plt+0x50d0>  // b.any
  40720c:	and	w10, w8, #0x1
  407210:	add	w10, w9, w10
  407214:	cmp	w10, #0x2
  407218:	b.hi	407228 <__fxstatat@plt+0x50d8>  // b.pmore
  40721c:	b	407250 <__fxstatat@plt+0x5100>
  407220:	cbnz	w28, 407250 <__fxstatat@plt+0x5100>
  407224:	cbz	w9, 407250 <__fxstatat@plt+0x5100>
  407228:	add	w8, w8, #0x1
  40722c:	cmp	w8, #0xa
  407230:	b.ne	40724c <__fxstatat@plt+0x50fc>  // b.any
  407234:	cmp	x27, #0x8
  407238:	mov	w8, wzr
  40723c:	b.hi	407288 <__fxstatat@plt+0x5138>  // b.pmore
  407240:	add	x27, x27, #0x1
  407244:	mov	w9, w8
  407248:	b	407250 <__fxstatat@plt+0x5100>
  40724c:	mov	w9, wzr
  407250:	tbz	w23, #3, 407258 <__fxstatat@plt+0x5108>
  407254:	cbz	w8, 407290 <__fxstatat@plt+0x5140>
  407258:	ldr	x10, [sp, #24]
  40725c:	add	w8, w8, #0x30
  407260:	mov	x1, x25
  407264:	mov	x2, x24
  407268:	add	x9, x10, #0x286
  40726c:	sub	x26, x9, x24
  407270:	mov	x0, x26
  407274:	strb	w8, [x10, #646]
  407278:	bl	401c00 <memcpy@plt>
  40727c:	mov	w9, wzr
  407280:	mov	w8, wzr
  407284:	b	407294 <__fxstatat@plt+0x5144>
  407288:	mov	w27, #0xa                   	// #10
  40728c:	mov	w9, w8
  407290:	mov	x26, x19
  407294:	cbz	w28, 4072b8 <__fxstatat@plt+0x5168>
  407298:	cmp	w28, #0x1
  40729c:	b.ne	407304 <__fxstatat@plt+0x51b4>  // b.any
  4072a0:	and	x10, x27, #0x1
  4072a4:	cmn	x10, w9, uxtw
  4072a8:	cinc	w8, w8, ne  // ne = any
  4072ac:	cmp	w8, #0x5
  4072b0:	b.gt	4072c4 <__fxstatat@plt+0x5174>
  4072b4:	b	407304 <__fxstatat@plt+0x51b4>
  4072b8:	add	w8, w8, w9
  4072bc:	cmp	w8, #0x1
  4072c0:	b.lt	407304 <__fxstatat@plt+0x51b4>  // b.tstop
  4072c4:	cmp	w21, #0x7
  4072c8:	add	x27, x27, #0x1
  4072cc:	b.gt	407304 <__fxstatat@plt+0x51b4>
  4072d0:	tbz	w23, #4, 407304 <__fxstatat@plt+0x51b4>
  4072d4:	cmp	x27, x22
  4072d8:	b.ne	407304 <__fxstatat@plt+0x51b4>  // b.any
  4072dc:	add	w21, w21, #0x1
  4072e0:	tbnz	w23, #3, 407300 <__fxstatat@plt+0x51b0>
  4072e4:	mov	w8, #0x30                  	// #48
  4072e8:	strb	w8, [x26, #-1]!
  4072ec:	sub	x26, x26, x24
  4072f0:	mov	x0, x26
  4072f4:	mov	x1, x25
  4072f8:	mov	x2, x24
  4072fc:	bl	401c00 <memcpy@plt>
  407300:	mov	w27, #0x1                   	// #1
  407304:	ldr	x25, [sp, #24]
  407308:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  40730c:	movk	x8, #0xcccd
  407310:	mov	w9, #0xa                   	// #10
  407314:	mov	x24, x26
  407318:	umulh	x10, x27, x8
  40731c:	lsr	x10, x10, #3
  407320:	msub	w11, w10, w9, w27
  407324:	orr	w11, w11, #0x30
  407328:	cmp	x27, #0x9
  40732c:	strb	w11, [x24, #-1]!
  407330:	mov	x27, x10
  407334:	b.hi	407318 <__fxstatat@plt+0x51c8>  // b.pmore
  407338:	tbnz	w23, #2, 407348 <__fxstatat@plt+0x51f8>
  40733c:	ldr	x9, [sp, #8]
  407340:	tbnz	w23, #7, 407434 <__fxstatat@plt+0x52e4>
  407344:	b	4074c8 <__fxstatat@plt+0x5378>
  407348:	ldr	x0, [sp]
  40734c:	str	x22, [sp, #48]
  407350:	str	x19, [sp, #64]
  407354:	sub	x28, x26, x24
  407358:	bl	401c40 <strlen@plt>
  40735c:	mov	x25, x0
  407360:	sub	x0, x29, #0x2c
  407364:	mov	w3, #0x29                  	// #41
  407368:	mov	x1, x24
  40736c:	mov	x2, x28
  407370:	sub	x19, x29, #0x2c
  407374:	bl	401d20 <__memcpy_chk@plt>
  407378:	ldrb	w8, [x20]
  40737c:	cmp	x8, #0x0
  407380:	cset	w23, eq  // eq = none
  407384:	cmp	w8, #0xff
  407388:	csel	x9, x28, x8, eq  // eq = none
  40738c:	cmp	w8, #0x0
  407390:	csinv	x8, x9, xzr, ne  // ne = any
  407394:	cmp	x8, x28
  407398:	csel	x27, x28, x8, hi  // hi = pmore
  40739c:	sub	x24, x26, x27
  4073a0:	sub	x26, x28, x27
  4073a4:	add	x1, x19, x26
  4073a8:	mov	x0, x24
  4073ac:	mov	x2, x27
  4073b0:	bl	401c00 <memcpy@plt>
  4073b4:	cbz	x26, 40741c <__fxstatat@plt+0x52cc>
  4073b8:	ldr	x22, [sp]
  4073bc:	neg	x28, x25
  4073c0:	add	x24, x24, x28
  4073c4:	tst	w23, #0x1
  4073c8:	mov	x0, x24
  4073cc:	mov	x1, x22
  4073d0:	mov	x2, x25
  4073d4:	cinc	x20, x20, eq  // eq = none
  4073d8:	bl	401c00 <memcpy@plt>
  4073dc:	ldrb	w8, [x20]
  4073e0:	cmp	x8, #0x0
  4073e4:	cset	w23, eq  // eq = none
  4073e8:	cmp	w8, #0xff
  4073ec:	csel	x9, x26, x8, eq  // eq = none
  4073f0:	cmp	w8, #0x0
  4073f4:	csel	x8, x27, x9, eq  // eq = none
  4073f8:	cmp	x26, x8
  4073fc:	csel	x27, x26, x8, cc  // cc = lo, ul, last
  407400:	sub	x24, x24, x27
  407404:	sub	x26, x26, x27
  407408:	add	x1, x19, x26
  40740c:	mov	x0, x24
  407410:	mov	x2, x27
  407414:	bl	401c00 <memcpy@plt>
  407418:	cbnz	x26, 4073c0 <__fxstatat@plt+0x5270>
  40741c:	ldr	w23, [sp, #20]
  407420:	ldr	x19, [sp, #64]
  407424:	ldr	x25, [sp, #24]
  407428:	ldr	x9, [sp, #8]
  40742c:	ldr	x22, [sp, #48]
  407430:	tbz	w23, #7, 4074c8 <__fxstatat@plt+0x5378>
  407434:	tbz	w21, #31, 407468 <__fxstatat@plt+0x5318>
  407438:	cmp	x9, #0x2
  40743c:	b.cc	407464 <__fxstatat@plt+0x5314>  // b.lo, b.ul, b.last
  407440:	mov	w21, wzr
  407444:	mov	w8, #0x1                   	// #1
  407448:	cmp	w21, #0x7
  40744c:	b.eq	4074f0 <__fxstatat@plt+0x53a0>  // b.none
  407450:	mul	x8, x8, x22
  407454:	cmp	x8, x9
  407458:	add	w21, w21, #0x1
  40745c:	b.cc	407448 <__fxstatat@plt+0x52f8>  // b.lo, b.ul, b.last
  407460:	b	407468 <__fxstatat@plt+0x5318>
  407464:	mov	w21, wzr
  407468:	and	w8, w23, #0x100
  40746c:	tbz	w23, #6, 407484 <__fxstatat@plt+0x5334>
  407470:	orr	w9, w21, w8
  407474:	cbz	w9, 407484 <__fxstatat@plt+0x5334>
  407478:	add	x19, x25, #0x288
  40747c:	mov	w9, #0x20                  	// #32
  407480:	strb	w9, [x25, #647]
  407484:	cbz	w21, 4074ac <__fxstatat@plt+0x535c>
  407488:	tbnz	w23, #5, 40749c <__fxstatat@plt+0x534c>
  40748c:	cmp	w21, #0x1
  407490:	b.ne	40749c <__fxstatat@plt+0x534c>  // b.any
  407494:	mov	w9, #0x6b                  	// #107
  407498:	b	4074a8 <__fxstatat@plt+0x5358>
  40749c:	adrp	x9, 40e000 <__fxstatat@plt+0xbeb0>
  4074a0:	add	x9, x9, #0xb98
  4074a4:	ldrb	w9, [x9, w21, sxtw]
  4074a8:	strb	w9, [x19], #1
  4074ac:	cbz	w8, 4074c8 <__fxstatat@plt+0x5378>
  4074b0:	tbz	w23, #5, 4074c0 <__fxstatat@plt+0x5370>
  4074b4:	cbz	w21, 4074c0 <__fxstatat@plt+0x5370>
  4074b8:	mov	w8, #0x69                  	// #105
  4074bc:	strb	w8, [x19], #1
  4074c0:	mov	w8, #0x42                  	// #66
  4074c4:	strb	w8, [x19], #1
  4074c8:	strb	wzr, [x19]
  4074cc:	mov	x0, x24
  4074d0:	ldp	x20, x19, [sp, #208]
  4074d4:	ldp	x22, x21, [sp, #192]
  4074d8:	ldp	x24, x23, [sp, #176]
  4074dc:	ldp	x26, x25, [sp, #160]
  4074e0:	ldp	x28, x27, [sp, #144]
  4074e4:	ldp	x29, x30, [sp, #128]
  4074e8:	add	sp, sp, #0xe0
  4074ec:	ret
  4074f0:	mov	w21, #0x8                   	// #8
  4074f4:	and	w8, w23, #0x100
  4074f8:	tbnz	w23, #6, 407470 <__fxstatat@plt+0x5320>
  4074fc:	b	407484 <__fxstatat@plt+0x5334>
  407500:	stp	x29, x30, [sp, #-64]!
  407504:	stp	x20, x19, [sp, #48]
  407508:	mov	x19, x2
  40750c:	mov	x20, x1
  407510:	str	x23, [sp, #16]
  407514:	stp	x22, x21, [sp, #32]
  407518:	mov	x29, sp
  40751c:	cbnz	x0, 407540 <__fxstatat@plt+0x53f0>
  407520:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  407524:	add	x0, x0, #0x2a4
  407528:	bl	402110 <getenv@plt>
  40752c:	cbnz	x0, 407540 <__fxstatat@plt+0x53f0>
  407530:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  407534:	add	x0, x0, #0xb7c
  407538:	bl	402110 <getenv@plt>
  40753c:	cbz	x0, 407638 <__fxstatat@plt+0x54e8>
  407540:	mov	x8, x0
  407544:	ldrb	w9, [x8], #1
  407548:	adrp	x22, 40e000 <__fxstatat@plt+0xbeb0>
  40754c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  407550:	add	x22, x22, #0xbc0
  407554:	cmp	w9, #0x27
  407558:	csel	x21, x8, x0, eq  // eq = none
  40755c:	cset	w9, eq  // eq = none
  407560:	add	x1, x1, #0xba8
  407564:	mov	w3, #0x4                   	// #4
  407568:	mov	x0, x21
  40756c:	mov	x2, x22
  407570:	lsl	w23, w9, #2
  407574:	bl	40b57c <__fxstatat@plt+0x942c>
  407578:	tbnz	w0, #31, 4075d8 <__fxstatat@plt+0x5488>
  40757c:	sbfiz	x8, x0, #2, #32
  407580:	ldr	w8, [x22, x8]
  407584:	mov	w9, #0x1                   	// #1
  407588:	str	x9, [x19]
  40758c:	orr	w23, w8, w23
  407590:	mov	w0, wzr
  407594:	str	w23, [x20]
  407598:	ldr	x8, [x19]
  40759c:	cbnz	x8, 4075c4 <__fxstatat@plt+0x5474>
  4075a0:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  4075a4:	add	x0, x0, #0x291
  4075a8:	bl	402110 <getenv@plt>
  4075ac:	cmp	x0, #0x0
  4075b0:	mov	w8, #0x200                 	// #512
  4075b4:	mov	w9, #0x400                 	// #1024
  4075b8:	csel	x8, x9, x8, eq  // eq = none
  4075bc:	mov	w0, #0x4                   	// #4
  4075c0:	str	x8, [x19]
  4075c4:	ldp	x20, x19, [sp, #48]
  4075c8:	ldp	x22, x21, [sp, #32]
  4075cc:	ldr	x23, [sp, #16]
  4075d0:	ldp	x29, x30, [sp], #64
  4075d4:	ret
  4075d8:	adrp	x4, 40e000 <__fxstatat@plt+0xbeb0>
  4075dc:	add	x4, x4, #0xb86
  4075e0:	add	x1, x29, #0x18
  4075e4:	mov	x0, x21
  4075e8:	mov	w2, wzr
  4075ec:	mov	x3, x19
  4075f0:	bl	40a380 <__fxstatat@plt+0x8230>
  4075f4:	cbz	w0, 407608 <__fxstatat@plt+0x54b8>
  4075f8:	str	wzr, [x20]
  4075fc:	ldr	x8, [x19]
  407600:	cbnz	x8, 4075c4 <__fxstatat@plt+0x5474>
  407604:	b	4075a0 <__fxstatat@plt+0x5450>
  407608:	ldrb	w8, [x21]
  40760c:	sub	w8, w8, #0x30
  407610:	cmp	w8, #0xa
  407614:	b.cc	407590 <__fxstatat@plt+0x5440>  // b.lo, b.ul, b.last
  407618:	ldr	x8, [x29, #24]
  40761c:	cmp	x8, x21
  407620:	b.eq	407660 <__fxstatat@plt+0x5510>  // b.none
  407624:	ldrb	w9, [x21, #1]!
  407628:	sub	w9, w9, #0x30
  40762c:	cmp	w9, #0xa
  407630:	b.cs	40761c <__fxstatat@plt+0x54cc>  // b.hs, b.nlast
  407634:	b	407590 <__fxstatat@plt+0x5440>
  407638:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  40763c:	add	x0, x0, #0x291
  407640:	bl	402110 <getenv@plt>
  407644:	cmp	x0, #0x0
  407648:	mov	w8, #0x200                 	// #512
  40764c:	mov	w9, #0x400                 	// #1024
  407650:	csel	x8, x9, x8, eq  // eq = none
  407654:	mov	w23, wzr
  407658:	str	x8, [x19]
  40765c:	b	407590 <__fxstatat@plt+0x5440>
  407660:	ldurb	w9, [x8, #-1]
  407664:	orr	w10, w23, #0x80
  407668:	orr	w23, w23, #0x180
  40766c:	cmp	w9, #0x42
  407670:	csel	w9, w23, w10, eq  // eq = none
  407674:	b.ne	407684 <__fxstatat@plt+0x5534>  // b.any
  407678:	ldurb	w8, [x8, #-2]
  40767c:	cmp	w8, #0x69
  407680:	b.ne	407590 <__fxstatat@plt+0x5440>  // b.any
  407684:	orr	w23, w9, #0x20
  407688:	b	407590 <__fxstatat@plt+0x5440>
  40768c:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  407690:	movk	x8, #0xcccd
  407694:	strb	wzr, [x1, #20]!
  407698:	mov	w9, #0xa                   	// #10
  40769c:	umulh	x10, x0, x8
  4076a0:	lsr	x10, x10, #3
  4076a4:	msub	w11, w10, w9, w0
  4076a8:	orr	w11, w11, #0x30
  4076ac:	cmp	x0, #0x9
  4076b0:	strb	w11, [x1, #-1]!
  4076b4:	mov	x0, x10
  4076b8:	b.hi	40769c <__fxstatat@plt+0x554c>  // b.pmore
  4076bc:	mov	x0, x1
  4076c0:	ret
  4076c4:	sub	sp, sp, #0x70
  4076c8:	stp	x29, x30, [sp, #16]
  4076cc:	stp	x28, x27, [sp, #32]
  4076d0:	stp	x26, x25, [sp, #48]
  4076d4:	stp	x24, x23, [sp, #64]
  4076d8:	stp	x22, x21, [sp, #80]
  4076dc:	stp	x20, x19, [sp, #96]
  4076e0:	add	x29, sp, #0x10
  4076e4:	mov	w22, w5
  4076e8:	mov	w23, w4
  4076ec:	mov	x25, x3
  4076f0:	mov	x28, x2
  4076f4:	mov	x19, x1
  4076f8:	mov	x24, x0
  4076fc:	bl	401c40 <strlen@plt>
  407700:	mov	x21, x0
  407704:	tbnz	w22, #1, 407798 <__fxstatat@plt+0x5648>
  407708:	bl	401f90 <__ctype_get_mb_cur_max@plt>
  40770c:	cmp	x0, #0x2
  407710:	b.cc	407798 <__fxstatat@plt+0x5648>  // b.lo, b.ul, b.last
  407714:	mov	x0, xzr
  407718:	mov	x1, x24
  40771c:	mov	x2, xzr
  407720:	str	x28, [sp, #8]
  407724:	bl	401c60 <mbstowcs@plt>
  407728:	cmn	x0, #0x1
  40772c:	b.eq	407924 <__fxstatat@plt+0x57d4>  // b.none
  407730:	add	x26, x0, #0x1
  407734:	mov	x28, x0
  407738:	lsl	x0, x26, #2
  40773c:	bl	401d60 <malloc@plt>
  407740:	cbz	x0, 407938 <__fxstatat@plt+0x57e8>
  407744:	mov	x1, x24
  407748:	mov	x2, x26
  40774c:	mov	x20, x0
  407750:	bl	401c60 <mbstowcs@plt>
  407754:	cbz	x0, 40797c <__fxstatat@plt+0x582c>
  407758:	str	wzr, [x20, x28, lsl #2]
  40775c:	ldr	w0, [x20]
  407760:	mov	x8, x20
  407764:	str	x20, [sp]
  407768:	cbz	w0, 407998 <__fxstatat@plt+0x5848>
  40776c:	mov	w28, wzr
  407770:	add	x27, x8, #0x4
  407774:	mov	w20, #0xfffd                	// #65533
  407778:	b	407784 <__fxstatat@plt+0x5634>
  40777c:	ldr	w0, [x27], #4
  407780:	cbz	w0, 407950 <__fxstatat@plt+0x5800>
  407784:	bl	4020c0 <iswprint@plt>
  407788:	cbnz	w0, 40777c <__fxstatat@plt+0x562c>
  40778c:	mov	w28, #0x1                   	// #1
  407790:	stur	w20, [x27, #-4]
  407794:	b	40777c <__fxstatat@plt+0x562c>
  407798:	mov	x20, xzr
  40779c:	mov	x10, xzr
  4077a0:	mov	x27, x21
  4077a4:	ldr	x8, [x25]
  4077a8:	cmp	x27, x8
  4077ac:	csel	x9, x8, x27, hi  // hi = pmore
  4077b0:	csel	x21, x8, x21, hi  // hi = pmore
  4077b4:	cmp	x8, x27
  4077b8:	sub	x8, x8, x9
  4077bc:	csel	x26, x8, xzr, hi  // hi = pmore
  4077c0:	str	x9, [x25]
  4077c4:	cbz	w23, 4077dc <__fxstatat@plt+0x568c>
  4077c8:	cmp	w23, #0x1
  4077cc:	b.ne	4077e4 <__fxstatat@plt+0x5694>  // b.any
  4077d0:	mov	x27, x26
  4077d4:	mov	x26, xzr
  4077d8:	b	4077f0 <__fxstatat@plt+0x56a0>
  4077dc:	mov	x27, xzr
  4077e0:	b	4077f0 <__fxstatat@plt+0x56a0>
  4077e4:	and	x8, x26, #0x1
  4077e8:	lsr	x26, x26, #1
  4077ec:	add	x27, x26, x8
  4077f0:	tst	w22, #0x4
  4077f4:	csel	x23, x27, xzr, eq  // eq = none
  4077f8:	tst	w22, #0x8
  4077fc:	csel	x25, x26, xzr, eq  // eq = none
  407800:	cbz	x28, 4078e8 <__fxstatat@plt+0x5798>
  407804:	add	x8, x19, x28
  407808:	mov	x22, x24
  40780c:	mov	x24, x28
  407810:	sub	x28, x8, #0x1
  407814:	str	x20, [sp, #8]
  407818:	mov	x20, x10
  40781c:	cmp	x28, x19
  407820:	mov	x0, x19
  407824:	b.ls	40786c <__fxstatat@plt+0x571c>  // b.plast
  407828:	mov	x0, x19
  40782c:	cbz	x23, 40786c <__fxstatat@plt+0x571c>
  407830:	mvn	x8, x19
  407834:	add	x8, x28, x8
  407838:	sub	x9, x23, #0x1
  40783c:	cmp	x9, x8
  407840:	csel	x8, x8, x9, hi  // hi = pmore
  407844:	add	x2, x8, #0x1
  407848:	mov	w1, #0x20                  	// #32
  40784c:	mov	x0, x19
  407850:	bl	401df0 <memset@plt>
  407854:	sub	x8, x27, #0x1
  407858:	sub	x9, x24, #0x2
  40785c:	cmp	x8, x9
  407860:	csel	x8, x8, x9, cc  // cc = lo, ul, last
  407864:	add	x8, x8, x19
  407868:	add	x0, x8, #0x1
  40786c:	sub	x8, x28, x0
  407870:	cmp	x21, x8
  407874:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  407878:	mov	x3, #0xffffffffffffffff    	// #-1
  40787c:	mov	x1, x22
  407880:	strb	wzr, [x0]
  407884:	bl	402050 <__mempcpy_chk@plt>
  407888:	mov	x22, x0
  40788c:	cbz	x25, 4078dc <__fxstatat@plt+0x578c>
  407890:	cmp	x22, x28
  407894:	b.cs	4078dc <__fxstatat@plt+0x578c>  // b.hs, b.nlast
  407898:	mvn	x8, x22
  40789c:	add	x8, x28, x8
  4078a0:	sub	x9, x25, #0x1
  4078a4:	cmp	x9, x8
  4078a8:	csel	x8, x8, x9, hi  // hi = pmore
  4078ac:	add	x2, x8, #0x1
  4078b0:	mov	w1, #0x20                  	// #32
  4078b4:	mov	x0, x22
  4078b8:	bl	401df0 <memset@plt>
  4078bc:	sub	x8, x24, x22
  4078c0:	add	x8, x8, x19
  4078c4:	sub	x8, x8, #0x2
  4078c8:	sub	x9, x26, #0x1
  4078cc:	cmp	x9, x8
  4078d0:	csel	x8, x8, x9, hi  // hi = pmore
  4078d4:	add	x8, x8, x22
  4078d8:	add	x22, x8, #0x1
  4078dc:	mov	x10, x20
  4078e0:	ldr	x20, [sp, #8]
  4078e4:	strb	wzr, [x22]
  4078e8:	add	x8, x23, x21
  4078ec:	add	x19, x8, x25
  4078f0:	mov	x0, x10
  4078f4:	bl	401f70 <free@plt>
  4078f8:	mov	x0, x20
  4078fc:	bl	401f70 <free@plt>
  407900:	mov	x0, x19
  407904:	ldp	x20, x19, [sp, #96]
  407908:	ldp	x22, x21, [sp, #80]
  40790c:	ldp	x24, x23, [sp, #64]
  407910:	ldp	x26, x25, [sp, #48]
  407914:	ldp	x28, x27, [sp, #32]
  407918:	ldp	x29, x30, [sp, #16]
  40791c:	add	sp, sp, #0x70
  407920:	ret
  407924:	mov	x20, xzr
  407928:	tbz	w22, #0, 407944 <__fxstatat@plt+0x57f4>
  40792c:	mov	x10, x20
  407930:	mov	x27, x21
  407934:	b	407a64 <__fxstatat@plt+0x5914>
  407938:	ldr	x28, [sp, #8]
  40793c:	mov	x20, xzr
  407940:	tbnz	w22, #0, 407990 <__fxstatat@plt+0x5840>
  407944:	mov	x19, #0xffffffffffffffff    	// #-1
  407948:	mov	x10, x20
  40794c:	b	4078f0 <__fxstatat@plt+0x57a0>
  407950:	ldr	x20, [sp]
  407954:	mov	x1, x26
  407958:	mov	x0, x20
  40795c:	bl	401d90 <wcswidth@plt>
  407960:	sxtw	x27, w0
  407964:	tbz	w28, #0, 4079a8 <__fxstatat@plt+0x5858>
  407968:	mov	x0, xzr
  40796c:	mov	x1, x20
  407970:	mov	x2, xzr
  407974:	bl	402040 <wcstombs@plt>
  407978:	b	4079bc <__fxstatat@plt+0x586c>
  40797c:	mov	x8, xzr
  407980:	mov	x27, x21
  407984:	mov	x10, x20
  407988:	mov	x20, xzr
  40798c:	b	407a64 <__fxstatat@plt+0x5914>
  407990:	mov	x10, x20
  407994:	b	4077a0 <__fxstatat@plt+0x5650>
  407998:	mov	x0, x8
  40799c:	mov	x1, x26
  4079a0:	bl	401d90 <wcswidth@plt>
  4079a4:	sxtw	x27, w0
  4079a8:	ldr	x8, [x25]
  4079ac:	ldr	x28, [sp, #8]
  4079b0:	cmp	x27, x8
  4079b4:	b.ls	407a18 <__fxstatat@plt+0x58c8>  // b.plast
  4079b8:	mov	x0, x21
  4079bc:	add	x28, x0, #0x1
  4079c0:	mov	x0, x28
  4079c4:	bl	401d60 <malloc@plt>
  4079c8:	mov	x20, x0
  4079cc:	cbz	x0, 407a24 <__fxstatat@plt+0x58d4>
  4079d0:	ldr	x21, [sp]
  4079d4:	ldr	w0, [x21]
  4079d8:	cbz	w0, 407a34 <__fxstatat@plt+0x58e4>
  4079dc:	ldr	x24, [x25]
  4079e0:	mov	x26, xzr
  4079e4:	bl	401d70 <wcwidth@plt>
  4079e8:	cmn	w0, #0x1
  4079ec:	b.ne	4079fc <__fxstatat@plt+0x58ac>  // b.any
  4079f0:	mov	w8, #0xfffd                	// #65533
  4079f4:	mov	w0, #0x1                   	// #1
  4079f8:	str	w8, [x21]
  4079fc:	add	x27, x26, w0, sxtw
  407a00:	cmp	x27, x24
  407a04:	b.hi	407a3c <__fxstatat@plt+0x58ec>  // b.pmore
  407a08:	ldr	w0, [x21, #4]!
  407a0c:	mov	x26, x27
  407a10:	cbnz	w0, 4079e4 <__fxstatat@plt+0x5894>
  407a14:	b	407a40 <__fxstatat@plt+0x58f0>
  407a18:	ldr	x10, [sp]
  407a1c:	mov	x20, xzr
  407a20:	b	4077a4 <__fxstatat@plt+0x5654>
  407a24:	ldr	x10, [sp]
  407a28:	tbnz	w22, #0, 407a64 <__fxstatat@plt+0x5914>
  407a2c:	mov	x19, #0xffffffffffffffff    	// #-1
  407a30:	b	4078f0 <__fxstatat@plt+0x57a0>
  407a34:	mov	x27, xzr
  407a38:	b	407a40 <__fxstatat@plt+0x58f0>
  407a3c:	mov	x27, x26
  407a40:	str	wzr, [x21]
  407a44:	ldr	x21, [sp]
  407a48:	mov	x0, x20
  407a4c:	mov	x2, x28
  407a50:	mov	x1, x21
  407a54:	bl	402040 <wcstombs@plt>
  407a58:	mov	x10, x21
  407a5c:	mov	x21, x0
  407a60:	mov	x24, x20
  407a64:	ldr	x28, [sp, #8]
  407a68:	b	4077a4 <__fxstatat@plt+0x5654>
  407a6c:	stp	x29, x30, [sp, #-80]!
  407a70:	stp	x26, x25, [sp, #16]
  407a74:	stp	x24, x23, [sp, #32]
  407a78:	stp	x22, x21, [sp, #48]
  407a7c:	stp	x20, x19, [sp, #64]
  407a80:	ldr	x26, [x1]
  407a84:	mov	w19, w3
  407a88:	mov	w20, w2
  407a8c:	mov	x21, x1
  407a90:	mov	x22, x0
  407a94:	mov	x23, xzr
  407a98:	mov	x0, x26
  407a9c:	mov	x24, x26
  407aa0:	mov	x29, sp
  407aa4:	cmp	x0, x24
  407aa8:	b.cc	407b04 <__fxstatat@plt+0x59b4>  // b.lo, b.ul, b.last
  407aac:	add	x24, x0, #0x1
  407ab0:	mov	x0, x23
  407ab4:	mov	x1, x24
  407ab8:	bl	401e50 <realloc@plt>
  407abc:	cbz	x0, 407af8 <__fxstatat@plt+0x59a8>
  407ac0:	mov	x25, x0
  407ac4:	mov	x0, x22
  407ac8:	mov	x1, x25
  407acc:	mov	x2, x24
  407ad0:	mov	x3, x21
  407ad4:	mov	w4, w20
  407ad8:	mov	w5, w19
  407adc:	str	x26, [x21]
  407ae0:	bl	4076c4 <__fxstatat@plt+0x5574>
  407ae4:	cmn	x0, #0x1
  407ae8:	mov	x23, x25
  407aec:	b.ne	407aa4 <__fxstatat@plt+0x5954>  // b.any
  407af0:	mov	x0, x25
  407af4:	b	407afc <__fxstatat@plt+0x59ac>
  407af8:	mov	x0, x23
  407afc:	bl	401f70 <free@plt>
  407b00:	mov	x23, xzr
  407b04:	mov	x0, x23
  407b08:	ldp	x20, x19, [sp, #64]
  407b0c:	ldp	x22, x21, [sp, #48]
  407b10:	ldp	x24, x23, [sp, #32]
  407b14:	ldp	x26, x25, [sp, #16]
  407b18:	ldp	x29, x30, [sp], #80
  407b1c:	ret
  407b20:	stp	x29, x30, [sp, #-32]!
  407b24:	stp	x20, x19, [sp, #16]
  407b28:	mov	x29, sp
  407b2c:	mov	w19, w1
  407b30:	mov	x20, x0
  407b34:	bl	401c40 <strlen@plt>
  407b38:	mov	x1, x0
  407b3c:	mov	x0, x20
  407b40:	mov	w2, w19
  407b44:	ldp	x20, x19, [sp, #16]
  407b48:	ldp	x29, x30, [sp], #32
  407b4c:	b	407b50 <__fxstatat@plt+0x5a00>
  407b50:	sub	sp, sp, #0x60
  407b54:	stp	x29, x30, [sp, #16]
  407b58:	str	x25, [sp, #32]
  407b5c:	stp	x24, x23, [sp, #48]
  407b60:	stp	x22, x21, [sp, #64]
  407b64:	stp	x20, x19, [sp, #80]
  407b68:	add	x29, sp, #0x10
  407b6c:	mov	w19, w2
  407b70:	mov	x21, x1
  407b74:	mov	x20, x0
  407b78:	add	x23, x0, x1
  407b7c:	bl	401f90 <__ctype_get_mb_cur_max@plt>
  407b80:	cmp	x0, #0x1
  407b84:	b.ls	407c74 <__fxstatat@plt+0x5b24>  // b.plast
  407b88:	cmp	x21, #0x1
  407b8c:	b.lt	407cbc <__fxstatat@plt+0x5b6c>  // b.tstop
  407b90:	adrp	x25, 40e000 <__fxstatat@plt+0xbeb0>
  407b94:	mov	w21, wzr
  407b98:	mov	w24, #0x7fffffff            	// #2147483647
  407b9c:	add	x25, x25, #0xbc8
  407ba0:	ldrb	w8, [x20]
  407ba4:	sub	w8, w8, #0x20
  407ba8:	cmp	w8, #0x5e
  407bac:	b.hi	407bd4 <__fxstatat@plt+0x5a84>  // b.pmore
  407bb0:	adr	x9, 407bc0 <__fxstatat@plt+0x5a70>
  407bb4:	ldrb	w10, [x25, x8]
  407bb8:	add	x9, x9, x10, lsl #2
  407bbc:	br	x9
  407bc0:	add	x20, x20, #0x1
  407bc4:	add	w21, w21, #0x1
  407bc8:	cmp	x20, x23
  407bcc:	b.cc	407ba0 <__fxstatat@plt+0x5a50>  // b.lo, b.ul, b.last
  407bd0:	b	407cc8 <__fxstatat@plt+0x5b78>
  407bd4:	str	xzr, [x29, #24]
  407bd8:	b	407bfc <__fxstatat@plt+0x5aac>
  407bdc:	sub	w8, w24, w21
  407be0:	cmp	w0, w8
  407be4:	b.gt	407cc4 <__fxstatat@plt+0x5b74>
  407be8:	add	w21, w0, w21
  407bec:	add	x0, x29, #0x18
  407bf0:	add	x20, x20, x22
  407bf4:	bl	401ec0 <mbsinit@plt>
  407bf8:	cbnz	w0, 407bc8 <__fxstatat@plt+0x5a78>
  407bfc:	sub	x2, x23, x20
  407c00:	sub	x0, x29, #0x4
  407c04:	add	x3, x29, #0x18
  407c08:	mov	x1, x20
  407c0c:	bl	40ab6c <__fxstatat@plt+0x8a1c>
  407c10:	cbz	x0, 407c2c <__fxstatat@plt+0x5adc>
  407c14:	mov	x22, x0
  407c18:	cmn	x0, #0x2
  407c1c:	b.eq	407c5c <__fxstatat@plt+0x5b0c>  // b.none
  407c20:	cmn	x22, #0x1
  407c24:	b.ne	407c30 <__fxstatat@plt+0x5ae0>  // b.any
  407c28:	b	407c68 <__fxstatat@plt+0x5b18>
  407c2c:	mov	w22, #0x1                   	// #1
  407c30:	ldur	w0, [x29, #-4]
  407c34:	bl	401d70 <wcwidth@plt>
  407c38:	tbz	w0, #31, 407bdc <__fxstatat@plt+0x5a8c>
  407c3c:	tbnz	w19, #1, 407c6c <__fxstatat@plt+0x5b1c>
  407c40:	ldur	w0, [x29, #-4]
  407c44:	bl	401cc0 <iswcntrl@plt>
  407c48:	cbnz	w0, 407bec <__fxstatat@plt+0x5a9c>
  407c4c:	cmp	w21, w24
  407c50:	b.eq	407cc4 <__fxstatat@plt+0x5b74>  // b.none
  407c54:	add	w21, w21, #0x1
  407c58:	b	407bec <__fxstatat@plt+0x5a9c>
  407c5c:	mov	x20, x23
  407c60:	tbz	w19, #0, 407bc4 <__fxstatat@plt+0x5a74>
  407c64:	b	407c6c <__fxstatat@plt+0x5b1c>
  407c68:	tbz	w19, #0, 407bc0 <__fxstatat@plt+0x5a70>
  407c6c:	mov	w21, #0xffffffff            	// #-1
  407c70:	b	407cc8 <__fxstatat@plt+0x5b78>
  407c74:	cmp	x21, #0x1
  407c78:	b.lt	407cbc <__fxstatat@plt+0x5b6c>  // b.tstop
  407c7c:	bl	401f40 <__ctype_b_loc@plt>
  407c80:	ldr	x8, [x0]
  407c84:	mov	w21, wzr
  407c88:	b	407c94 <__fxstatat@plt+0x5b44>
  407c8c:	cmp	x20, x23
  407c90:	b.cs	407cc8 <__fxstatat@plt+0x5b78>  // b.hs, b.nlast
  407c94:	ldrb	w9, [x20], #1
  407c98:	ldrh	w9, [x8, x9, lsl #1]
  407c9c:	tbnz	w9, #14, 407ca8 <__fxstatat@plt+0x5b58>
  407ca0:	tbnz	w19, #1, 407c6c <__fxstatat@plt+0x5b1c>
  407ca4:	tbnz	w9, #1, 407c8c <__fxstatat@plt+0x5b3c>
  407ca8:	mov	w9, #0x7fffffff            	// #2147483647
  407cac:	cmp	w21, w9
  407cb0:	b.eq	407cc4 <__fxstatat@plt+0x5b74>  // b.none
  407cb4:	add	w21, w21, #0x1
  407cb8:	b	407c8c <__fxstatat@plt+0x5b3c>
  407cbc:	mov	w21, wzr
  407cc0:	b	407cc8 <__fxstatat@plt+0x5b78>
  407cc4:	mov	w21, #0x7fffffff            	// #2147483647
  407cc8:	mov	w0, w21
  407ccc:	ldp	x20, x19, [sp, #80]
  407cd0:	ldp	x22, x21, [sp, #64]
  407cd4:	ldp	x24, x23, [sp, #48]
  407cd8:	ldr	x25, [sp, #32]
  407cdc:	ldp	x29, x30, [sp, #16]
  407ce0:	add	sp, sp, #0x60
  407ce4:	ret
  407ce8:	stp	x29, x30, [sp, #-32]!
  407cec:	stp	x20, x19, [sp, #16]
  407cf0:	mov	x29, sp
  407cf4:	cbz	x0, 407d74 <__fxstatat@plt+0x5c24>
  407cf8:	mov	w1, #0x2f                  	// #47
  407cfc:	mov	x19, x0
  407d00:	bl	401e80 <strrchr@plt>
  407d04:	cmp	x0, #0x0
  407d08:	csinc	x20, x19, x0, eq  // eq = none
  407d0c:	sub	x8, x20, x19
  407d10:	cmp	x8, #0x7
  407d14:	b.lt	407d58 <__fxstatat@plt+0x5c08>  // b.tstop
  407d18:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  407d1c:	sub	x0, x20, #0x7
  407d20:	add	x1, x1, #0xc5f
  407d24:	mov	w2, #0x7                   	// #7
  407d28:	bl	401da0 <strncmp@plt>
  407d2c:	cbnz	w0, 407d58 <__fxstatat@plt+0x5c08>
  407d30:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  407d34:	add	x1, x1, #0xc67
  407d38:	mov	w2, #0x3                   	// #3
  407d3c:	mov	x0, x20
  407d40:	bl	401da0 <strncmp@plt>
  407d44:	mov	x19, x20
  407d48:	cbnz	w0, 407d58 <__fxstatat@plt+0x5c08>
  407d4c:	add	x19, x20, #0x3
  407d50:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  407d54:	str	x19, [x8, #1456]
  407d58:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  407d5c:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  407d60:	str	x19, [x8, #1640]
  407d64:	str	x19, [x9, #1416]
  407d68:	ldp	x20, x19, [sp, #16]
  407d6c:	ldp	x29, x30, [sp], #32
  407d70:	ret
  407d74:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  407d78:	ldr	x3, [x8, #1424]
  407d7c:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  407d80:	add	x0, x0, #0xc27
  407d84:	mov	w1, #0x37                  	// #55
  407d88:	mov	w2, #0x1                   	// #1
  407d8c:	bl	401fe0 <fwrite@plt>
  407d90:	bl	401ea0 <abort@plt>
  407d94:	stp	x29, x30, [sp, #-48]!
  407d98:	str	x21, [sp, #16]
  407d9c:	stp	x20, x19, [sp, #32]
  407da0:	mov	x29, sp
  407da4:	mov	x19, x0
  407da8:	bl	4020f0 <__errno_location@plt>
  407dac:	ldr	w21, [x0]
  407db0:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  407db4:	add	x8, x8, #0x670
  407db8:	cmp	x19, #0x0
  407dbc:	mov	x20, x0
  407dc0:	csel	x0, x8, x19, eq  // eq = none
  407dc4:	mov	w1, #0x38                  	// #56
  407dc8:	bl	40a188 <__fxstatat@plt+0x8038>
  407dcc:	str	w21, [x20]
  407dd0:	ldp	x20, x19, [sp, #32]
  407dd4:	ldr	x21, [sp, #16]
  407dd8:	ldp	x29, x30, [sp], #48
  407ddc:	ret
  407de0:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  407de4:	add	x8, x8, #0x670
  407de8:	cmp	x0, #0x0
  407dec:	csel	x8, x8, x0, eq  // eq = none
  407df0:	ldr	w0, [x8]
  407df4:	ret
  407df8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  407dfc:	add	x8, x8, #0x670
  407e00:	cmp	x0, #0x0
  407e04:	csel	x8, x8, x0, eq  // eq = none
  407e08:	str	w1, [x8]
  407e0c:	ret
  407e10:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  407e14:	add	x8, x8, #0x670
  407e18:	cmp	x0, #0x0
  407e1c:	ubfx	w9, w1, #5, #3
  407e20:	csel	x8, x8, x0, eq  // eq = none
  407e24:	add	x8, x8, w9, uxtw #2
  407e28:	ldr	w9, [x8, #8]
  407e2c:	lsr	w10, w9, w1
  407e30:	and	w0, w10, #0x1
  407e34:	and	w10, w2, #0x1
  407e38:	eor	w10, w0, w10
  407e3c:	lsl	w10, w10, w1
  407e40:	eor	w9, w10, w9
  407e44:	str	w9, [x8, #8]
  407e48:	ret
  407e4c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  407e50:	add	x8, x8, #0x670
  407e54:	cmp	x0, #0x0
  407e58:	csel	x8, x8, x0, eq  // eq = none
  407e5c:	ldr	w0, [x8, #4]
  407e60:	str	w1, [x8, #4]
  407e64:	ret
  407e68:	stp	x29, x30, [sp, #-16]!
  407e6c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  407e70:	add	x8, x8, #0x670
  407e74:	cmp	x0, #0x0
  407e78:	csel	x8, x8, x0, eq  // eq = none
  407e7c:	mov	w9, #0xa                   	// #10
  407e80:	mov	x29, sp
  407e84:	str	w9, [x8]
  407e88:	cbz	x1, 407e9c <__fxstatat@plt+0x5d4c>
  407e8c:	cbz	x2, 407e9c <__fxstatat@plt+0x5d4c>
  407e90:	stp	x1, x2, [x8, #40]
  407e94:	ldp	x29, x30, [sp], #16
  407e98:	ret
  407e9c:	bl	401ea0 <abort@plt>
  407ea0:	sub	sp, sp, #0x60
  407ea4:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  407ea8:	add	x8, x8, #0x670
  407eac:	cmp	x4, #0x0
  407eb0:	stp	x29, x30, [sp, #16]
  407eb4:	str	x25, [sp, #32]
  407eb8:	stp	x24, x23, [sp, #48]
  407ebc:	stp	x22, x21, [sp, #64]
  407ec0:	stp	x20, x19, [sp, #80]
  407ec4:	add	x29, sp, #0x10
  407ec8:	mov	x19, x3
  407ecc:	mov	x20, x2
  407ed0:	mov	x21, x1
  407ed4:	mov	x22, x0
  407ed8:	csel	x24, x8, x4, eq  // eq = none
  407edc:	bl	4020f0 <__errno_location@plt>
  407ee0:	ldp	w4, w5, [x24]
  407ee4:	ldp	x7, x8, [x24, #40]
  407ee8:	ldr	w25, [x0]
  407eec:	mov	x23, x0
  407ef0:	add	x6, x24, #0x8
  407ef4:	mov	x0, x22
  407ef8:	mov	x1, x21
  407efc:	mov	x2, x20
  407f00:	mov	x3, x19
  407f04:	str	x8, [sp]
  407f08:	bl	407f2c <__fxstatat@plt+0x5ddc>
  407f0c:	str	w25, [x23]
  407f10:	ldp	x20, x19, [sp, #80]
  407f14:	ldp	x22, x21, [sp, #64]
  407f18:	ldp	x24, x23, [sp, #48]
  407f1c:	ldr	x25, [sp, #32]
  407f20:	ldp	x29, x30, [sp, #16]
  407f24:	add	sp, sp, #0x60
  407f28:	ret
  407f2c:	sub	sp, sp, #0x120
  407f30:	stp	x29, x30, [sp, #192]
  407f34:	add	x29, sp, #0xc0
  407f38:	ldr	x8, [x29, #96]
  407f3c:	stp	x28, x27, [sp, #208]
  407f40:	stp	x26, x25, [sp, #224]
  407f44:	stp	x24, x23, [sp, #240]
  407f48:	stp	x22, x21, [sp, #256]
  407f4c:	stp	x20, x19, [sp, #272]
  407f50:	str	x7, [sp, #88]
  407f54:	stur	x6, [x29, #-40]
  407f58:	mov	w19, w5
  407f5c:	mov	w22, w4
  407f60:	mov	x28, x3
  407f64:	mov	x20, x2
  407f68:	mov	x24, x1
  407f6c:	stur	x8, [x29, #-88]
  407f70:	mov	x21, x0
  407f74:	bl	401f90 <__ctype_get_mb_cur_max@plt>
  407f78:	mov	w4, w22
  407f7c:	mov	w8, wzr
  407f80:	mov	w14, wzr
  407f84:	str	w19, [sp, #80]
  407f88:	ubfx	w19, w19, #1, #1
  407f8c:	add	x9, x20, #0x1
  407f90:	mov	w25, #0x1                   	// #1
  407f94:	str	x0, [sp, #48]
  407f98:	str	xzr, [sp, #64]
  407f9c:	stur	xzr, [x29, #-64]
  407fa0:	stur	xzr, [x29, #-32]
  407fa4:	str	wzr, [sp, #72]
  407fa8:	stur	x20, [x29, #-80]
  407fac:	str	x9, [sp, #96]
  407fb0:	cmp	w4, #0xa
  407fb4:	b.hi	408b80 <__fxstatat@plt+0x6a30>  // b.pmore
  407fb8:	adrp	x12, 40e000 <__fxstatat@plt+0xbeb0>
  407fbc:	mov	w9, w4
  407fc0:	add	x12, x12, #0xc70
  407fc4:	mov	x22, x24
  407fc8:	adr	x10, 407fe8 <__fxstatat@plt+0x5e98>
  407fcc:	ldrb	w11, [x12, x9]
  407fd0:	add	x10, x10, x11, lsl #2
  407fd4:	ldur	x24, [x29, #-80]
  407fd8:	mov	x20, xzr
  407fdc:	mov	w16, wzr
  407fe0:	mov	w9, #0x1                   	// #1
  407fe4:	br	x10
  407fe8:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  407fec:	add	x0, x0, #0xdcc
  407ff0:	mov	w1, w4
  407ff4:	mov	w20, w4
  407ff8:	mov	w23, w14
  407ffc:	bl	4094cc <__fxstatat@plt+0x737c>
  408000:	str	x0, [sp, #88]
  408004:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  408008:	add	x0, x0, #0x289
  40800c:	mov	w1, w20
  408010:	bl	4094cc <__fxstatat@plt+0x737c>
  408014:	mov	w14, w23
  408018:	mov	w4, w20
  40801c:	stur	x0, [x29, #-88]
  408020:	tbnz	w19, #0, 408064 <__fxstatat@plt+0x5f14>
  408024:	ldr	x8, [sp, #88]
  408028:	ldrb	w9, [x8]
  40802c:	cbz	w9, 408064 <__fxstatat@plt+0x5f14>
  408030:	mov	w27, w14
  408034:	mov	w26, w4
  408038:	mov	x10, xzr
  40803c:	add	x8, x8, #0x1
  408040:	b	408054 <__fxstatat@plt+0x5f04>
  408044:	ldrb	w9, [x8, x10]
  408048:	add	x20, x10, #0x1
  40804c:	mov	x10, x20
  408050:	cbz	w9, 408070 <__fxstatat@plt+0x5f20>
  408054:	cmp	x10, x22
  408058:	b.cs	408044 <__fxstatat@plt+0x5ef4>  // b.hs, b.nlast
  40805c:	strb	w9, [x21, x10]
  408060:	b	408044 <__fxstatat@plt+0x5ef4>
  408064:	mov	w27, w14
  408068:	mov	w26, w4
  40806c:	mov	x20, xzr
  408070:	ldur	x23, [x29, #-88]
  408074:	mov	x0, x23
  408078:	bl	401c40 <strlen@plt>
  40807c:	stur	x0, [x29, #-32]
  408080:	stur	x23, [x29, #-64]
  408084:	mov	w9, #0x1                   	// #1
  408088:	mov	w16, w19
  40808c:	mov	w4, w26
  408090:	mov	w14, w27
  408094:	b	40813c <__fxstatat@plt+0x5fec>
  408098:	mov	w8, #0x1                   	// #1
  40809c:	b	408118 <__fxstatat@plt+0x5fc8>
  4080a0:	mov	w4, wzr
  4080a4:	mov	x20, xzr
  4080a8:	mov	w16, wzr
  4080ac:	mov	w9, w8
  4080b0:	b	40813c <__fxstatat@plt+0x5fec>
  4080b4:	tbnz	w19, #0, 408118 <__fxstatat@plt+0x5fc8>
  4080b8:	mov	w9, w8
  4080bc:	mov	w16, wzr
  4080c0:	cbz	x22, 4080cc <__fxstatat@plt+0x5f7c>
  4080c4:	mov	w8, #0x27                  	// #39
  4080c8:	strb	w8, [x21]
  4080cc:	adrp	x8, 40f000 <__fxstatat@plt+0xceb0>
  4080d0:	add	x8, x8, #0x289
  4080d4:	stur	x8, [x29, #-64]
  4080d8:	mov	w8, #0x1                   	// #1
  4080dc:	mov	w4, #0x2                   	// #2
  4080e0:	mov	w20, #0x1                   	// #1
  4080e4:	stur	x8, [x29, #-32]
  4080e8:	b	40813c <__fxstatat@plt+0x5fec>
  4080ec:	tbz	w19, #0, 408a18 <__fxstatat@plt+0x68c8>
  4080f0:	mov	w8, #0x1                   	// #1
  4080f4:	stur	x8, [x29, #-32]
  4080f8:	adrp	x8, 40e000 <__fxstatat@plt+0xbeb0>
  4080fc:	add	x8, x8, #0x773
  408100:	mov	x20, xzr
  408104:	mov	w4, #0x5                   	// #5
  408108:	stur	x8, [x29, #-64]
  40810c:	mov	w9, #0x1                   	// #1
  408110:	b	408138 <__fxstatat@plt+0x5fe8>
  408114:	tbz	w19, #0, 408a4c <__fxstatat@plt+0x68fc>
  408118:	mov	w9, #0x1                   	// #1
  40811c:	stur	x9, [x29, #-32]
  408120:	adrp	x9, 40f000 <__fxstatat@plt+0xceb0>
  408124:	add	x9, x9, #0x289
  408128:	mov	x20, xzr
  40812c:	mov	w4, #0x2                   	// #2
  408130:	stur	x9, [x29, #-64]
  408134:	mov	w9, w8
  408138:	mov	w16, #0x1                   	// #1
  40813c:	mov	w15, w9
  408140:	ldp	x8, x9, [x29, #-40]
  408144:	eor	w17, w16, #0x1
  408148:	stur	w17, [x29, #-68]
  40814c:	mov	x23, xzr
  408150:	cmp	x8, #0x0
  408154:	cset	w8, eq  // eq = none
  408158:	cmp	x9, #0x0
  40815c:	cset	w9, ne  // ne = any
  408160:	cmp	w4, #0x2
  408164:	cset	w10, ne  // ne = any
  408168:	and	w13, w10, w15
  40816c:	and	w12, w9, w16
  408170:	orr	w10, w10, w17
  408174:	and	w17, w9, w13
  408178:	orr	w9, w13, w16
  40817c:	eor	w9, w9, #0x1
  408180:	cset	w11, eq  // eq = none
  408184:	orr	w8, w8, w9
  408188:	and	w12, w15, w12
  40818c:	str	w10, [sp, #84]
  408190:	and	w10, w11, w16
  408194:	stur	w8, [x29, #-24]
  408198:	eor	w8, w15, #0x1
  40819c:	str	w12, [sp, #56]
  4081a0:	str	w10, [sp, #76]
  4081a4:	stur	w15, [x29, #-72]
  4081a8:	str	w8, [sp, #60]
  4081ac:	stp	w16, w4, [x29, #-48]
  4081b0:	stur	w17, [x29, #-52]
  4081b4:	cmn	x28, #0x1
  4081b8:	b.eq	4081c8 <__fxstatat@plt+0x6078>  // b.none
  4081bc:	cmp	x23, x28
  4081c0:	b.ne	4081d0 <__fxstatat@plt+0x6080>  // b.any
  4081c4:	b	4089a8 <__fxstatat@plt+0x6858>
  4081c8:	ldrb	w8, [x24, x23]
  4081cc:	cbz	w8, 4089b0 <__fxstatat@plt+0x6860>
  4081d0:	cbz	w17, 408210 <__fxstatat@plt+0x60c0>
  4081d4:	ldur	x8, [x29, #-32]
  4081d8:	cmp	x8, #0x2
  4081dc:	add	x19, x23, x8
  4081e0:	b.cc	408208 <__fxstatat@plt+0x60b8>  // b.lo, b.ul, b.last
  4081e4:	cmn	x28, #0x1
  4081e8:	b.ne	408208 <__fxstatat@plt+0x60b8>  // b.any
  4081ec:	mov	x0, x24
  4081f0:	mov	w26, w14
  4081f4:	bl	401c40 <strlen@plt>
  4081f8:	ldp	w17, w16, [x29, #-52]
  4081fc:	ldur	w4, [x29, #-44]
  408200:	mov	w14, w26
  408204:	mov	x28, x0
  408208:	cmp	x19, x28
  40820c:	b.ls	408218 <__fxstatat@plt+0x60c8>  // b.plast
  408210:	mov	w27, wzr
  408214:	b	408250 <__fxstatat@plt+0x6100>
  408218:	ldur	x1, [x29, #-64]
  40821c:	ldur	x2, [x29, #-32]
  408220:	add	x0, x24, x23
  408224:	mov	w19, w14
  408228:	bl	401e40 <bcmp@plt>
  40822c:	ldur	w9, [x29, #-68]
  408230:	cmp	w0, #0x0
  408234:	cset	w8, ne  // ne = any
  408238:	cset	w27, eq  // eq = none
  40823c:	orr	w8, w8, w9
  408240:	tbz	w8, #0, 408a84 <__fxstatat@plt+0x6934>
  408244:	ldp	w16, w4, [x29, #-48]
  408248:	ldur	w17, [x29, #-52]
  40824c:	mov	w14, w19
  408250:	ldrb	w19, [x24, x23]
  408254:	cmp	w19, #0x7e
  408258:	b.hi	408498 <__fxstatat@plt+0x6348>  // b.pmore
  40825c:	adrp	x13, 40e000 <__fxstatat@plt+0xbeb0>
  408260:	add	x13, x13, #0xc7b
  408264:	adr	x12, 408288 <__fxstatat@plt+0x6138>
  408268:	ldrb	w9, [x13, x19]
  40826c:	add	x12, x12, x9, lsl #2
  408270:	mov	w10, wzr
  408274:	mov	w8, wzr
  408278:	mov	w26, #0x1                   	// #1
  40827c:	mov	w11, #0x6e                  	// #110
  408280:	mov	w9, #0x61                  	// #97
  408284:	br	x12
  408288:	ldur	w9, [x29, #-24]
  40828c:	tbnz	w9, #0, 4082ac <__fxstatat@plt+0x615c>
  408290:	ldur	x10, [x29, #-40]
  408294:	lsr	w9, w19, #5
  408298:	ldr	w9, [x10, w9, uxtw #2]
  40829c:	lsr	w9, w9, w19
  4082a0:	tbz	w9, #0, 4082ac <__fxstatat@plt+0x615c>
  4082a4:	mov	w9, w19
  4082a8:	b	4082b4 <__fxstatat@plt+0x6164>
  4082ac:	mov	w9, w19
  4082b0:	cbz	w27, 4084fc <__fxstatat@plt+0x63ac>
  4082b4:	tbnz	w16, #0, 408a5c <__fxstatat@plt+0x690c>
  4082b8:	cmp	w4, #0x2
  4082bc:	cset	w8, ne  // ne = any
  4082c0:	orr	w8, w8, w14
  4082c4:	tbnz	w8, #0, 408308 <__fxstatat@plt+0x61b8>
  4082c8:	cmp	x20, x22
  4082cc:	b.cs	4082d8 <__fxstatat@plt+0x6188>  // b.hs, b.nlast
  4082d0:	mov	w8, #0x27                  	// #39
  4082d4:	strb	w8, [x21, x20]
  4082d8:	add	x8, x20, #0x1
  4082dc:	cmp	x8, x22
  4082e0:	b.cs	4082ec <__fxstatat@plt+0x619c>  // b.hs, b.nlast
  4082e4:	mov	w10, #0x24                  	// #36
  4082e8:	strb	w10, [x21, x8]
  4082ec:	add	x8, x20, #0x2
  4082f0:	cmp	x8, x22
  4082f4:	b.cs	408300 <__fxstatat@plt+0x61b0>  // b.hs, b.nlast
  4082f8:	mov	w10, #0x27                  	// #39
  4082fc:	strb	w10, [x21, x8]
  408300:	add	x20, x20, #0x3
  408304:	mov	w14, #0x1                   	// #1
  408308:	cmp	x20, x22
  40830c:	b.cs	408318 <__fxstatat@plt+0x61c8>  // b.hs, b.nlast
  408310:	mov	w8, #0x5c                  	// #92
  408314:	strb	w8, [x21, x20]
  408318:	add	x20, x20, #0x1
  40831c:	cmp	x20, x22
  408320:	b.cs	408328 <__fxstatat@plt+0x61d8>  // b.hs, b.nlast
  408324:	strb	w9, [x21, x20]
  408328:	add	x20, x20, #0x1
  40832c:	and	w25, w25, w26
  408330:	add	x23, x23, #0x1
  408334:	cmn	x28, #0x1
  408338:	b.ne	4081bc <__fxstatat@plt+0x606c>  // b.any
  40833c:	b	4081c8 <__fxstatat@plt+0x6078>
  408340:	cmp	x28, #0x1
  408344:	b.eq	408368 <__fxstatat@plt+0x6218>  // b.none
  408348:	cmn	x28, #0x1
  40834c:	b.ne	40836c <__fxstatat@plt+0x621c>  // b.any
  408350:	ldrb	w8, [x24, #1]
  408354:	cbz	w8, 408368 <__fxstatat@plt+0x6218>
  408358:	mov	w8, wzr
  40835c:	mov	w26, wzr
  408360:	mov	x28, #0xffffffffffffffff    	// #-1
  408364:	b	408288 <__fxstatat@plt+0x6138>
  408368:	cbz	x23, 408378 <__fxstatat@plt+0x6228>
  40836c:	mov	w8, wzr
  408370:	mov	w26, wzr
  408374:	b	408288 <__fxstatat@plt+0x6138>
  408378:	mov	w10, #0x1                   	// #1
  40837c:	cmp	w4, #0x2
  408380:	b.ne	408388 <__fxstatat@plt+0x6238>  // b.any
  408384:	tbnz	w16, #0, 408a5c <__fxstatat@plt+0x690c>
  408388:	mov	w8, wzr
  40838c:	mov	w26, w10
  408390:	b	408288 <__fxstatat@plt+0x6138>
  408394:	cmp	w4, #0x2
  408398:	b.ne	4084e4 <__fxstatat@plt+0x6394>  // b.any
  40839c:	tbz	w16, #0, 4084f0 <__fxstatat@plt+0x63a0>
  4083a0:	b	408a5c <__fxstatat@plt+0x690c>
  4083a4:	mov	w9, #0x66                  	// #102
  4083a8:	b	408540 <__fxstatat@plt+0x63f0>
  4083ac:	mov	w11, #0x74                  	// #116
  4083b0:	b	4083c0 <__fxstatat@plt+0x6270>
  4083b4:	mov	w9, #0x62                  	// #98
  4083b8:	b	408540 <__fxstatat@plt+0x63f0>
  4083bc:	mov	w11, #0x72                  	// #114
  4083c0:	ldr	w8, [sp, #84]
  4083c4:	mov	w9, w11
  4083c8:	tbnz	w8, #0, 408540 <__fxstatat@plt+0x63f0>
  4083cc:	b	408a5c <__fxstatat@plt+0x690c>
  4083d0:	ldur	w8, [x29, #-72]
  4083d4:	tbz	w8, #0, 408554 <__fxstatat@plt+0x6404>
  4083d8:	cmp	w4, #0x2
  4083dc:	tbnz	w16, #0, 408b74 <__fxstatat@plt+0x6a24>
  4083e0:	cset	w8, ne  // ne = any
  4083e4:	orr	w8, w8, w14
  4083e8:	tbz	w8, #0, 408884 <__fxstatat@plt+0x6734>
  4083ec:	mov	x8, x20
  4083f0:	cmp	x8, x22
  4083f4:	b.cc	4088cc <__fxstatat@plt+0x677c>  // b.lo, b.ul, b.last
  4083f8:	b	4088d4 <__fxstatat@plt+0x6784>
  4083fc:	cmp	w4, #0x5
  408400:	b.eq	408680 <__fxstatat@plt+0x6530>  // b.none
  408404:	cmp	w4, #0x2
  408408:	b.ne	408730 <__fxstatat@plt+0x65e0>  // b.any
  40840c:	tbz	w16, #0, 408730 <__fxstatat@plt+0x65e0>
  408410:	b	408a5c <__fxstatat@plt+0x690c>
  408414:	mov	w9, #0x76                  	// #118
  408418:	b	408540 <__fxstatat@plt+0x63f0>
  40841c:	cmp	w4, #0x2
  408420:	b.ne	408564 <__fxstatat@plt+0x6414>  // b.any
  408424:	tbnz	w16, #0, 408a5c <__fxstatat@plt+0x690c>
  408428:	ldr	x10, [sp, #64]
  40842c:	cmp	x22, #0x0
  408430:	cset	w8, eq  // eq = none
  408434:	cmp	x10, #0x0
  408438:	cset	w9, ne  // ne = any
  40843c:	orr	w8, w9, w8
  408440:	cmp	w8, #0x0
  408444:	csel	x10, x10, x22, ne  // ne = any
  408448:	csel	x22, x22, xzr, ne  // ne = any
  40844c:	cmp	x20, x22
  408450:	str	x10, [sp, #64]
  408454:	b.cs	408460 <__fxstatat@plt+0x6310>  // b.hs, b.nlast
  408458:	mov	w8, #0x27                  	// #39
  40845c:	strb	w8, [x21, x20]
  408460:	add	x8, x20, #0x1
  408464:	cmp	x8, x22
  408468:	b.cs	408474 <__fxstatat@plt+0x6324>  // b.hs, b.nlast
  40846c:	mov	w9, #0x5c                  	// #92
  408470:	strb	w9, [x21, x8]
  408474:	add	x8, x20, #0x2
  408478:	cmp	x8, x22
  40847c:	b.cs	408488 <__fxstatat@plt+0x6338>  // b.hs, b.nlast
  408480:	mov	w9, #0x27                  	// #39
  408484:	strb	w9, [x21, x8]
  408488:	mov	w14, wzr
  40848c:	mov	w8, wzr
  408490:	add	x20, x20, #0x3
  408494:	b	408568 <__fxstatat@plt+0x6418>
  408498:	ldr	x8, [sp, #48]
  40849c:	str	w14, [sp, #28]
  4084a0:	cmp	x8, #0x1
  4084a4:	b.ne	40857c <__fxstatat@plt+0x642c>  // b.any
  4084a8:	bl	401f40 <__ctype_b_loc@plt>
  4084ac:	ldr	x8, [x0]
  4084b0:	mov	w11, #0x1                   	// #1
  4084b4:	ldrh	w8, [x8, x19, lsl #1]
  4084b8:	ubfx	w26, w8, #14, #1
  4084bc:	ldr	w8, [sp, #60]
  4084c0:	ldp	w16, w4, [x29, #-48]
  4084c4:	ldr	w14, [sp, #28]
  4084c8:	ldur	w17, [x29, #-52]
  4084cc:	cmp	x11, #0x1
  4084d0:	orr	w8, w26, w8
  4084d4:	b.hi	408740 <__fxstatat@plt+0x65f0>  // b.pmore
  4084d8:	tbz	w8, #0, 408740 <__fxstatat@plt+0x65f0>
  4084dc:	mov	w8, wzr
  4084e0:	b	408288 <__fxstatat@plt+0x6138>
  4084e4:	ldr	w8, [sp, #56]
  4084e8:	mov	w9, #0x5c                  	// #92
  4084ec:	tbz	w8, #0, 408540 <__fxstatat@plt+0x63f0>
  4084f0:	mov	w8, wzr
  4084f4:	mov	w26, wzr
  4084f8:	mov	w19, #0x5c                  	// #92
  4084fc:	tbnz	w8, #0, 408530 <__fxstatat@plt+0x63e0>
  408500:	tbz	w14, #0, 408530 <__fxstatat@plt+0x63e0>
  408504:	cmp	x20, x22
  408508:	b.cs	408514 <__fxstatat@plt+0x63c4>  // b.hs, b.nlast
  40850c:	mov	w8, #0x27                  	// #39
  408510:	strb	w8, [x21, x20]
  408514:	add	x8, x20, #0x1
  408518:	cmp	x8, x22
  40851c:	b.cs	408528 <__fxstatat@plt+0x63d8>  // b.hs, b.nlast
  408520:	mov	w9, #0x27                  	// #39
  408524:	strb	w9, [x21, x8]
  408528:	mov	w14, wzr
  40852c:	add	x20, x20, #0x2
  408530:	mov	w9, w19
  408534:	cmp	x20, x22
  408538:	b.cc	408324 <__fxstatat@plt+0x61d4>  // b.lo, b.ul, b.last
  40853c:	b	408328 <__fxstatat@plt+0x61d8>
  408540:	ldur	w10, [x29, #-72]
  408544:	mov	w8, wzr
  408548:	mov	w26, wzr
  40854c:	tbz	w10, #0, 408288 <__fxstatat@plt+0x6138>
  408550:	b	4082b4 <__fxstatat@plt+0x6164>
  408554:	ldr	w8, [sp, #80]
  408558:	tbnz	w8, #0, 408330 <__fxstatat@plt+0x61e0>
  40855c:	mov	w19, wzr
  408560:	b	40836c <__fxstatat@plt+0x621c>
  408564:	mov	w8, wzr
  408568:	mov	w9, #0x1                   	// #1
  40856c:	mov	w19, #0x27                  	// #39
  408570:	str	w9, [sp, #72]
  408574:	mov	w26, #0x1                   	// #1
  408578:	b	408288 <__fxstatat@plt+0x6138>
  40857c:	cmn	x28, #0x1
  408580:	stur	xzr, [x29, #-16]
  408584:	b.ne	408594 <__fxstatat@plt+0x6444>  // b.any
  408588:	mov	x0, x24
  40858c:	bl	401c40 <strlen@plt>
  408590:	mov	x28, x0
  408594:	ldr	x8, [sp, #96]
  408598:	mov	x11, xzr
  40859c:	mov	w26, #0x1                   	// #1
  4085a0:	str	x21, [sp, #32]
  4085a4:	add	x8, x8, x23
  4085a8:	str	x8, [sp, #16]
  4085ac:	b	4085e4 <__fxstatat@plt+0x6494>
  4085b0:	ldur	w0, [x29, #-20]
  4085b4:	bl	4020c0 <iswprint@plt>
  4085b8:	ldr	x21, [sp, #40]
  4085bc:	cmp	w0, #0x0
  4085c0:	cset	w8, ne  // ne = any
  4085c4:	sub	x0, x29, #0x10
  4085c8:	and	w26, w26, w8
  4085cc:	add	x21, x24, x21
  4085d0:	bl	401ec0 <mbsinit@plt>
  4085d4:	mov	x11, x21
  4085d8:	ldr	x21, [sp, #32]
  4085dc:	ldur	x24, [x29, #-80]
  4085e0:	cbnz	w0, 4084bc <__fxstatat@plt+0x636c>
  4085e4:	add	x21, x11, x23
  4085e8:	add	x1, x24, x21
  4085ec:	sub	x2, x28, x21
  4085f0:	sub	x0, x29, #0x14
  4085f4:	sub	x3, x29, #0x10
  4085f8:	str	x11, [sp, #40]
  4085fc:	bl	40ab6c <__fxstatat@plt+0x8a1c>
  408600:	cbz	x0, 408988 <__fxstatat@plt+0x6838>
  408604:	mov	x24, x0
  408608:	cmn	x0, #0x1
  40860c:	b.eq	408984 <__fxstatat@plt+0x6834>  // b.none
  408610:	cmn	x24, #0x2
  408614:	b.eq	408948 <__fxstatat@plt+0x67f8>  // b.none
  408618:	ldr	w9, [sp, #76]
  40861c:	ldr	x21, [sp, #32]
  408620:	cmp	x24, #0x2
  408624:	cset	w8, cc  // cc = lo, ul, last
  408628:	eor	w9, w9, #0x1
  40862c:	mov	x12, #0x2b                  	// #43
  408630:	orr	w8, w9, w8
  408634:	mov	w11, #0x1                   	// #1
  408638:	movk	x12, #0x2, lsl #32
  40863c:	tbnz	w8, #0, 4085b0 <__fxstatat@plt+0x6460>
  408640:	ldr	x9, [sp, #40]
  408644:	ldr	x10, [sp, #16]
  408648:	sub	x8, x24, #0x1
  40864c:	add	x9, x10, x9
  408650:	b	408660 <__fxstatat@plt+0x6510>
  408654:	subs	x8, x8, #0x1
  408658:	add	x9, x9, #0x1
  40865c:	b.eq	4085b0 <__fxstatat@plt+0x6460>  // b.none
  408660:	ldrb	w10, [x9]
  408664:	sub	w10, w10, #0x5b
  408668:	cmp	w10, #0x21
  40866c:	b.hi	408654 <__fxstatat@plt+0x6504>  // b.pmore
  408670:	lsl	x10, x11, x10
  408674:	tst	x10, x12
  408678:	b.eq	408654 <__fxstatat@plt+0x6504>  // b.none
  40867c:	b	408a90 <__fxstatat@plt+0x6940>
  408680:	ldr	w8, [sp, #80]
  408684:	tbz	w8, #2, 408730 <__fxstatat@plt+0x65e0>
  408688:	add	x9, x23, #0x2
  40868c:	cmp	x9, x28
  408690:	b.cs	408730 <__fxstatat@plt+0x65e0>  // b.hs, b.nlast
  408694:	add	x8, x23, x24
  408698:	ldrb	w8, [x8, #1]
  40869c:	cmp	w8, #0x3f
  4086a0:	b.ne	408730 <__fxstatat@plt+0x65e0>  // b.any
  4086a4:	ldrb	w19, [x24, x9]
  4086a8:	mov	w8, wzr
  4086ac:	cmp	w19, #0x3e
  4086b0:	b.hi	40899c <__fxstatat@plt+0x684c>  // b.pmore
  4086b4:	mov	w10, #0x1                   	// #1
  4086b8:	mov	x11, #0xa38200000000        	// #179778741075968
  4086bc:	lsl	x10, x10, x19
  4086c0:	movk	x11, #0x7000, lsl #48
  4086c4:	tst	x10, x11
  4086c8:	b.eq	40899c <__fxstatat@plt+0x684c>  // b.none
  4086cc:	tbnz	w16, #0, 408a5c <__fxstatat@plt+0x690c>
  4086d0:	cmp	x20, x22
  4086d4:	b.cs	4086e0 <__fxstatat@plt+0x6590>  // b.hs, b.nlast
  4086d8:	mov	w8, #0x3f                  	// #63
  4086dc:	strb	w8, [x21, x20]
  4086e0:	add	x8, x20, #0x1
  4086e4:	cmp	x8, x22
  4086e8:	b.cs	4086f4 <__fxstatat@plt+0x65a4>  // b.hs, b.nlast
  4086ec:	mov	w10, #0x22                  	// #34
  4086f0:	strb	w10, [x21, x8]
  4086f4:	add	x8, x20, #0x2
  4086f8:	cmp	x8, x22
  4086fc:	b.cs	408708 <__fxstatat@plt+0x65b8>  // b.hs, b.nlast
  408700:	mov	w10, #0x22                  	// #34
  408704:	strb	w10, [x21, x8]
  408708:	add	x8, x20, #0x3
  40870c:	cmp	x8, x22
  408710:	b.cs	40871c <__fxstatat@plt+0x65cc>  // b.hs, b.nlast
  408714:	mov	w10, #0x3f                  	// #63
  408718:	strb	w10, [x21, x8]
  40871c:	mov	w8, wzr
  408720:	mov	w26, wzr
  408724:	add	x20, x20, #0x4
  408728:	mov	x23, x9
  40872c:	b	408288 <__fxstatat@plt+0x6138>
  408730:	mov	w8, wzr
  408734:	mov	w26, wzr
  408738:	mov	w19, #0x3f                  	// #63
  40873c:	b	408288 <__fxstatat@plt+0x6138>
  408740:	mov	w10, wzr
  408744:	add	x9, x11, x23
  408748:	b	40875c <__fxstatat@plt+0x660c>
  40874c:	ldr	x12, [sp, #96]
  408750:	add	x20, x20, #0x1
  408754:	ldrb	w19, [x12, x23]
  408758:	mov	x23, x11
  40875c:	tbz	w8, #0, 408780 <__fxstatat@plt+0x6630>
  408760:	tbz	w27, #0, 40882c <__fxstatat@plt+0x66dc>
  408764:	cmp	x20, x22
  408768:	b.cs	408774 <__fxstatat@plt+0x6624>  // b.hs, b.nlast
  40876c:	mov	w11, #0x5c                  	// #92
  408770:	strb	w11, [x21, x20]
  408774:	mov	w27, wzr
  408778:	add	x20, x20, #0x1
  40877c:	b	408830 <__fxstatat@plt+0x66e0>
  408780:	tbnz	w16, #0, 408a5c <__fxstatat@plt+0x690c>
  408784:	cmp	w4, #0x2
  408788:	cset	w10, ne  // ne = any
  40878c:	orr	w10, w10, w14
  408790:	tbnz	w10, #0, 4087d4 <__fxstatat@plt+0x6684>
  408794:	cmp	x20, x22
  408798:	b.cs	4087a4 <__fxstatat@plt+0x6654>  // b.hs, b.nlast
  40879c:	mov	w10, #0x27                  	// #39
  4087a0:	strb	w10, [x21, x20]
  4087a4:	add	x10, x20, #0x1
  4087a8:	cmp	x10, x22
  4087ac:	b.cs	4087b8 <__fxstatat@plt+0x6668>  // b.hs, b.nlast
  4087b0:	mov	w11, #0x24                  	// #36
  4087b4:	strb	w11, [x21, x10]
  4087b8:	add	x10, x20, #0x2
  4087bc:	cmp	x10, x22
  4087c0:	b.cs	4087cc <__fxstatat@plt+0x667c>  // b.hs, b.nlast
  4087c4:	mov	w11, #0x27                  	// #39
  4087c8:	strb	w11, [x21, x10]
  4087cc:	add	x20, x20, #0x3
  4087d0:	mov	w14, #0x1                   	// #1
  4087d4:	cmp	x20, x22
  4087d8:	b.cs	4087e4 <__fxstatat@plt+0x6694>  // b.hs, b.nlast
  4087dc:	mov	w10, #0x5c                  	// #92
  4087e0:	strb	w10, [x21, x20]
  4087e4:	add	x10, x20, #0x1
  4087e8:	cmp	x10, x22
  4087ec:	b.cs	4087fc <__fxstatat@plt+0x66ac>  // b.hs, b.nlast
  4087f0:	mov	w11, #0x30                  	// #48
  4087f4:	bfxil	w11, w19, #6, #2
  4087f8:	strb	w11, [x21, x10]
  4087fc:	add	x10, x20, #0x2
  408800:	cmp	x10, x22
  408804:	b.cs	408814 <__fxstatat@plt+0x66c4>  // b.hs, b.nlast
  408808:	mov	w11, #0x30                  	// #48
  40880c:	bfxil	w11, w19, #3, #3
  408810:	strb	w11, [x21, x10]
  408814:	mov	w11, #0x30                  	// #48
  408818:	bfxil	w11, w19, #0, #3
  40881c:	add	x20, x20, #0x3
  408820:	mov	w10, #0x1                   	// #1
  408824:	mov	w19, w11
  408828:	b	408830 <__fxstatat@plt+0x66e0>
  40882c:	mov	w27, wzr
  408830:	add	x11, x23, #0x1
  408834:	cmp	x9, x11
  408838:	b.ls	40893c <__fxstatat@plt+0x67ec>  // b.plast
  40883c:	and	w12, w10, #0x1
  408840:	orn	w12, w12, w14
  408844:	tbnz	w12, #0, 408874 <__fxstatat@plt+0x6724>
  408848:	cmp	x20, x22
  40884c:	b.cs	408858 <__fxstatat@plt+0x6708>  // b.hs, b.nlast
  408850:	mov	w12, #0x27                  	// #39
  408854:	strb	w12, [x21, x20]
  408858:	add	x12, x20, #0x1
  40885c:	cmp	x12, x22
  408860:	b.cs	40886c <__fxstatat@plt+0x671c>  // b.hs, b.nlast
  408864:	mov	w13, #0x27                  	// #39
  408868:	strb	w13, [x21, x12]
  40886c:	mov	w14, wzr
  408870:	add	x20, x20, #0x2
  408874:	cmp	x20, x22
  408878:	b.cs	40874c <__fxstatat@plt+0x65fc>  // b.hs, b.nlast
  40887c:	strb	w19, [x21, x20]
  408880:	b	40874c <__fxstatat@plt+0x65fc>
  408884:	cmp	x20, x22
  408888:	b.cs	408894 <__fxstatat@plt+0x6744>  // b.hs, b.nlast
  40888c:	mov	w8, #0x27                  	// #39
  408890:	strb	w8, [x21, x20]
  408894:	add	x8, x20, #0x1
  408898:	cmp	x8, x22
  40889c:	b.cs	4088a8 <__fxstatat@plt+0x6758>  // b.hs, b.nlast
  4088a0:	mov	w9, #0x24                  	// #36
  4088a4:	strb	w9, [x21, x8]
  4088a8:	add	x8, x20, #0x2
  4088ac:	cmp	x8, x22
  4088b0:	b.cs	4088bc <__fxstatat@plt+0x676c>  // b.hs, b.nlast
  4088b4:	mov	w9, #0x27                  	// #39
  4088b8:	strb	w9, [x21, x8]
  4088bc:	add	x8, x20, #0x3
  4088c0:	mov	w14, #0x1                   	// #1
  4088c4:	cmp	x8, x22
  4088c8:	b.cs	4088d4 <__fxstatat@plt+0x6784>  // b.hs, b.nlast
  4088cc:	mov	w9, #0x5c                  	// #92
  4088d0:	strb	w9, [x21, x8]
  4088d4:	cmp	w4, #0x2
  4088d8:	add	x20, x8, #0x1
  4088dc:	b.eq	40892c <__fxstatat@plt+0x67dc>  // b.none
  4088e0:	add	x9, x23, #0x1
  4088e4:	cmp	x9, x28
  4088e8:	b.cs	40892c <__fxstatat@plt+0x67dc>  // b.hs, b.nlast
  4088ec:	ldrb	w9, [x24, x9]
  4088f0:	sub	w9, w9, #0x30
  4088f4:	cmp	w9, #0x9
  4088f8:	b.hi	40892c <__fxstatat@plt+0x67dc>  // b.pmore
  4088fc:	cmp	x20, x22
  408900:	b.cs	40890c <__fxstatat@plt+0x67bc>  // b.hs, b.nlast
  408904:	mov	w9, #0x30                  	// #48
  408908:	strb	w9, [x21, x20]
  40890c:	add	x9, x8, #0x2
  408910:	cmp	x9, x22
  408914:	b.cs	408920 <__fxstatat@plt+0x67d0>  // b.hs, b.nlast
  408918:	mov	w10, #0x30                  	// #48
  40891c:	strb	w10, [x21, x9]
  408920:	mov	w26, wzr
  408924:	add	x20, x8, #0x3
  408928:	b	408930 <__fxstatat@plt+0x67e0>
  40892c:	mov	w26, wzr
  408930:	mov	w8, #0x1                   	// #1
  408934:	mov	w19, #0x30                  	// #48
  408938:	b	408288 <__fxstatat@plt+0x6138>
  40893c:	and	w8, w10, #0x1
  408940:	tbz	w8, #0, 408500 <__fxstatat@plt+0x63b0>
  408944:	b	408530 <__fxstatat@plt+0x63e0>
  408948:	cmp	x28, x21
  40894c:	b.ls	408984 <__fxstatat@plt+0x6834>  // b.plast
  408950:	ldur	x24, [x29, #-80]
  408954:	ldp	x21, x11, [sp, #32]
  408958:	sub	x8, x28, x23
  40895c:	add	x9, x24, x23
  408960:	ldrb	w10, [x9, x11]
  408964:	cbz	w10, 408994 <__fxstatat@plt+0x6844>
  408968:	add	x11, x11, #0x1
  40896c:	add	x10, x23, x11
  408970:	cmp	x10, x28
  408974:	b.cc	408960 <__fxstatat@plt+0x6810>  // b.lo, b.ul, b.last
  408978:	mov	w26, wzr
  40897c:	mov	x11, x8
  408980:	b	4084bc <__fxstatat@plt+0x636c>
  408984:	mov	w26, wzr
  408988:	ldp	x21, x11, [sp, #32]
  40898c:	ldur	x24, [x29, #-80]
  408990:	b	4084bc <__fxstatat@plt+0x636c>
  408994:	mov	w26, wzr
  408998:	b	4084bc <__fxstatat@plt+0x636c>
  40899c:	mov	w19, #0x3f                  	// #63
  4089a0:	mov	w26, w8
  4089a4:	b	408288 <__fxstatat@plt+0x6138>
  4089a8:	mov	x28, x23
  4089ac:	b	4089b4 <__fxstatat@plt+0x6864>
  4089b0:	mov	x28, #0xffffffffffffffff    	// #-1
  4089b4:	cmp	w4, #0x2
  4089b8:	ldur	w10, [x29, #-72]
  4089bc:	cset	w8, eq  // eq = none
  4089c0:	cmp	x20, #0x0
  4089c4:	cset	w9, eq  // eq = none
  4089c8:	and	w8, w8, w9
  4089cc:	and	w8, w16, w8
  4089d0:	tbnz	w8, #0, 408a60 <__fxstatat@plt+0x6910>
  4089d4:	cmp	w4, #0x2
  4089d8:	cset	w8, ne  // ne = any
  4089dc:	orr	w8, w16, w8
  4089e0:	tbnz	w8, #0, 408b2c <__fxstatat@plt+0x69dc>
  4089e4:	ldr	w8, [sp, #72]
  4089e8:	eor	w8, w8, #0x1
  4089ec:	tbnz	w8, #0, 408b2c <__fxstatat@plt+0x69dc>
  4089f0:	tbnz	w25, #0, 408afc <__fxstatat@plt+0x69ac>
  4089f4:	ldr	x24, [sp, #64]
  4089f8:	mov	w19, wzr
  4089fc:	cbz	x24, 408b28 <__fxstatat@plt+0x69d8>
  408a00:	mov	w4, #0x2                   	// #2
  408a04:	mov	w8, w10
  408a08:	mov	w25, w19
  408a0c:	mov	w16, w19
  408a10:	cbz	x22, 407fb0 <__fxstatat@plt+0x5e60>
  408a14:	b	408b2c <__fxstatat@plt+0x69dc>
  408a18:	mov	w16, wzr
  408a1c:	cbz	x22, 408a28 <__fxstatat@plt+0x68d8>
  408a20:	mov	w8, #0x22                  	// #34
  408a24:	strb	w8, [x21]
  408a28:	adrp	x8, 40e000 <__fxstatat@plt+0xbeb0>
  408a2c:	add	x8, x8, #0x773
  408a30:	stur	x8, [x29, #-64]
  408a34:	mov	w8, #0x1                   	// #1
  408a38:	mov	w20, #0x1                   	// #1
  408a3c:	mov	w4, #0x5                   	// #5
  408a40:	stur	x8, [x29, #-32]
  408a44:	mov	w9, #0x1                   	// #1
  408a48:	b	40813c <__fxstatat@plt+0x5fec>
  408a4c:	mov	w9, #0x1                   	// #1
  408a50:	mov	w16, wzr
  408a54:	cbnz	x22, 4080c4 <__fxstatat@plt+0x5f74>
  408a58:	b	4080cc <__fxstatat@plt+0x5f7c>
  408a5c:	ldur	w10, [x29, #-72]
  408a60:	tst	w10, #0x1
  408a64:	mov	w8, #0x2                   	// #2
  408a68:	mov	w9, #0x4                   	// #4
  408a6c:	csel	w8, w9, w8, ne  // ne = any
  408a70:	cmp	w4, #0x2
  408a74:	b.ne	408a7c <__fxstatat@plt+0x692c>  // b.any
  408a78:	mov	w4, w8
  408a7c:	ldr	x7, [sp, #88]
  408a80:	b	408aac <__fxstatat@plt+0x695c>
  408a84:	ldr	x7, [sp, #88]
  408a88:	ldur	w4, [x29, #-44]
  408a8c:	b	408aac <__fxstatat@plt+0x695c>
  408a90:	ldur	w8, [x29, #-72]
  408a94:	ldr	x7, [sp, #88]
  408a98:	ldur	x24, [x29, #-80]
  408a9c:	mov	w9, #0x4                   	// #4
  408aa0:	tst	w8, #0x1
  408aa4:	mov	w8, #0x2                   	// #2
  408aa8:	csel	w4, w9, w8, ne  // ne = any
  408aac:	ldr	w8, [sp, #80]
  408ab0:	mov	x0, x21
  408ab4:	mov	x1, x22
  408ab8:	mov	x2, x24
  408abc:	and	w5, w8, #0xfffffffd
  408ac0:	ldur	x8, [x29, #-88]
  408ac4:	mov	x3, x28
  408ac8:	mov	x6, xzr
  408acc:	str	x8, [sp]
  408ad0:	bl	407f2c <__fxstatat@plt+0x5ddc>
  408ad4:	mov	x20, x0
  408ad8:	mov	x0, x20
  408adc:	ldp	x20, x19, [sp, #272]
  408ae0:	ldp	x22, x21, [sp, #256]
  408ae4:	ldp	x24, x23, [sp, #240]
  408ae8:	ldp	x26, x25, [sp, #224]
  408aec:	ldp	x28, x27, [sp, #208]
  408af0:	ldp	x29, x30, [sp, #192]
  408af4:	add	sp, sp, #0x120
  408af8:	ret
  408afc:	ldur	x8, [x29, #-88]
  408b00:	ldr	x1, [sp, #64]
  408b04:	ldur	x2, [x29, #-80]
  408b08:	ldr	w5, [sp, #80]
  408b0c:	ldur	x6, [x29, #-40]
  408b10:	ldr	x7, [sp, #88]
  408b14:	mov	w4, #0x5                   	// #5
  408b18:	str	x8, [sp]
  408b1c:	mov	x0, x21
  408b20:	mov	x3, x28
  408b24:	b	408ad0 <__fxstatat@plt+0x6980>
  408b28:	mov	w16, w19
  408b2c:	ldur	x8, [x29, #-64]
  408b30:	cbz	x8, 408b64 <__fxstatat@plt+0x6a14>
  408b34:	tbnz	w16, #0, 408b64 <__fxstatat@plt+0x6a14>
  408b38:	ldrb	w9, [x8]
  408b3c:	cbz	w9, 408b64 <__fxstatat@plt+0x6a14>
  408b40:	add	x8, x8, #0x1
  408b44:	b	408b54 <__fxstatat@plt+0x6a04>
  408b48:	ldrb	w9, [x8], #1
  408b4c:	add	x20, x20, #0x1
  408b50:	cbz	w9, 408b64 <__fxstatat@plt+0x6a14>
  408b54:	cmp	x20, x22
  408b58:	b.cs	408b48 <__fxstatat@plt+0x69f8>  // b.hs, b.nlast
  408b5c:	strb	w9, [x21, x20]
  408b60:	b	408b48 <__fxstatat@plt+0x69f8>
  408b64:	cmp	x20, x22
  408b68:	b.cs	408ad8 <__fxstatat@plt+0x6988>  // b.hs, b.nlast
  408b6c:	strb	wzr, [x21, x20]
  408b70:	b	408ad8 <__fxstatat@plt+0x6988>
  408b74:	b.ne	408a7c <__fxstatat@plt+0x692c>  // b.any
  408b78:	mov	w4, #0x4                   	// #4
  408b7c:	b	408a7c <__fxstatat@plt+0x692c>
  408b80:	bl	401ea0 <abort@plt>
  408b84:	sub	sp, sp, #0x60
  408b88:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  408b8c:	add	x8, x8, #0x670
  408b90:	cmp	x2, #0x0
  408b94:	stp	x29, x30, [sp, #16]
  408b98:	stp	x26, x25, [sp, #32]
  408b9c:	stp	x24, x23, [sp, #48]
  408ba0:	stp	x22, x21, [sp, #64]
  408ba4:	stp	x20, x19, [sp, #80]
  408ba8:	add	x29, sp, #0x10
  408bac:	mov	x19, x1
  408bb0:	mov	x20, x0
  408bb4:	csel	x25, x8, x2, eq  // eq = none
  408bb8:	bl	4020f0 <__errno_location@plt>
  408bbc:	ldp	w4, w8, [x25]
  408bc0:	ldp	x7, x9, [x25, #40]
  408bc4:	ldr	w26, [x0]
  408bc8:	add	x23, x25, #0x8
  408bcc:	orr	w22, w8, #0x1
  408bd0:	mov	x21, x0
  408bd4:	mov	x0, xzr
  408bd8:	mov	x1, xzr
  408bdc:	mov	x2, x20
  408be0:	mov	x3, x19
  408be4:	mov	w5, w22
  408be8:	mov	x6, x23
  408bec:	str	x9, [sp]
  408bf0:	bl	407f2c <__fxstatat@plt+0x5ddc>
  408bf4:	add	x24, x0, #0x1
  408bf8:	mov	x0, x24
  408bfc:	bl	409f20 <__fxstatat@plt+0x7dd0>
  408c00:	ldr	w4, [x25]
  408c04:	ldp	x7, x8, [x25, #40]
  408c08:	mov	x1, x24
  408c0c:	mov	x2, x20
  408c10:	mov	x3, x19
  408c14:	mov	w5, w22
  408c18:	mov	x6, x23
  408c1c:	mov	x25, x0
  408c20:	str	x8, [sp]
  408c24:	bl	407f2c <__fxstatat@plt+0x5ddc>
  408c28:	str	w26, [x21]
  408c2c:	mov	x0, x25
  408c30:	ldp	x20, x19, [sp, #80]
  408c34:	ldp	x22, x21, [sp, #64]
  408c38:	ldp	x24, x23, [sp, #48]
  408c3c:	ldp	x26, x25, [sp, #32]
  408c40:	ldp	x29, x30, [sp, #16]
  408c44:	add	sp, sp, #0x60
  408c48:	ret
  408c4c:	sub	sp, sp, #0x70
  408c50:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  408c54:	add	x8, x8, #0x670
  408c58:	cmp	x3, #0x0
  408c5c:	stp	x29, x30, [sp, #16]
  408c60:	stp	x28, x27, [sp, #32]
  408c64:	stp	x26, x25, [sp, #48]
  408c68:	stp	x24, x23, [sp, #64]
  408c6c:	stp	x22, x21, [sp, #80]
  408c70:	stp	x20, x19, [sp, #96]
  408c74:	add	x29, sp, #0x10
  408c78:	mov	x19, x2
  408c7c:	mov	x22, x1
  408c80:	mov	x23, x0
  408c84:	csel	x21, x8, x3, eq  // eq = none
  408c88:	bl	4020f0 <__errno_location@plt>
  408c8c:	ldp	w4, w8, [x21]
  408c90:	cmp	x19, #0x0
  408c94:	ldp	x7, x9, [x21, #40]
  408c98:	ldr	w28, [x0]
  408c9c:	cset	w10, eq  // eq = none
  408ca0:	orr	w25, w8, w10
  408ca4:	add	x26, x21, #0x8
  408ca8:	mov	x24, x0
  408cac:	mov	x0, xzr
  408cb0:	mov	x1, xzr
  408cb4:	mov	x2, x23
  408cb8:	mov	x3, x22
  408cbc:	mov	w5, w25
  408cc0:	mov	x6, x26
  408cc4:	str	x9, [sp]
  408cc8:	bl	407f2c <__fxstatat@plt+0x5ddc>
  408ccc:	add	x27, x0, #0x1
  408cd0:	mov	x20, x0
  408cd4:	mov	x0, x27
  408cd8:	bl	409f20 <__fxstatat@plt+0x7dd0>
  408cdc:	ldr	w4, [x21]
  408ce0:	ldp	x7, x8, [x21, #40]
  408ce4:	mov	x1, x27
  408ce8:	mov	x2, x23
  408cec:	mov	x3, x22
  408cf0:	mov	w5, w25
  408cf4:	mov	x6, x26
  408cf8:	mov	x21, x0
  408cfc:	str	x8, [sp]
  408d00:	bl	407f2c <__fxstatat@plt+0x5ddc>
  408d04:	str	w28, [x24]
  408d08:	cbz	x19, 408d10 <__fxstatat@plt+0x6bc0>
  408d0c:	str	x20, [x19]
  408d10:	mov	x0, x21
  408d14:	ldp	x20, x19, [sp, #96]
  408d18:	ldp	x22, x21, [sp, #80]
  408d1c:	ldp	x24, x23, [sp, #64]
  408d20:	ldp	x26, x25, [sp, #48]
  408d24:	ldp	x28, x27, [sp, #32]
  408d28:	ldp	x29, x30, [sp, #16]
  408d2c:	add	sp, sp, #0x70
  408d30:	ret
  408d34:	stp	x29, x30, [sp, #-64]!
  408d38:	stp	x20, x19, [sp, #48]
  408d3c:	adrp	x20, 420000 <__fxstatat@plt+0x1deb0>
  408d40:	stp	x22, x21, [sp, #32]
  408d44:	ldr	w8, [x20, #1320]
  408d48:	adrp	x21, 420000 <__fxstatat@plt+0x1deb0>
  408d4c:	ldr	x19, [x21, #1312]
  408d50:	str	x23, [sp, #16]
  408d54:	cmp	w8, #0x2
  408d58:	mov	x29, sp
  408d5c:	b.lt	408d80 <__fxstatat@plt+0x6c30>  // b.tstop
  408d60:	add	x22, x19, #0x18
  408d64:	mov	w23, #0x1                   	// #1
  408d68:	ldr	x0, [x22], #16
  408d6c:	bl	401f70 <free@plt>
  408d70:	ldrsw	x8, [x20, #1320]
  408d74:	add	x23, x23, #0x1
  408d78:	cmp	x23, x8
  408d7c:	b.lt	408d68 <__fxstatat@plt+0x6c18>  // b.tstop
  408d80:	ldr	x0, [x19, #8]
  408d84:	adrp	x23, 420000 <__fxstatat@plt+0x1deb0>
  408d88:	add	x23, x23, #0x6a8
  408d8c:	adrp	x22, 420000 <__fxstatat@plt+0x1deb0>
  408d90:	cmp	x0, x23
  408d94:	add	x22, x22, #0x530
  408d98:	b.eq	408da8 <__fxstatat@plt+0x6c58>  // b.none
  408d9c:	bl	401f70 <free@plt>
  408da0:	mov	w8, #0x100                 	// #256
  408da4:	stp	x8, x23, [x22]
  408da8:	cmp	x19, x22
  408dac:	b.eq	408dbc <__fxstatat@plt+0x6c6c>  // b.none
  408db0:	mov	x0, x19
  408db4:	bl	401f70 <free@plt>
  408db8:	str	x22, [x21, #1312]
  408dbc:	mov	w8, #0x1                   	// #1
  408dc0:	str	w8, [x20, #1320]
  408dc4:	ldp	x20, x19, [sp, #48]
  408dc8:	ldp	x22, x21, [sp, #32]
  408dcc:	ldr	x23, [sp, #16]
  408dd0:	ldp	x29, x30, [sp], #64
  408dd4:	ret
  408dd8:	adrp	x3, 420000 <__fxstatat@plt+0x1deb0>
  408ddc:	add	x3, x3, #0x670
  408de0:	mov	x2, #0xffffffffffffffff    	// #-1
  408de4:	b	408de8 <__fxstatat@plt+0x6c98>
  408de8:	sub	sp, sp, #0x80
  408dec:	stp	x29, x30, [sp, #32]
  408df0:	add	x29, sp, #0x20
  408df4:	stp	x28, x27, [sp, #48]
  408df8:	stp	x26, x25, [sp, #64]
  408dfc:	stp	x24, x23, [sp, #80]
  408e00:	stp	x22, x21, [sp, #96]
  408e04:	stp	x20, x19, [sp, #112]
  408e08:	mov	x22, x3
  408e0c:	stur	x2, [x29, #-8]
  408e10:	mov	x21, x1
  408e14:	mov	w23, w0
  408e18:	bl	4020f0 <__errno_location@plt>
  408e1c:	tbnz	w23, #31, 408f6c <__fxstatat@plt+0x6e1c>
  408e20:	adrp	x25, 420000 <__fxstatat@plt+0x1deb0>
  408e24:	ldr	w8, [x25, #1320]
  408e28:	adrp	x28, 420000 <__fxstatat@plt+0x1deb0>
  408e2c:	ldr	w20, [x0]
  408e30:	ldr	x27, [x28, #1312]
  408e34:	mov	x19, x0
  408e38:	cmp	w8, w23
  408e3c:	b.gt	408ea8 <__fxstatat@plt+0x6d58>
  408e40:	mov	w8, #0x7fffffff            	// #2147483647
  408e44:	cmp	w23, w8
  408e48:	stur	w20, [x29, #-12]
  408e4c:	b.eq	408f70 <__fxstatat@plt+0x6e20>  // b.none
  408e50:	adrp	x20, 420000 <__fxstatat@plt+0x1deb0>
  408e54:	add	x20, x20, #0x530
  408e58:	add	w26, w23, #0x1
  408e5c:	cmp	x27, x20
  408e60:	csel	x0, xzr, x27, eq  // eq = none
  408e64:	sbfiz	x1, x26, #4, #32
  408e68:	bl	409fa0 <__fxstatat@plt+0x7e50>
  408e6c:	mov	x24, x0
  408e70:	cmp	x27, x20
  408e74:	str	x0, [x28, #1312]
  408e78:	b.ne	408e84 <__fxstatat@plt+0x6d34>  // b.any
  408e7c:	ldr	q0, [x20]
  408e80:	str	q0, [x24]
  408e84:	ldrsw	x8, [x25, #1320]
  408e88:	mov	w1, wzr
  408e8c:	add	x0, x24, x8, lsl #4
  408e90:	sub	w8, w26, w8
  408e94:	sbfiz	x2, x8, #4, #32
  408e98:	bl	401df0 <memset@plt>
  408e9c:	ldur	w20, [x29, #-12]
  408ea0:	mov	x27, x24
  408ea4:	str	w26, [x25, #1320]
  408ea8:	add	x28, x27, w23, uxtw #4
  408eac:	mov	x27, x28
  408eb0:	ldr	x26, [x28]
  408eb4:	ldr	x23, [x27, #8]!
  408eb8:	ldp	w4, w8, [x22]
  408ebc:	ldp	x7, x9, [x22, #40]
  408ec0:	ldur	x3, [x29, #-8]
  408ec4:	add	x24, x22, #0x8
  408ec8:	orr	w25, w8, #0x1
  408ecc:	mov	x0, x23
  408ed0:	mov	x1, x26
  408ed4:	mov	x2, x21
  408ed8:	mov	w5, w25
  408edc:	mov	x6, x24
  408ee0:	str	x9, [sp]
  408ee4:	bl	407f2c <__fxstatat@plt+0x5ddc>
  408ee8:	cmp	x26, x0
  408eec:	b.hi	408f44 <__fxstatat@plt+0x6df4>  // b.pmore
  408ef0:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  408ef4:	add	x8, x8, #0x6a8
  408ef8:	add	x26, x0, #0x1
  408efc:	cmp	x23, x8
  408f00:	str	x26, [x28]
  408f04:	b.eq	408f10 <__fxstatat@plt+0x6dc0>  // b.none
  408f08:	mov	x0, x23
  408f0c:	bl	401f70 <free@plt>
  408f10:	mov	x0, x26
  408f14:	bl	409f20 <__fxstatat@plt+0x7dd0>
  408f18:	str	x0, [x27]
  408f1c:	ldr	w4, [x22]
  408f20:	ldp	x7, x8, [x22, #40]
  408f24:	ldur	x3, [x29, #-8]
  408f28:	mov	x1, x26
  408f2c:	mov	x2, x21
  408f30:	mov	w5, w25
  408f34:	mov	x6, x24
  408f38:	mov	x23, x0
  408f3c:	str	x8, [sp]
  408f40:	bl	407f2c <__fxstatat@plt+0x5ddc>
  408f44:	str	w20, [x19]
  408f48:	mov	x0, x23
  408f4c:	ldp	x20, x19, [sp, #112]
  408f50:	ldp	x22, x21, [sp, #96]
  408f54:	ldp	x24, x23, [sp, #80]
  408f58:	ldp	x26, x25, [sp, #64]
  408f5c:	ldp	x28, x27, [sp, #48]
  408f60:	ldp	x29, x30, [sp, #32]
  408f64:	add	sp, sp, #0x80
  408f68:	ret
  408f6c:	bl	401ea0 <abort@plt>
  408f70:	bl	40a234 <__fxstatat@plt+0x80e4>
  408f74:	adrp	x3, 420000 <__fxstatat@plt+0x1deb0>
  408f78:	add	x3, x3, #0x670
  408f7c:	b	408de8 <__fxstatat@plt+0x6c98>
  408f80:	adrp	x3, 420000 <__fxstatat@plt+0x1deb0>
  408f84:	add	x3, x3, #0x670
  408f88:	mov	x2, #0xffffffffffffffff    	// #-1
  408f8c:	mov	x1, x0
  408f90:	mov	w0, wzr
  408f94:	b	408de8 <__fxstatat@plt+0x6c98>
  408f98:	adrp	x3, 420000 <__fxstatat@plt+0x1deb0>
  408f9c:	mov	x2, x1
  408fa0:	add	x3, x3, #0x670
  408fa4:	mov	x1, x0
  408fa8:	mov	w0, wzr
  408fac:	b	408de8 <__fxstatat@plt+0x6c98>
  408fb0:	sub	sp, sp, #0x50
  408fb4:	movi	v0.2d, #0x0
  408fb8:	cmp	w1, #0xa
  408fbc:	stp	x29, x30, [sp, #64]
  408fc0:	add	x29, sp, #0x40
  408fc4:	str	xzr, [sp, #48]
  408fc8:	stp	q0, q0, [sp, #16]
  408fcc:	str	q0, [sp]
  408fd0:	b.eq	408ff8 <__fxstatat@plt+0x6ea8>  // b.none
  408fd4:	mov	x8, x2
  408fd8:	str	w1, [sp]
  408fdc:	mov	x3, sp
  408fe0:	mov	x2, #0xffffffffffffffff    	// #-1
  408fe4:	mov	x1, x8
  408fe8:	bl	408de8 <__fxstatat@plt+0x6c98>
  408fec:	ldp	x29, x30, [sp, #64]
  408ff0:	add	sp, sp, #0x50
  408ff4:	ret
  408ff8:	bl	401ea0 <abort@plt>
  408ffc:	sub	sp, sp, #0x50
  409000:	movi	v0.2d, #0x0
  409004:	cmp	w1, #0xa
  409008:	stp	x29, x30, [sp, #64]
  40900c:	add	x29, sp, #0x40
  409010:	str	xzr, [sp, #48]
  409014:	stp	q0, q0, [sp, #16]
  409018:	str	q0, [sp]
  40901c:	b.eq	409044 <__fxstatat@plt+0x6ef4>  // b.none
  409020:	mov	x8, x3
  409024:	str	w1, [sp]
  409028:	mov	x3, sp
  40902c:	mov	x1, x2
  409030:	mov	x2, x8
  409034:	bl	408de8 <__fxstatat@plt+0x6c98>
  409038:	ldp	x29, x30, [sp, #64]
  40903c:	add	sp, sp, #0x50
  409040:	ret
  409044:	bl	401ea0 <abort@plt>
  409048:	sub	sp, sp, #0x50
  40904c:	movi	v0.2d, #0x0
  409050:	cmp	w0, #0xa
  409054:	stp	x29, x30, [sp, #64]
  409058:	add	x29, sp, #0x40
  40905c:	str	xzr, [sp, #48]
  409060:	stp	q0, q0, [sp, #16]
  409064:	str	q0, [sp]
  409068:	b.eq	40908c <__fxstatat@plt+0x6f3c>  // b.none
  40906c:	str	w0, [sp]
  409070:	mov	x3, sp
  409074:	mov	x2, #0xffffffffffffffff    	// #-1
  409078:	mov	w0, wzr
  40907c:	bl	408de8 <__fxstatat@plt+0x6c98>
  409080:	ldp	x29, x30, [sp, #64]
  409084:	add	sp, sp, #0x50
  409088:	ret
  40908c:	bl	401ea0 <abort@plt>
  409090:	sub	sp, sp, #0x50
  409094:	movi	v0.2d, #0x0
  409098:	cmp	w0, #0xa
  40909c:	stp	x29, x30, [sp, #64]
  4090a0:	add	x29, sp, #0x40
  4090a4:	str	xzr, [sp, #48]
  4090a8:	stp	q0, q0, [sp, #16]
  4090ac:	str	q0, [sp]
  4090b0:	b.eq	4090d0 <__fxstatat@plt+0x6f80>  // b.none
  4090b4:	str	w0, [sp]
  4090b8:	mov	x3, sp
  4090bc:	mov	w0, wzr
  4090c0:	bl	408de8 <__fxstatat@plt+0x6c98>
  4090c4:	ldp	x29, x30, [sp, #64]
  4090c8:	add	sp, sp, #0x50
  4090cc:	ret
  4090d0:	bl	401ea0 <abort@plt>
  4090d4:	sub	sp, sp, #0x50
  4090d8:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  4090dc:	add	x9, x9, #0x670
  4090e0:	ldp	q0, q1, [x9]
  4090e4:	ubfx	w10, w2, #5, #3
  4090e8:	mov	x11, sp
  4090ec:	mov	x8, x1
  4090f0:	stp	q0, q1, [sp]
  4090f4:	ldr	q0, [x9, #32]
  4090f8:	ldr	x9, [x9, #48]
  4090fc:	mov	x1, x0
  409100:	mov	x3, sp
  409104:	str	q0, [sp, #32]
  409108:	str	x9, [sp, #48]
  40910c:	add	x9, x11, w10, uxtw #2
  409110:	ldr	w10, [x9, #8]
  409114:	mov	w0, wzr
  409118:	stp	x29, x30, [sp, #64]
  40911c:	add	x29, sp, #0x40
  409120:	lsr	w11, w10, w2
  409124:	mvn	w11, w11
  409128:	and	w11, w11, #0x1
  40912c:	lsl	w11, w11, w2
  409130:	eor	w10, w11, w10
  409134:	mov	x2, x8
  409138:	str	w10, [x9, #8]
  40913c:	bl	408de8 <__fxstatat@plt+0x6c98>
  409140:	ldp	x29, x30, [sp, #64]
  409144:	add	sp, sp, #0x50
  409148:	ret
  40914c:	sub	sp, sp, #0x50
  409150:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  409154:	add	x9, x9, #0x670
  409158:	ldp	q0, q1, [x9]
  40915c:	ubfx	w10, w1, #5, #3
  409160:	mov	x11, sp
  409164:	mov	x8, x0
  409168:	stp	q0, q1, [sp]
  40916c:	ldr	q0, [x9, #32]
  409170:	ldr	x9, [x9, #48]
  409174:	mov	x3, sp
  409178:	mov	x2, #0xffffffffffffffff    	// #-1
  40917c:	str	q0, [sp, #32]
  409180:	str	x9, [sp, #48]
  409184:	add	x9, x11, w10, uxtw #2
  409188:	ldr	w10, [x9, #8]
  40918c:	mov	w0, wzr
  409190:	stp	x29, x30, [sp, #64]
  409194:	add	x29, sp, #0x40
  409198:	lsr	w11, w10, w1
  40919c:	mvn	w11, w11
  4091a0:	and	w11, w11, #0x1
  4091a4:	lsl	w11, w11, w1
  4091a8:	eor	w10, w11, w10
  4091ac:	mov	x1, x8
  4091b0:	str	w10, [x9, #8]
  4091b4:	bl	408de8 <__fxstatat@plt+0x6c98>
  4091b8:	ldp	x29, x30, [sp, #64]
  4091bc:	add	sp, sp, #0x50
  4091c0:	ret
  4091c4:	sub	sp, sp, #0x50
  4091c8:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  4091cc:	add	x8, x8, #0x670
  4091d0:	ldp	q0, q1, [x8]
  4091d4:	ldr	q2, [x8, #32]
  4091d8:	ldr	x8, [x8, #48]
  4091dc:	mov	x1, x0
  4091e0:	stp	q0, q1, [sp]
  4091e4:	ldr	w9, [sp, #12]
  4091e8:	str	x8, [sp, #48]
  4091ec:	mov	x3, sp
  4091f0:	mov	x2, #0xffffffffffffffff    	// #-1
  4091f4:	orr	w8, w9, #0x4000000
  4091f8:	mov	w0, wzr
  4091fc:	stp	x29, x30, [sp, #64]
  409200:	add	x29, sp, #0x40
  409204:	str	q2, [sp, #32]
  409208:	str	w8, [sp, #12]
  40920c:	bl	408de8 <__fxstatat@plt+0x6c98>
  409210:	ldp	x29, x30, [sp, #64]
  409214:	add	sp, sp, #0x50
  409218:	ret
  40921c:	sub	sp, sp, #0x50
  409220:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  409224:	add	x8, x8, #0x670
  409228:	ldp	q0, q1, [x8]
  40922c:	ldr	q2, [x8, #32]
  409230:	ldr	x8, [x8, #48]
  409234:	mov	x2, x1
  409238:	stp	q0, q1, [sp]
  40923c:	ldr	w9, [sp, #12]
  409240:	mov	x1, x0
  409244:	str	x8, [sp, #48]
  409248:	mov	x3, sp
  40924c:	orr	w8, w9, #0x4000000
  409250:	mov	w0, wzr
  409254:	stp	x29, x30, [sp, #64]
  409258:	add	x29, sp, #0x40
  40925c:	str	q2, [sp, #32]
  409260:	str	w8, [sp, #12]
  409264:	bl	408de8 <__fxstatat@plt+0x6c98>
  409268:	ldp	x29, x30, [sp, #64]
  40926c:	add	sp, sp, #0x50
  409270:	ret
  409274:	sub	sp, sp, #0x80
  409278:	movi	v0.2d, #0x0
  40927c:	cmp	w1, #0xa
  409280:	stp	x29, x30, [sp, #112]
  409284:	add	x29, sp, #0x70
  409288:	str	wzr, [sp, #48]
  40928c:	stp	q0, q0, [sp, #16]
  409290:	str	q0, [sp]
  409294:	b.eq	4092e4 <__fxstatat@plt+0x7194>  // b.none
  409298:	ldp	q0, q1, [sp]
  40929c:	ldr	w9, [sp, #48]
  4092a0:	ldr	q2, [sp, #32]
  4092a4:	mov	x8, x2
  4092a8:	stur	q0, [sp, #60]
  4092ac:	ldr	w10, [sp, #68]
  4092b0:	str	w1, [sp, #56]
  4092b4:	str	w9, [sp, #108]
  4092b8:	add	x3, sp, #0x38
  4092bc:	orr	w9, w10, #0x4000000
  4092c0:	mov	x2, #0xffffffffffffffff    	// #-1
  4092c4:	mov	x1, x8
  4092c8:	stur	q1, [sp, #76]
  4092cc:	stur	q2, [sp, #92]
  4092d0:	str	w9, [sp, #68]
  4092d4:	bl	408de8 <__fxstatat@plt+0x6c98>
  4092d8:	ldp	x29, x30, [sp, #112]
  4092dc:	add	sp, sp, #0x80
  4092e0:	ret
  4092e4:	bl	401ea0 <abort@plt>
  4092e8:	sub	sp, sp, #0x50
  4092ec:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  4092f0:	add	x9, x9, #0x670
  4092f4:	ldp	q0, q1, [x9]
  4092f8:	ldr	q2, [x9, #32]
  4092fc:	ldr	x9, [x9, #48]
  409300:	mov	w10, #0xa                   	// #10
  409304:	stp	x29, x30, [sp, #64]
  409308:	add	x29, sp, #0x40
  40930c:	stp	q0, q1, [sp]
  409310:	str	q2, [sp, #32]
  409314:	str	x9, [sp, #48]
  409318:	str	w10, [sp]
  40931c:	cbz	x1, 409348 <__fxstatat@plt+0x71f8>
  409320:	cbz	x2, 409348 <__fxstatat@plt+0x71f8>
  409324:	mov	x8, x3
  409328:	stp	x1, x2, [sp, #40]
  40932c:	mov	x3, sp
  409330:	mov	x2, #0xffffffffffffffff    	// #-1
  409334:	mov	x1, x8
  409338:	bl	408de8 <__fxstatat@plt+0x6c98>
  40933c:	ldp	x29, x30, [sp, #64]
  409340:	add	sp, sp, #0x50
  409344:	ret
  409348:	bl	401ea0 <abort@plt>
  40934c:	sub	sp, sp, #0x50
  409350:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  409354:	add	x9, x9, #0x670
  409358:	ldp	q0, q1, [x9]
  40935c:	ldr	x10, [x9, #48]
  409360:	stp	x29, x30, [sp, #64]
  409364:	add	x29, sp, #0x40
  409368:	stp	q0, q1, [sp]
  40936c:	ldr	q0, [x9, #32]
  409370:	mov	w9, #0xa                   	// #10
  409374:	str	x10, [sp, #48]
  409378:	str	w9, [sp]
  40937c:	str	q0, [sp, #32]
  409380:	cbz	x1, 4093ac <__fxstatat@plt+0x725c>
  409384:	cbz	x2, 4093ac <__fxstatat@plt+0x725c>
  409388:	mov	x8, x3
  40938c:	stp	x1, x2, [sp, #40]
  409390:	mov	x3, sp
  409394:	mov	x1, x8
  409398:	mov	x2, x4
  40939c:	bl	408de8 <__fxstatat@plt+0x6c98>
  4093a0:	ldp	x29, x30, [sp, #64]
  4093a4:	add	sp, sp, #0x50
  4093a8:	ret
  4093ac:	bl	401ea0 <abort@plt>
  4093b0:	sub	sp, sp, #0x50
  4093b4:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  4093b8:	add	x9, x9, #0x670
  4093bc:	ldp	q0, q1, [x9]
  4093c0:	ldr	q2, [x9, #32]
  4093c4:	ldr	x9, [x9, #48]
  4093c8:	mov	w10, #0xa                   	// #10
  4093cc:	stp	x29, x30, [sp, #64]
  4093d0:	add	x29, sp, #0x40
  4093d4:	stp	q0, q1, [sp]
  4093d8:	str	q2, [sp, #32]
  4093dc:	str	x9, [sp, #48]
  4093e0:	str	w10, [sp]
  4093e4:	cbz	x0, 409414 <__fxstatat@plt+0x72c4>
  4093e8:	cbz	x1, 409414 <__fxstatat@plt+0x72c4>
  4093ec:	mov	x8, x2
  4093f0:	stp	x0, x1, [sp, #40]
  4093f4:	mov	x3, sp
  4093f8:	mov	x2, #0xffffffffffffffff    	// #-1
  4093fc:	mov	w0, wzr
  409400:	mov	x1, x8
  409404:	bl	408de8 <__fxstatat@plt+0x6c98>
  409408:	ldp	x29, x30, [sp, #64]
  40940c:	add	sp, sp, #0x50
  409410:	ret
  409414:	bl	401ea0 <abort@plt>
  409418:	sub	sp, sp, #0x50
  40941c:	adrp	x9, 420000 <__fxstatat@plt+0x1deb0>
  409420:	add	x9, x9, #0x670
  409424:	ldp	q0, q1, [x9]
  409428:	ldr	q2, [x9, #32]
  40942c:	ldr	x9, [x9, #48]
  409430:	mov	w10, #0xa                   	// #10
  409434:	stp	x29, x30, [sp, #64]
  409438:	add	x29, sp, #0x40
  40943c:	stp	q0, q1, [sp]
  409440:	str	q2, [sp, #32]
  409444:	str	x9, [sp, #48]
  409448:	str	w10, [sp]
  40944c:	cbz	x0, 40947c <__fxstatat@plt+0x732c>
  409450:	cbz	x1, 40947c <__fxstatat@plt+0x732c>
  409454:	mov	x8, x3
  409458:	stp	x0, x1, [sp, #40]
  40945c:	mov	x3, sp
  409460:	mov	w0, wzr
  409464:	mov	x1, x2
  409468:	mov	x2, x8
  40946c:	bl	408de8 <__fxstatat@plt+0x6c98>
  409470:	ldp	x29, x30, [sp, #64]
  409474:	add	sp, sp, #0x50
  409478:	ret
  40947c:	bl	401ea0 <abort@plt>
  409480:	adrp	x3, 420000 <__fxstatat@plt+0x1deb0>
  409484:	add	x3, x3, #0x540
  409488:	b	408de8 <__fxstatat@plt+0x6c98>
  40948c:	adrp	x3, 420000 <__fxstatat@plt+0x1deb0>
  409490:	mov	x2, x1
  409494:	add	x3, x3, #0x540
  409498:	mov	x1, x0
  40949c:	mov	w0, wzr
  4094a0:	b	408de8 <__fxstatat@plt+0x6c98>
  4094a4:	adrp	x3, 420000 <__fxstatat@plt+0x1deb0>
  4094a8:	add	x3, x3, #0x540
  4094ac:	mov	x2, #0xffffffffffffffff    	// #-1
  4094b0:	b	408de8 <__fxstatat@plt+0x6c98>
  4094b4:	adrp	x3, 420000 <__fxstatat@plt+0x1deb0>
  4094b8:	add	x3, x3, #0x540
  4094bc:	mov	x2, #0xffffffffffffffff    	// #-1
  4094c0:	mov	x1, x0
  4094c4:	mov	w0, wzr
  4094c8:	b	408de8 <__fxstatat@plt+0x6c98>
  4094cc:	stp	x29, x30, [sp, #-32]!
  4094d0:	stp	x20, x19, [sp, #16]
  4094d4:	mov	x20, x0
  4094d8:	mov	w19, w1
  4094dc:	mov	w2, #0x5                   	// #5
  4094e0:	mov	x0, xzr
  4094e4:	mov	x1, x20
  4094e8:	mov	x29, sp
  4094ec:	bl	402070 <dcgettext@plt>
  4094f0:	cmp	x0, x20
  4094f4:	b.ne	4095d8 <__fxstatat@plt+0x7488>  // b.any
  4094f8:	bl	40bbe8 <__fxstatat@plt+0x9a98>
  4094fc:	ldrb	w8, [x0]
  409500:	and	w8, w8, #0xffffffdf
  409504:	cmp	w8, #0x47
  409508:	b.eq	40956c <__fxstatat@plt+0x741c>  // b.none
  40950c:	cmp	w8, #0x55
  409510:	b.ne	4095c0 <__fxstatat@plt+0x7470>  // b.any
  409514:	ldrb	w8, [x0, #1]
  409518:	and	w8, w8, #0xffffffdf
  40951c:	cmp	w8, #0x54
  409520:	b.ne	4095c0 <__fxstatat@plt+0x7470>  // b.any
  409524:	ldrb	w8, [x0, #2]
  409528:	and	w8, w8, #0xffffffdf
  40952c:	cmp	w8, #0x46
  409530:	b.ne	4095c0 <__fxstatat@plt+0x7470>  // b.any
  409534:	ldrb	w8, [x0, #3]
  409538:	cmp	w8, #0x2d
  40953c:	b.ne	4095c0 <__fxstatat@plt+0x7470>  // b.any
  409540:	ldrb	w8, [x0, #4]
  409544:	cmp	w8, #0x38
  409548:	b.ne	4095c0 <__fxstatat@plt+0x7470>  // b.any
  40954c:	ldrb	w8, [x0, #5]
  409550:	cbnz	w8, 4095c0 <__fxstatat@plt+0x7470>
  409554:	ldrb	w8, [x20]
  409558:	adrp	x9, 40e000 <__fxstatat@plt+0xbeb0>
  40955c:	adrp	x10, 40e000 <__fxstatat@plt+0xbeb0>
  409560:	add	x9, x9, #0xdd2
  409564:	add	x10, x10, #0xdce
  409568:	b	4095f8 <__fxstatat@plt+0x74a8>
  40956c:	ldrb	w8, [x0, #1]
  409570:	and	w8, w8, #0xffffffdf
  409574:	cmp	w8, #0x42
  409578:	b.ne	4095c0 <__fxstatat@plt+0x7470>  // b.any
  40957c:	ldrb	w8, [x0, #2]
  409580:	cmp	w8, #0x31
  409584:	b.ne	4095c0 <__fxstatat@plt+0x7470>  // b.any
  409588:	ldrb	w8, [x0, #3]
  40958c:	cmp	w8, #0x38
  409590:	b.ne	4095c0 <__fxstatat@plt+0x7470>  // b.any
  409594:	ldrb	w8, [x0, #4]
  409598:	cmp	w8, #0x30
  40959c:	b.ne	4095c0 <__fxstatat@plt+0x7470>  // b.any
  4095a0:	ldrb	w8, [x0, #5]
  4095a4:	cmp	w8, #0x33
  4095a8:	b.ne	4095c0 <__fxstatat@plt+0x7470>  // b.any
  4095ac:	ldrb	w8, [x0, #6]
  4095b0:	cmp	w8, #0x30
  4095b4:	b.ne	4095c0 <__fxstatat@plt+0x7470>  // b.any
  4095b8:	ldrb	w8, [x0, #7]
  4095bc:	cbz	w8, 4095e4 <__fxstatat@plt+0x7494>
  4095c0:	adrp	x8, 40f000 <__fxstatat@plt+0xceb0>
  4095c4:	adrp	x9, 40e000 <__fxstatat@plt+0xbeb0>
  4095c8:	add	x8, x8, #0x289
  4095cc:	add	x9, x9, #0x773
  4095d0:	cmp	w19, #0x9
  4095d4:	csel	x0, x9, x8, eq  // eq = none
  4095d8:	ldp	x20, x19, [sp, #16]
  4095dc:	ldp	x29, x30, [sp], #32
  4095e0:	ret
  4095e4:	ldrb	w8, [x20]
  4095e8:	adrp	x9, 40e000 <__fxstatat@plt+0xbeb0>
  4095ec:	adrp	x10, 40e000 <__fxstatat@plt+0xbeb0>
  4095f0:	add	x9, x9, #0xdda
  4095f4:	add	x10, x10, #0xdd6
  4095f8:	cmp	w8, #0x60
  4095fc:	csel	x0, x10, x9, eq  // eq = none
  409600:	b	4095d8 <__fxstatat@plt+0x7488>
  409604:	mov	x8, x0
  409608:	mov	w0, #0xffffff9c            	// #-100
  40960c:	mov	w2, #0xffffff9c            	// #-100
  409610:	mov	x3, x1
  409614:	mov	x1, x8
  409618:	b	40961c <__fxstatat@plt+0x74cc>
  40961c:	sub	sp, sp, #0x150
  409620:	stp	x22, x21, [sp, #304]
  409624:	mov	w21, w0
  409628:	mov	x0, x1
  40962c:	stp	x29, x30, [sp, #256]
  409630:	stp	x28, x25, [sp, #272]
  409634:	stp	x24, x23, [sp, #288]
  409638:	stp	x20, x19, [sp, #320]
  40963c:	add	x29, sp, #0x100
  409640:	mov	x20, x3
  409644:	mov	w19, w2
  409648:	mov	x22, x1
  40964c:	bl	405a44 <__fxstatat@plt+0x38f4>
  409650:	mov	x23, x0
  409654:	mov	x0, x20
  409658:	bl	405a44 <__fxstatat@plt+0x38f4>
  40965c:	mov	x24, x0
  409660:	mov	x0, x23
  409664:	bl	405a90 <__fxstatat@plt+0x3940>
  409668:	mov	x25, x0
  40966c:	mov	x0, x24
  409670:	bl	405a90 <__fxstatat@plt+0x3940>
  409674:	cmp	x25, x0
  409678:	b.ne	409690 <__fxstatat@plt+0x7540>  // b.any
  40967c:	mov	x0, x23
  409680:	mov	x1, x24
  409684:	mov	x2, x25
  409688:	bl	401e40 <bcmp@plt>
  40968c:	cbz	w0, 4096b4 <__fxstatat@plt+0x7564>
  409690:	mov	w19, wzr
  409694:	mov	w0, w19
  409698:	ldp	x20, x19, [sp, #320]
  40969c:	ldp	x22, x21, [sp, #304]
  4096a0:	ldp	x24, x23, [sp, #288]
  4096a4:	ldp	x28, x25, [sp, #272]
  4096a8:	ldp	x29, x30, [sp, #256]
  4096ac:	add	sp, sp, #0x150
  4096b0:	ret
  4096b4:	mov	x0, x22
  4096b8:	bl	405938 <__fxstatat@plt+0x37e8>
  4096bc:	mov	x22, x0
  4096c0:	add	x3, sp, #0x80
  4096c4:	mov	w4, #0x100                 	// #256
  4096c8:	mov	w0, wzr
  4096cc:	mov	w1, w21
  4096d0:	mov	x2, x22
  4096d4:	bl	402150 <__fxstatat@plt>
  4096d8:	cbz	w0, 4096f8 <__fxstatat@plt+0x75a8>
  4096dc:	bl	4020f0 <__errno_location@plt>
  4096e0:	ldr	w1, [x0]
  4096e4:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  4096e8:	add	x2, x2, #0x407
  4096ec:	mov	w0, #0x1                   	// #1
  4096f0:	mov	x3, x22
  4096f4:	bl	401c80 <error@plt>
  4096f8:	mov	x0, x22
  4096fc:	bl	401f70 <free@plt>
  409700:	mov	x0, x20
  409704:	bl	405938 <__fxstatat@plt+0x37e8>
  409708:	mov	x20, x0
  40970c:	mov	x3, sp
  409710:	mov	w4, #0x100                 	// #256
  409714:	mov	w0, wzr
  409718:	mov	w1, w19
  40971c:	mov	x2, x20
  409720:	bl	402150 <__fxstatat@plt>
  409724:	cbz	w0, 409744 <__fxstatat@plt+0x75f4>
  409728:	bl	4020f0 <__errno_location@plt>
  40972c:	ldr	w1, [x0]
  409730:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  409734:	add	x2, x2, #0x407
  409738:	mov	w0, #0x1                   	// #1
  40973c:	mov	x3, x20
  409740:	bl	401c80 <error@plt>
  409744:	ldp	x11, x8, [sp]
  409748:	ldp	x10, x9, [sp, #128]
  40974c:	mov	x0, x20
  409750:	cmp	x9, x8
  409754:	cset	w8, eq  // eq = none
  409758:	cmp	x10, x11
  40975c:	cset	w9, eq  // eq = none
  409760:	and	w19, w8, w9
  409764:	bl	401f70 <free@plt>
  409768:	b	409694 <__fxstatat@plt+0x7544>
  40976c:	stp	x29, x30, [sp, #-32]!
  409770:	str	x19, [sp, #16]
  409774:	mov	x19, x0
  409778:	str	xzr, [x0, #8]
  40977c:	adrp	x0, 40e000 <__fxstatat@plt+0xbeb0>
  409780:	add	x0, x0, #0xa08
  409784:	mov	w1, #0x80000               	// #524288
  409788:	mov	x29, sp
  40978c:	bl	40bab8 <__fxstatat@plt+0x9968>
  409790:	str	w0, [x19]
  409794:	tbnz	w0, #31, 4097a0 <__fxstatat@plt+0x7650>
  409798:	mov	w0, wzr
  40979c:	b	4097b8 <__fxstatat@plt+0x7668>
  4097a0:	mov	x0, xzr
  4097a4:	mov	x1, xzr
  4097a8:	bl	401c30 <getcwd@plt>
  4097ac:	cmp	x0, #0x0
  4097b0:	str	x0, [x19, #8]
  4097b4:	csetm	w0, eq  // eq = none
  4097b8:	ldr	x19, [sp, #16]
  4097bc:	ldp	x29, x30, [sp], #32
  4097c0:	ret
  4097c4:	mov	x8, x0
  4097c8:	ldr	w0, [x0]
  4097cc:	tbnz	w0, #31, 4097d4 <__fxstatat@plt+0x7684>
  4097d0:	b	401c90 <fchdir@plt>
  4097d4:	ldr	x0, [x8, #8]
  4097d8:	b	40a76c <__fxstatat@plt+0x861c>
  4097dc:	stp	x29, x30, [sp, #-32]!
  4097e0:	str	x19, [sp, #16]
  4097e4:	mov	x19, x0
  4097e8:	ldr	w0, [x0]
  4097ec:	mov	x29, sp
  4097f0:	tbnz	w0, #31, 4097f8 <__fxstatat@plt+0x76a8>
  4097f4:	bl	401e70 <close@plt>
  4097f8:	ldr	x0, [x19, #8]
  4097fc:	ldr	x19, [sp, #16]
  409800:	ldp	x29, x30, [sp], #32
  409804:	b	401f70 <free@plt>
  409808:	sub	sp, sp, #0x50
  40980c:	str	x21, [sp, #48]
  409810:	stp	x20, x19, [sp, #64]
  409814:	mov	x21, x5
  409818:	mov	x20, x4
  40981c:	mov	x5, x3
  409820:	mov	x4, x2
  409824:	mov	x19, x0
  409828:	stp	x29, x30, [sp, #32]
  40982c:	add	x29, sp, #0x20
  409830:	cbz	x1, 409850 <__fxstatat@plt+0x7700>
  409834:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  409838:	mov	x3, x1
  40983c:	add	x2, x2, #0xde7
  409840:	mov	w1, #0x1                   	// #1
  409844:	mov	x0, x19
  409848:	bl	401f20 <__fprintf_chk@plt>
  40984c:	b	40986c <__fxstatat@plt+0x771c>
  409850:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  409854:	add	x2, x2, #0xdf3
  409858:	mov	w1, #0x1                   	// #1
  40985c:	mov	x0, x19
  409860:	mov	x3, x4
  409864:	mov	x4, x5
  409868:	bl	401f20 <__fprintf_chk@plt>
  40986c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  409870:	add	x1, x1, #0xdfa
  409874:	mov	w2, #0x5                   	// #5
  409878:	mov	x0, xzr
  40987c:	bl	402070 <dcgettext@plt>
  409880:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  409884:	mov	x3, x0
  409888:	add	x2, x2, #0xc5
  40988c:	mov	w1, #0x1                   	// #1
  409890:	mov	w4, #0x7e3                 	// #2019
  409894:	mov	x0, x19
  409898:	bl	401f20 <__fprintf_chk@plt>
  40989c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4098a0:	add	x1, x1, #0xdfe
  4098a4:	mov	w2, #0x5                   	// #5
  4098a8:	mov	x0, xzr
  4098ac:	bl	402070 <dcgettext@plt>
  4098b0:	mov	x1, x19
  4098b4:	bl	402090 <fputs_unlocked@plt>
  4098b8:	cmp	x21, #0x9
  4098bc:	b.hi	409910 <__fxstatat@plt+0x77c0>  // b.pmore
  4098c0:	adrp	x8, 40e000 <__fxstatat@plt+0xbeb0>
  4098c4:	add	x8, x8, #0xddd
  4098c8:	adr	x9, 4098d8 <__fxstatat@plt+0x7788>
  4098cc:	ldrb	w10, [x8, x21]
  4098d0:	add	x9, x9, x10, lsl #2
  4098d4:	br	x9
  4098d8:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4098dc:	add	x1, x1, #0xeca
  4098e0:	mov	w2, #0x5                   	// #5
  4098e4:	mov	x0, xzr
  4098e8:	bl	402070 <dcgettext@plt>
  4098ec:	ldr	x3, [x20]
  4098f0:	mov	x2, x0
  4098f4:	mov	x0, x19
  4098f8:	ldp	x20, x19, [sp, #64]
  4098fc:	ldr	x21, [sp, #48]
  409900:	ldp	x29, x30, [sp, #32]
  409904:	mov	w1, #0x1                   	// #1
  409908:	add	sp, sp, #0x50
  40990c:	b	401f20 <__fprintf_chk@plt>
  409910:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  409914:	add	x1, x1, #0x9
  409918:	b	409a74 <__fxstatat@plt+0x7924>
  40991c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  409920:	add	x1, x1, #0xeda
  409924:	mov	w2, #0x5                   	// #5
  409928:	mov	x0, xzr
  40992c:	bl	402070 <dcgettext@plt>
  409930:	ldp	x3, x4, [x20]
  409934:	mov	x2, x0
  409938:	mov	x0, x19
  40993c:	ldp	x20, x19, [sp, #64]
  409940:	ldr	x21, [sp, #48]
  409944:	ldp	x29, x30, [sp, #32]
  409948:	mov	w1, #0x1                   	// #1
  40994c:	add	sp, sp, #0x50
  409950:	b	401f20 <__fprintf_chk@plt>
  409954:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  409958:	add	x1, x1, #0xef1
  40995c:	mov	w2, #0x5                   	// #5
  409960:	mov	x0, xzr
  409964:	bl	402070 <dcgettext@plt>
  409968:	ldp	x3, x4, [x20]
  40996c:	ldr	x5, [x20, #16]
  409970:	mov	x2, x0
  409974:	mov	x0, x19
  409978:	ldp	x20, x19, [sp, #64]
  40997c:	ldr	x21, [sp, #48]
  409980:	ldp	x29, x30, [sp, #32]
  409984:	mov	w1, #0x1                   	// #1
  409988:	add	sp, sp, #0x50
  40998c:	b	401f20 <__fprintf_chk@plt>
  409990:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  409994:	add	x1, x1, #0xf0d
  409998:	mov	w2, #0x5                   	// #5
  40999c:	mov	x0, xzr
  4099a0:	bl	402070 <dcgettext@plt>
  4099a4:	ldp	x3, x4, [x20]
  4099a8:	ldp	x5, x6, [x20, #16]
  4099ac:	mov	x2, x0
  4099b0:	mov	x0, x19
  4099b4:	ldp	x20, x19, [sp, #64]
  4099b8:	ldr	x21, [sp, #48]
  4099bc:	ldp	x29, x30, [sp, #32]
  4099c0:	mov	w1, #0x1                   	// #1
  4099c4:	add	sp, sp, #0x50
  4099c8:	b	401f20 <__fprintf_chk@plt>
  4099cc:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  4099d0:	add	x1, x1, #0xf2d
  4099d4:	mov	w2, #0x5                   	// #5
  4099d8:	mov	x0, xzr
  4099dc:	bl	402070 <dcgettext@plt>
  4099e0:	ldp	x3, x4, [x20]
  4099e4:	ldp	x5, x6, [x20, #16]
  4099e8:	ldr	x7, [x20, #32]
  4099ec:	mov	x2, x0
  4099f0:	mov	x0, x19
  4099f4:	ldp	x20, x19, [sp, #64]
  4099f8:	ldr	x21, [sp, #48]
  4099fc:	ldp	x29, x30, [sp, #32]
  409a00:	mov	w1, #0x1                   	// #1
  409a04:	add	sp, sp, #0x50
  409a08:	b	401f20 <__fprintf_chk@plt>
  409a0c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  409a10:	add	x1, x1, #0xf51
  409a14:	mov	w2, #0x5                   	// #5
  409a18:	mov	x0, xzr
  409a1c:	bl	402070 <dcgettext@plt>
  409a20:	ldp	x3, x4, [x20]
  409a24:	ldp	x5, x6, [x20, #16]
  409a28:	ldp	x7, x8, [x20, #32]
  409a2c:	mov	x2, x0
  409a30:	b	409a60 <__fxstatat@plt+0x7910>
  409a34:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  409a38:	add	x1, x1, #0xf79
  409a3c:	mov	w2, #0x5                   	// #5
  409a40:	mov	x0, xzr
  409a44:	bl	402070 <dcgettext@plt>
  409a48:	ldr	x9, [x20, #48]
  409a4c:	ldp	x3, x4, [x20]
  409a50:	ldp	x5, x6, [x20, #16]
  409a54:	ldp	x7, x8, [x20, #32]
  409a58:	mov	x2, x0
  409a5c:	str	x9, [sp, #8]
  409a60:	mov	w1, #0x1                   	// #1
  409a64:	str	x8, [sp]
  409a68:	b	409ad8 <__fxstatat@plt+0x7988>
  409a6c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  409a70:	add	x1, x1, #0xfd5
  409a74:	mov	w2, #0x5                   	// #5
  409a78:	mov	x0, xzr
  409a7c:	bl	402070 <dcgettext@plt>
  409a80:	ldp	x8, x9, [x20, #56]
  409a84:	ldp	x3, x4, [x20]
  409a88:	ldp	x5, x6, [x20, #16]
  409a8c:	ldr	x7, [x20, #32]
  409a90:	ldur	q0, [x20, #40]
  409a94:	mov	x2, x0
  409a98:	str	x9, [sp, #24]
  409a9c:	b	409acc <__fxstatat@plt+0x797c>
  409aa0:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  409aa4:	add	x1, x1, #0xfa5
  409aa8:	mov	w2, #0x5                   	// #5
  409aac:	mov	x0, xzr
  409ab0:	bl	402070 <dcgettext@plt>
  409ab4:	ldp	x3, x4, [x20]
  409ab8:	ldp	x5, x6, [x20, #16]
  409abc:	ldr	x7, [x20, #32]
  409ac0:	ldur	q0, [x20, #40]
  409ac4:	ldr	x8, [x20, #56]
  409ac8:	mov	x2, x0
  409acc:	str	x8, [sp, #16]
  409ad0:	mov	w1, #0x1                   	// #1
  409ad4:	str	q0, [sp]
  409ad8:	mov	x0, x19
  409adc:	bl	401f20 <__fprintf_chk@plt>
  409ae0:	ldp	x20, x19, [sp, #64]
  409ae4:	ldr	x21, [sp, #48]
  409ae8:	ldp	x29, x30, [sp, #32]
  409aec:	add	sp, sp, #0x50
  409af0:	ret
  409af4:	mov	x8, xzr
  409af8:	ldr	x9, [x4, x8, lsl #3]
  409afc:	add	x8, x8, #0x1
  409b00:	cbnz	x9, 409af8 <__fxstatat@plt+0x79a8>
  409b04:	sub	x5, x8, #0x1
  409b08:	b	409808 <__fxstatat@plt+0x76b8>
  409b0c:	sub	sp, sp, #0x60
  409b10:	stp	x29, x30, [sp, #80]
  409b14:	ldr	w9, [x4, #24]
  409b18:	add	x29, sp, #0x50
  409b1c:	mov	w8, w9
  409b20:	tbz	w9, #31, 409b44 <__fxstatat@plt+0x79f4>
  409b24:	add	w8, w9, #0x8
  409b28:	cmn	w9, #0x8
  409b2c:	str	w8, [x4, #24]
  409b30:	b.gt	409b44 <__fxstatat@plt+0x79f4>
  409b34:	ldr	x10, [x4, #8]
  409b38:	sxtw	x9, w9
  409b3c:	add	x9, x10, x9
  409b40:	b	409b50 <__fxstatat@plt+0x7a00>
  409b44:	ldr	x9, [x4]
  409b48:	add	x10, x9, #0x8
  409b4c:	str	x10, [x4]
  409b50:	ldr	x9, [x9]
  409b54:	str	x9, [sp]
  409b58:	cbz	x9, 409b68 <__fxstatat@plt+0x7a18>
  409b5c:	tbnz	w8, #31, 409b70 <__fxstatat@plt+0x7a20>
  409b60:	mov	w9, w8
  409b64:	b	409b8c <__fxstatat@plt+0x7a3c>
  409b68:	mov	x5, xzr
  409b6c:	b	409de4 <__fxstatat@plt+0x7c94>
  409b70:	add	w9, w8, #0x8
  409b74:	cmn	w8, #0x8
  409b78:	str	w9, [x4, #24]
  409b7c:	b.gt	409b8c <__fxstatat@plt+0x7a3c>
  409b80:	ldr	x10, [x4, #8]
  409b84:	add	x8, x10, w8, sxtw
  409b88:	b	409b98 <__fxstatat@plt+0x7a48>
  409b8c:	ldr	x8, [x4]
  409b90:	add	x10, x8, #0x8
  409b94:	str	x10, [x4]
  409b98:	ldr	x8, [x8]
  409b9c:	str	x8, [sp, #8]
  409ba0:	cbz	x8, 409bb0 <__fxstatat@plt+0x7a60>
  409ba4:	tbnz	w9, #31, 409bb8 <__fxstatat@plt+0x7a68>
  409ba8:	mov	w8, w9
  409bac:	b	409bd4 <__fxstatat@plt+0x7a84>
  409bb0:	mov	w5, #0x1                   	// #1
  409bb4:	b	409de4 <__fxstatat@plt+0x7c94>
  409bb8:	add	w8, w9, #0x8
  409bbc:	cmn	w9, #0x8
  409bc0:	str	w8, [x4, #24]
  409bc4:	b.gt	409bd4 <__fxstatat@plt+0x7a84>
  409bc8:	ldr	x10, [x4, #8]
  409bcc:	add	x9, x10, w9, sxtw
  409bd0:	b	409be0 <__fxstatat@plt+0x7a90>
  409bd4:	ldr	x9, [x4]
  409bd8:	add	x10, x9, #0x8
  409bdc:	str	x10, [x4]
  409be0:	ldr	x9, [x9]
  409be4:	str	x9, [sp, #16]
  409be8:	cbz	x9, 409bf8 <__fxstatat@plt+0x7aa8>
  409bec:	tbnz	w8, #31, 409c00 <__fxstatat@plt+0x7ab0>
  409bf0:	mov	w9, w8
  409bf4:	b	409c1c <__fxstatat@plt+0x7acc>
  409bf8:	mov	w5, #0x2                   	// #2
  409bfc:	b	409de4 <__fxstatat@plt+0x7c94>
  409c00:	add	w9, w8, #0x8
  409c04:	cmn	w8, #0x8
  409c08:	str	w9, [x4, #24]
  409c0c:	b.gt	409c1c <__fxstatat@plt+0x7acc>
  409c10:	ldr	x10, [x4, #8]
  409c14:	add	x8, x10, w8, sxtw
  409c18:	b	409c28 <__fxstatat@plt+0x7ad8>
  409c1c:	ldr	x8, [x4]
  409c20:	add	x10, x8, #0x8
  409c24:	str	x10, [x4]
  409c28:	ldr	x8, [x8]
  409c2c:	str	x8, [sp, #24]
  409c30:	cbz	x8, 409c40 <__fxstatat@plt+0x7af0>
  409c34:	tbnz	w9, #31, 409c48 <__fxstatat@plt+0x7af8>
  409c38:	mov	w8, w9
  409c3c:	b	409c64 <__fxstatat@plt+0x7b14>
  409c40:	mov	w5, #0x3                   	// #3
  409c44:	b	409de4 <__fxstatat@plt+0x7c94>
  409c48:	add	w8, w9, #0x8
  409c4c:	cmn	w9, #0x8
  409c50:	str	w8, [x4, #24]
  409c54:	b.gt	409c64 <__fxstatat@plt+0x7b14>
  409c58:	ldr	x10, [x4, #8]
  409c5c:	add	x9, x10, w9, sxtw
  409c60:	b	409c70 <__fxstatat@plt+0x7b20>
  409c64:	ldr	x9, [x4]
  409c68:	add	x10, x9, #0x8
  409c6c:	str	x10, [x4]
  409c70:	ldr	x9, [x9]
  409c74:	str	x9, [sp, #32]
  409c78:	cbz	x9, 409c88 <__fxstatat@plt+0x7b38>
  409c7c:	tbnz	w8, #31, 409c90 <__fxstatat@plt+0x7b40>
  409c80:	mov	w9, w8
  409c84:	b	409cac <__fxstatat@plt+0x7b5c>
  409c88:	mov	w5, #0x4                   	// #4
  409c8c:	b	409de4 <__fxstatat@plt+0x7c94>
  409c90:	add	w9, w8, #0x8
  409c94:	cmn	w8, #0x8
  409c98:	str	w9, [x4, #24]
  409c9c:	b.gt	409cac <__fxstatat@plt+0x7b5c>
  409ca0:	ldr	x10, [x4, #8]
  409ca4:	add	x8, x10, w8, sxtw
  409ca8:	b	409cb8 <__fxstatat@plt+0x7b68>
  409cac:	ldr	x8, [x4]
  409cb0:	add	x10, x8, #0x8
  409cb4:	str	x10, [x4]
  409cb8:	ldr	x8, [x8]
  409cbc:	str	x8, [sp, #40]
  409cc0:	cbz	x8, 409cd0 <__fxstatat@plt+0x7b80>
  409cc4:	tbnz	w9, #31, 409cd8 <__fxstatat@plt+0x7b88>
  409cc8:	mov	w8, w9
  409ccc:	b	409cf4 <__fxstatat@plt+0x7ba4>
  409cd0:	mov	w5, #0x5                   	// #5
  409cd4:	b	409de4 <__fxstatat@plt+0x7c94>
  409cd8:	add	w8, w9, #0x8
  409cdc:	cmn	w9, #0x8
  409ce0:	str	w8, [x4, #24]
  409ce4:	b.gt	409cf4 <__fxstatat@plt+0x7ba4>
  409ce8:	ldr	x10, [x4, #8]
  409cec:	add	x9, x10, w9, sxtw
  409cf0:	b	409d00 <__fxstatat@plt+0x7bb0>
  409cf4:	ldr	x9, [x4]
  409cf8:	add	x10, x9, #0x8
  409cfc:	str	x10, [x4]
  409d00:	ldr	x9, [x9]
  409d04:	str	x9, [sp, #48]
  409d08:	cbz	x9, 409d18 <__fxstatat@plt+0x7bc8>
  409d0c:	tbnz	w8, #31, 409d20 <__fxstatat@plt+0x7bd0>
  409d10:	mov	w9, w8
  409d14:	b	409d3c <__fxstatat@plt+0x7bec>
  409d18:	mov	w5, #0x6                   	// #6
  409d1c:	b	409de4 <__fxstatat@plt+0x7c94>
  409d20:	add	w9, w8, #0x8
  409d24:	cmn	w8, #0x8
  409d28:	str	w9, [x4, #24]
  409d2c:	b.gt	409d3c <__fxstatat@plt+0x7bec>
  409d30:	ldr	x10, [x4, #8]
  409d34:	add	x8, x10, w8, sxtw
  409d38:	b	409d48 <__fxstatat@plt+0x7bf8>
  409d3c:	ldr	x8, [x4]
  409d40:	add	x10, x8, #0x8
  409d44:	str	x10, [x4]
  409d48:	ldr	x8, [x8]
  409d4c:	str	x8, [sp, #56]
  409d50:	cbz	x8, 409d60 <__fxstatat@plt+0x7c10>
  409d54:	tbnz	w9, #31, 409d68 <__fxstatat@plt+0x7c18>
  409d58:	mov	w8, w9
  409d5c:	b	409d84 <__fxstatat@plt+0x7c34>
  409d60:	mov	w5, #0x7                   	// #7
  409d64:	b	409de4 <__fxstatat@plt+0x7c94>
  409d68:	add	w8, w9, #0x8
  409d6c:	cmn	w9, #0x8
  409d70:	str	w8, [x4, #24]
  409d74:	b.gt	409d84 <__fxstatat@plt+0x7c34>
  409d78:	ldr	x10, [x4, #8]
  409d7c:	add	x9, x10, w9, sxtw
  409d80:	b	409d90 <__fxstatat@plt+0x7c40>
  409d84:	ldr	x9, [x4]
  409d88:	add	x10, x9, #0x8
  409d8c:	str	x10, [x4]
  409d90:	ldr	x9, [x9]
  409d94:	str	x9, [sp, #64]
  409d98:	cbz	x9, 409de0 <__fxstatat@plt+0x7c90>
  409d9c:	tbz	w8, #31, 409dbc <__fxstatat@plt+0x7c6c>
  409da0:	add	w9, w8, #0x8
  409da4:	cmn	w8, #0x8
  409da8:	str	w9, [x4, #24]
  409dac:	b.gt	409dbc <__fxstatat@plt+0x7c6c>
  409db0:	ldr	x9, [x4, #8]
  409db4:	add	x8, x9, w8, sxtw
  409db8:	b	409dc8 <__fxstatat@plt+0x7c78>
  409dbc:	ldr	x8, [x4]
  409dc0:	add	x9, x8, #0x8
  409dc4:	str	x9, [x4]
  409dc8:	ldr	x8, [x8]
  409dcc:	str	x8, [sp, #72]
  409dd0:	cmp	x8, #0x0
  409dd4:	mov	w8, #0x9                   	// #9
  409dd8:	cinc	x5, x8, ne  // ne = any
  409ddc:	b	409de4 <__fxstatat@plt+0x7c94>
  409de0:	mov	w5, #0x8                   	// #8
  409de4:	mov	x4, sp
  409de8:	bl	409808 <__fxstatat@plt+0x76b8>
  409dec:	ldp	x29, x30, [sp, #80]
  409df0:	add	sp, sp, #0x60
  409df4:	ret
  409df8:	sub	sp, sp, #0xf0
  409dfc:	stp	x29, x30, [sp, #224]
  409e00:	add	x29, sp, #0xe0
  409e04:	mov	x8, #0xffffffffffffffe0    	// #-32
  409e08:	mov	x9, sp
  409e0c:	sub	x10, x29, #0x60
  409e10:	movk	x8, #0xff80, lsl #32
  409e14:	add	x11, x29, #0x10
  409e18:	add	x9, x9, #0x80
  409e1c:	add	x10, x10, #0x20
  409e20:	stp	x9, x8, [x29, #-16]
  409e24:	stp	x11, x10, [x29, #-32]
  409e28:	stp	x4, x5, [x29, #-96]
  409e2c:	stp	x6, x7, [x29, #-80]
  409e30:	stp	q0, q1, [sp]
  409e34:	ldp	q0, q1, [x29, #-32]
  409e38:	sub	x4, x29, #0x40
  409e3c:	stp	q2, q3, [sp, #32]
  409e40:	stp	q4, q5, [sp, #64]
  409e44:	stp	q6, q7, [sp, #96]
  409e48:	stp	q0, q1, [x29, #-64]
  409e4c:	bl	409b0c <__fxstatat@plt+0x79bc>
  409e50:	ldp	x29, x30, [sp, #224]
  409e54:	add	sp, sp, #0xf0
  409e58:	ret
  409e5c:	stp	x29, x30, [sp, #-16]!
  409e60:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  409e64:	add	x1, x1, #0x45
  409e68:	mov	w2, #0x5                   	// #5
  409e6c:	mov	x0, xzr
  409e70:	mov	x29, sp
  409e74:	bl	402070 <dcgettext@plt>
  409e78:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  409e7c:	mov	x1, x0
  409e80:	add	x2, x2, #0x5a
  409e84:	mov	w0, #0x1                   	// #1
  409e88:	bl	401de0 <__printf_chk@plt>
  409e8c:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  409e90:	add	x1, x1, #0x70
  409e94:	mov	w2, #0x5                   	// #5
  409e98:	mov	x0, xzr
  409e9c:	bl	402070 <dcgettext@plt>
  409ea0:	adrp	x2, 40e000 <__fxstatat@plt+0xbeb0>
  409ea4:	adrp	x3, 40e000 <__fxstatat@plt+0xbeb0>
  409ea8:	mov	x1, x0
  409eac:	add	x2, x2, #0x255
  409eb0:	add	x3, x3, #0x5a5
  409eb4:	mov	w0, #0x1                   	// #1
  409eb8:	bl	401de0 <__printf_chk@plt>
  409ebc:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  409ec0:	add	x1, x1, #0x84
  409ec4:	mov	w2, #0x5                   	// #5
  409ec8:	mov	x0, xzr
  409ecc:	bl	402070 <dcgettext@plt>
  409ed0:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  409ed4:	ldr	x1, [x8, #1448]
  409ed8:	ldp	x29, x30, [sp], #16
  409edc:	b	402090 <fputs_unlocked@plt>
  409ee0:	stp	x29, x30, [sp, #-32]!
  409ee4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409ee8:	udiv	x8, x8, x1
  409eec:	cmp	x8, x0
  409ef0:	str	x19, [sp, #16]
  409ef4:	mov	x29, sp
  409ef8:	b.cc	409f1c <__fxstatat@plt+0x7dcc>  // b.lo, b.ul, b.last
  409efc:	mul	x19, x1, x0
  409f00:	mov	x0, x19
  409f04:	bl	401d60 <malloc@plt>
  409f08:	cbz	x19, 409f10 <__fxstatat@plt+0x7dc0>
  409f0c:	cbz	x0, 409f1c <__fxstatat@plt+0x7dcc>
  409f10:	ldr	x19, [sp, #16]
  409f14:	ldp	x29, x30, [sp], #32
  409f18:	ret
  409f1c:	bl	40a234 <__fxstatat@plt+0x80e4>
  409f20:	stp	x29, x30, [sp, #-32]!
  409f24:	str	x19, [sp, #16]
  409f28:	mov	x29, sp
  409f2c:	mov	x19, x0
  409f30:	bl	401d60 <malloc@plt>
  409f34:	cbz	x19, 409f3c <__fxstatat@plt+0x7dec>
  409f38:	cbz	x0, 409f48 <__fxstatat@plt+0x7df8>
  409f3c:	ldr	x19, [sp, #16]
  409f40:	ldp	x29, x30, [sp], #32
  409f44:	ret
  409f48:	bl	40a234 <__fxstatat@plt+0x80e4>
  409f4c:	stp	x29, x30, [sp, #-32]!
  409f50:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409f54:	udiv	x8, x8, x2
  409f58:	cmp	x8, x1
  409f5c:	str	x19, [sp, #16]
  409f60:	mov	x29, sp
  409f64:	b.cc	409f9c <__fxstatat@plt+0x7e4c>  // b.lo, b.ul, b.last
  409f68:	mul	x19, x2, x1
  409f6c:	cbz	x0, 409f80 <__fxstatat@plt+0x7e30>
  409f70:	cbnz	x19, 409f80 <__fxstatat@plt+0x7e30>
  409f74:	bl	401f70 <free@plt>
  409f78:	mov	x0, xzr
  409f7c:	b	409f90 <__fxstatat@plt+0x7e40>
  409f80:	mov	x1, x19
  409f84:	bl	401e50 <realloc@plt>
  409f88:	cbz	x19, 409f90 <__fxstatat@plt+0x7e40>
  409f8c:	cbz	x0, 409f9c <__fxstatat@plt+0x7e4c>
  409f90:	ldr	x19, [sp, #16]
  409f94:	ldp	x29, x30, [sp], #32
  409f98:	ret
  409f9c:	bl	40a234 <__fxstatat@plt+0x80e4>
  409fa0:	stp	x29, x30, [sp, #-32]!
  409fa4:	str	x19, [sp, #16]
  409fa8:	mov	x19, x1
  409fac:	mov	x29, sp
  409fb0:	cbz	x0, 409fc4 <__fxstatat@plt+0x7e74>
  409fb4:	cbnz	x19, 409fc4 <__fxstatat@plt+0x7e74>
  409fb8:	bl	401f70 <free@plt>
  409fbc:	mov	x0, xzr
  409fc0:	b	409fd4 <__fxstatat@plt+0x7e84>
  409fc4:	mov	x1, x19
  409fc8:	bl	401e50 <realloc@plt>
  409fcc:	cbz	x19, 409fd4 <__fxstatat@plt+0x7e84>
  409fd0:	cbz	x0, 409fe0 <__fxstatat@plt+0x7e90>
  409fd4:	ldr	x19, [sp, #16]
  409fd8:	ldp	x29, x30, [sp], #32
  409fdc:	ret
  409fe0:	bl	40a234 <__fxstatat@plt+0x80e4>
  409fe4:	stp	x29, x30, [sp, #-32]!
  409fe8:	ldr	x8, [x1]
  409fec:	str	x19, [sp, #16]
  409ff0:	mov	x29, sp
  409ff4:	cbz	x0, 40a02c <__fxstatat@plt+0x7edc>
  409ff8:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  409ffc:	movk	x9, #0x5554
  40a000:	udiv	x9, x9, x2
  40a004:	cmp	x9, x8
  40a008:	b.ls	40a074 <__fxstatat@plt+0x7f24>  // b.plast
  40a00c:	add	x8, x8, x8, lsr #1
  40a010:	add	x8, x8, #0x1
  40a014:	mul	x19, x8, x2
  40a018:	str	x8, [x1]
  40a01c:	cbnz	x19, 40a058 <__fxstatat@plt+0x7f08>
  40a020:	bl	401f70 <free@plt>
  40a024:	mov	x0, xzr
  40a028:	b	40a068 <__fxstatat@plt+0x7f18>
  40a02c:	cbnz	x8, 40a040 <__fxstatat@plt+0x7ef0>
  40a030:	mov	w8, #0x80                  	// #128
  40a034:	udiv	x8, x8, x2
  40a038:	cmp	x2, #0x80
  40a03c:	cinc	x8, x8, hi  // hi = pmore
  40a040:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40a044:	udiv	x9, x9, x2
  40a048:	cmp	x9, x8
  40a04c:	b.cc	40a074 <__fxstatat@plt+0x7f24>  // b.lo, b.ul, b.last
  40a050:	mul	x19, x8, x2
  40a054:	str	x8, [x1]
  40a058:	mov	x1, x19
  40a05c:	bl	401e50 <realloc@plt>
  40a060:	cbz	x19, 40a068 <__fxstatat@plt+0x7f18>
  40a064:	cbz	x0, 40a074 <__fxstatat@plt+0x7f24>
  40a068:	ldr	x19, [sp, #16]
  40a06c:	ldp	x29, x30, [sp], #32
  40a070:	ret
  40a074:	bl	40a234 <__fxstatat@plt+0x80e4>
  40a078:	stp	x29, x30, [sp, #-32]!
  40a07c:	str	x19, [sp, #16]
  40a080:	mov	x29, sp
  40a084:	mov	x19, x0
  40a088:	bl	401d60 <malloc@plt>
  40a08c:	cbz	x19, 40a094 <__fxstatat@plt+0x7f44>
  40a090:	cbz	x0, 40a0a0 <__fxstatat@plt+0x7f50>
  40a094:	ldr	x19, [sp, #16]
  40a098:	ldp	x29, x30, [sp], #32
  40a09c:	ret
  40a0a0:	bl	40a234 <__fxstatat@plt+0x80e4>
  40a0a4:	stp	x29, x30, [sp, #-32]!
  40a0a8:	str	x19, [sp, #16]
  40a0ac:	ldr	x19, [x1]
  40a0b0:	mov	x29, sp
  40a0b4:	cbz	x0, 40a0e4 <__fxstatat@plt+0x7f94>
  40a0b8:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40a0bc:	movk	x8, #0x5554
  40a0c0:	cmp	x19, x8
  40a0c4:	b.cs	40a114 <__fxstatat@plt+0x7fc4>  // b.hs, b.nlast
  40a0c8:	add	x8, x19, x19, lsr #1
  40a0cc:	adds	x19, x8, #0x1
  40a0d0:	str	x19, [x1]
  40a0d4:	b.ne	40a0f8 <__fxstatat@plt+0x7fa8>  // b.any
  40a0d8:	bl	401f70 <free@plt>
  40a0dc:	mov	x0, xzr
  40a0e0:	b	40a108 <__fxstatat@plt+0x7fb8>
  40a0e4:	cbz	x19, 40a0f0 <__fxstatat@plt+0x7fa0>
  40a0e8:	tbz	x19, #63, 40a0f4 <__fxstatat@plt+0x7fa4>
  40a0ec:	b	40a114 <__fxstatat@plt+0x7fc4>
  40a0f0:	mov	w19, #0x80                  	// #128
  40a0f4:	str	x19, [x1]
  40a0f8:	mov	x1, x19
  40a0fc:	bl	401e50 <realloc@plt>
  40a100:	cbz	x19, 40a108 <__fxstatat@plt+0x7fb8>
  40a104:	cbz	x0, 40a114 <__fxstatat@plt+0x7fc4>
  40a108:	ldr	x19, [sp, #16]
  40a10c:	ldp	x29, x30, [sp], #32
  40a110:	ret
  40a114:	bl	40a234 <__fxstatat@plt+0x80e4>
  40a118:	stp	x29, x30, [sp, #-32]!
  40a11c:	stp	x20, x19, [sp, #16]
  40a120:	mov	x29, sp
  40a124:	mov	x19, x0
  40a128:	bl	401d60 <malloc@plt>
  40a12c:	mov	x20, x0
  40a130:	cbz	x19, 40a138 <__fxstatat@plt+0x7fe8>
  40a134:	cbz	x20, 40a158 <__fxstatat@plt+0x8008>
  40a138:	mov	x0, x20
  40a13c:	mov	w1, wzr
  40a140:	mov	x2, x19
  40a144:	bl	401df0 <memset@plt>
  40a148:	mov	x0, x20
  40a14c:	ldp	x20, x19, [sp, #16]
  40a150:	ldp	x29, x30, [sp], #32
  40a154:	ret
  40a158:	bl	40a234 <__fxstatat@plt+0x80e4>
  40a15c:	stp	x29, x30, [sp, #-16]!
  40a160:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40a164:	udiv	x8, x8, x1
  40a168:	cmp	x8, x0
  40a16c:	mov	x29, sp
  40a170:	b.cc	40a184 <__fxstatat@plt+0x8034>  // b.lo, b.ul, b.last
  40a174:	bl	40a720 <__fxstatat@plt+0x85d0>
  40a178:	cbz	x0, 40a184 <__fxstatat@plt+0x8034>
  40a17c:	ldp	x29, x30, [sp], #16
  40a180:	ret
  40a184:	bl	40a234 <__fxstatat@plt+0x80e4>
  40a188:	stp	x29, x30, [sp, #-48]!
  40a18c:	stp	x20, x19, [sp, #32]
  40a190:	mov	x20, x0
  40a194:	mov	x0, x1
  40a198:	str	x21, [sp, #16]
  40a19c:	mov	x29, sp
  40a1a0:	mov	x19, x1
  40a1a4:	bl	401d60 <malloc@plt>
  40a1a8:	mov	x21, x0
  40a1ac:	cbz	x19, 40a1b4 <__fxstatat@plt+0x8064>
  40a1b0:	cbz	x21, 40a1d8 <__fxstatat@plt+0x8088>
  40a1b4:	mov	x0, x21
  40a1b8:	mov	x1, x20
  40a1bc:	mov	x2, x19
  40a1c0:	bl	401c00 <memcpy@plt>
  40a1c4:	mov	x0, x21
  40a1c8:	ldp	x20, x19, [sp, #32]
  40a1cc:	ldr	x21, [sp, #16]
  40a1d0:	ldp	x29, x30, [sp], #48
  40a1d4:	ret
  40a1d8:	bl	40a234 <__fxstatat@plt+0x80e4>
  40a1dc:	stp	x29, x30, [sp, #-48]!
  40a1e0:	str	x21, [sp, #16]
  40a1e4:	stp	x20, x19, [sp, #32]
  40a1e8:	mov	x29, sp
  40a1ec:	mov	x19, x0
  40a1f0:	bl	401c40 <strlen@plt>
  40a1f4:	add	x20, x0, #0x1
  40a1f8:	mov	x0, x20
  40a1fc:	bl	401d60 <malloc@plt>
  40a200:	mov	x21, x0
  40a204:	cbz	x20, 40a20c <__fxstatat@plt+0x80bc>
  40a208:	cbz	x21, 40a230 <__fxstatat@plt+0x80e0>
  40a20c:	mov	x0, x21
  40a210:	mov	x1, x19
  40a214:	mov	x2, x20
  40a218:	bl	401c00 <memcpy@plt>
  40a21c:	mov	x0, x21
  40a220:	ldp	x20, x19, [sp, #32]
  40a224:	ldr	x21, [sp, #16]
  40a228:	ldp	x29, x30, [sp], #48
  40a22c:	ret
  40a230:	bl	40a234 <__fxstatat@plt+0x80e4>
  40a234:	stp	x29, x30, [sp, #-32]!
  40a238:	str	x19, [sp, #16]
  40a23c:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40a240:	ldr	w19, [x8, #1304]
  40a244:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40a248:	add	x1, x1, #0xf4
  40a24c:	mov	w2, #0x5                   	// #5
  40a250:	mov	x0, xzr
  40a254:	mov	x29, sp
  40a258:	bl	402070 <dcgettext@plt>
  40a25c:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  40a260:	mov	x3, x0
  40a264:	add	x2, x2, #0x407
  40a268:	mov	w0, w19
  40a26c:	mov	w1, wzr
  40a270:	bl	401c80 <error@plt>
  40a274:	bl	401ea0 <abort@plt>
  40a278:	stp	x29, x30, [sp, #-32]!
  40a27c:	mov	x0, xzr
  40a280:	mov	x1, xzr
  40a284:	str	x19, [sp, #16]
  40a288:	mov	x29, sp
  40a28c:	bl	401c30 <getcwd@plt>
  40a290:	mov	x19, x0
  40a294:	cbnz	x0, 40a2a8 <__fxstatat@plt+0x8158>
  40a298:	bl	4020f0 <__errno_location@plt>
  40a29c:	ldr	w8, [x0]
  40a2a0:	cmp	w8, #0xc
  40a2a4:	b.eq	40a2b8 <__fxstatat@plt+0x8168>  // b.none
  40a2a8:	mov	x0, x19
  40a2ac:	ldr	x19, [sp, #16]
  40a2b0:	ldp	x29, x30, [sp], #32
  40a2b4:	ret
  40a2b8:	bl	40a234 <__fxstatat@plt+0x80e4>
  40a2bc:	stp	x29, x30, [sp, #-16]!
  40a2c0:	adrp	x8, 420000 <__fxstatat@plt+0x1deb0>
  40a2c4:	ldr	w5, [x8, #1304]
  40a2c8:	mov	x29, sp
  40a2cc:	bl	40a2d4 <__fxstatat@plt+0x8184>
  40a2d0:	bl	401ea0 <abort@plt>
  40a2d4:	sub	sp, sp, #0x40
  40a2d8:	sub	w9, w0, #0x1
  40a2dc:	cmp	w9, #0x4
  40a2e0:	stp	x29, x30, [sp, #16]
  40a2e4:	stp	x22, x21, [sp, #32]
  40a2e8:	stp	x20, x19, [sp, #48]
  40a2ec:	add	x29, sp, #0x10
  40a2f0:	b.cs	40a37c <__fxstatat@plt+0x822c>  // b.hs, b.nlast
  40a2f4:	adrp	x10, 40f000 <__fxstatat@plt+0xceb0>
  40a2f8:	add	x10, x10, #0x168
  40a2fc:	mov	w8, w1
  40a300:	ldr	x1, [x10, w9, sxtw #3]
  40a304:	mov	w20, w5
  40a308:	mov	x19, x4
  40a30c:	sxtw	x9, w8
  40a310:	tbnz	w8, #31, 40a328 <__fxstatat@plt+0x81d8>
  40a314:	lsl	x8, x9, #5
  40a318:	ldr	x21, [x3, x8]
  40a31c:	adrp	x22, 40f000 <__fxstatat@plt+0xceb0>
  40a320:	add	x22, x22, #0x105
  40a324:	b	40a340 <__fxstatat@plt+0x81f0>
  40a328:	adrp	x8, 40f000 <__fxstatat@plt+0xceb0>
  40a32c:	add	x8, x8, #0x105
  40a330:	sub	x21, x29, #0x4
  40a334:	sturb	w2, [x29, #-4]
  40a338:	sub	x22, x8, x9
  40a33c:	sturb	wzr, [x29, #-3]
  40a340:	mov	w2, #0x5                   	// #5
  40a344:	mov	x0, xzr
  40a348:	bl	402070 <dcgettext@plt>
  40a34c:	mov	x2, x0
  40a350:	mov	w0, w20
  40a354:	mov	w1, wzr
  40a358:	mov	x3, x22
  40a35c:	mov	x4, x21
  40a360:	mov	x5, x19
  40a364:	bl	401c80 <error@plt>
  40a368:	ldp	x20, x19, [sp, #48]
  40a36c:	ldp	x22, x21, [sp, #32]
  40a370:	ldp	x29, x30, [sp, #16]
  40a374:	add	sp, sp, #0x40
  40a378:	ret
  40a37c:	bl	401ea0 <abort@plt>
  40a380:	stp	x29, x30, [sp, #-80]!
  40a384:	cmp	w2, #0x25
  40a388:	str	x25, [sp, #16]
  40a38c:	stp	x24, x23, [sp, #32]
  40a390:	stp	x22, x21, [sp, #48]
  40a394:	stp	x20, x19, [sp, #64]
  40a398:	mov	x29, sp
  40a39c:	b.cs	40a700 <__fxstatat@plt+0x85b0>  // b.hs, b.nlast
  40a3a0:	mov	x23, x4
  40a3a4:	mov	x19, x3
  40a3a8:	mov	w22, w2
  40a3ac:	mov	x21, x1
  40a3b0:	mov	x20, x0
  40a3b4:	bl	4020f0 <__errno_location@plt>
  40a3b8:	mov	x24, x0
  40a3bc:	str	wzr, [x0]
  40a3c0:	bl	401f40 <__ctype_b_loc@plt>
  40a3c4:	ldr	x8, [x0]
  40a3c8:	mov	x10, x20
  40a3cc:	ldrb	w9, [x10], #1
  40a3d0:	ldrh	w11, [x8, x9, lsl #1]
  40a3d4:	tbnz	w11, #13, 40a3cc <__fxstatat@plt+0x827c>
  40a3d8:	cmp	x21, #0x0
  40a3dc:	add	x8, x29, #0x18
  40a3e0:	csel	x21, x8, x21, eq  // eq = none
  40a3e4:	cmp	w9, #0x2d
  40a3e8:	b.ne	40a3f4 <__fxstatat@plt+0x82a4>  // b.any
  40a3ec:	mov	w20, #0x4                   	// #4
  40a3f0:	b	40a6d0 <__fxstatat@plt+0x8580>
  40a3f4:	mov	x0, x20
  40a3f8:	mov	x1, x21
  40a3fc:	mov	w2, w22
  40a400:	mov	w3, wzr
  40a404:	bl	401e00 <__strtoul_internal@plt>
  40a408:	ldr	x25, [x21]
  40a40c:	cmp	x25, x20
  40a410:	b.eq	40a43c <__fxstatat@plt+0x82ec>  // b.none
  40a414:	ldr	w20, [x24]
  40a418:	mov	x22, x0
  40a41c:	cbz	w20, 40a42c <__fxstatat@plt+0x82dc>
  40a420:	cmp	w20, #0x22
  40a424:	b.ne	40a3ec <__fxstatat@plt+0x829c>  // b.any
  40a428:	mov	w20, #0x1                   	// #1
  40a42c:	cbz	x23, 40a6cc <__fxstatat@plt+0x857c>
  40a430:	ldrb	w24, [x25]
  40a434:	cbnz	w24, 40a464 <__fxstatat@plt+0x8314>
  40a438:	b	40a6cc <__fxstatat@plt+0x857c>
  40a43c:	cbz	x23, 40a3ec <__fxstatat@plt+0x829c>
  40a440:	ldrb	w1, [x20]
  40a444:	cbz	w1, 40a3ec <__fxstatat@plt+0x829c>
  40a448:	mov	x0, x23
  40a44c:	bl	401fc0 <strchr@plt>
  40a450:	cbz	x0, 40a3ec <__fxstatat@plt+0x829c>
  40a454:	mov	w20, wzr
  40a458:	mov	w22, #0x1                   	// #1
  40a45c:	ldrb	w24, [x25]
  40a460:	cbz	w24, 40a6cc <__fxstatat@plt+0x857c>
  40a464:	mov	x0, x23
  40a468:	mov	w1, w24
  40a46c:	bl	401fc0 <strchr@plt>
  40a470:	cbz	x0, 40a53c <__fxstatat@plt+0x83ec>
  40a474:	sub	w10, w24, #0x45
  40a478:	mov	w8, #0x1                   	// #1
  40a47c:	cmp	w10, #0x2f
  40a480:	mov	w9, #0x400                 	// #1024
  40a484:	b.hi	40a4fc <__fxstatat@plt+0x83ac>  // b.pmore
  40a488:	mov	w11, #0x1                   	// #1
  40a48c:	lsl	x10, x11, x10
  40a490:	mov	x11, #0x8945                	// #35141
  40a494:	movk	x11, #0x30, lsl #16
  40a498:	movk	x11, #0x8144, lsl #32
  40a49c:	tst	x10, x11
  40a4a0:	b.eq	40a4fc <__fxstatat@plt+0x83ac>  // b.none
  40a4a4:	mov	w1, #0x30                  	// #48
  40a4a8:	mov	x0, x23
  40a4ac:	bl	401fc0 <strchr@plt>
  40a4b0:	cbz	x0, 40a4e8 <__fxstatat@plt+0x8398>
  40a4b4:	ldrb	w8, [x25, #1]
  40a4b8:	cmp	w8, #0x42
  40a4bc:	b.eq	40a4f4 <__fxstatat@plt+0x83a4>  // b.none
  40a4c0:	cmp	w8, #0x44
  40a4c4:	b.eq	40a4f4 <__fxstatat@plt+0x83a4>  // b.none
  40a4c8:	cmp	w8, #0x69
  40a4cc:	b.ne	40a4e8 <__fxstatat@plt+0x8398>  // b.any
  40a4d0:	ldrb	w8, [x25, #2]
  40a4d4:	mov	w9, #0x3                   	// #3
  40a4d8:	cmp	w8, #0x42
  40a4dc:	csinc	x8, x9, xzr, eq  // eq = none
  40a4e0:	mov	w9, #0x400                 	// #1024
  40a4e4:	b	40a4fc <__fxstatat@plt+0x83ac>
  40a4e8:	mov	w8, #0x1                   	// #1
  40a4ec:	mov	w9, #0x400                 	// #1024
  40a4f0:	b	40a4fc <__fxstatat@plt+0x83ac>
  40a4f4:	mov	w8, #0x2                   	// #2
  40a4f8:	mov	w9, #0x3e8                 	// #1000
  40a4fc:	sub	w10, w24, #0x42
  40a500:	cmp	w10, #0x35
  40a504:	b.hi	40a53c <__fxstatat@plt+0x83ec>  // b.pmore
  40a508:	adrp	x11, 40f000 <__fxstatat@plt+0xceb0>
  40a50c:	add	x11, x11, #0x188
  40a510:	adr	x12, 40a524 <__fxstatat@plt+0x83d4>
  40a514:	ldrb	w13, [x11, x10]
  40a518:	add	x12, x12, x13, lsl #2
  40a51c:	mov	w10, wzr
  40a520:	br	x12
  40a524:	umulh	x10, x9, x22
  40a528:	mul	x11, x22, x9
  40a52c:	cmp	xzr, x10
  40a530:	cset	w10, ne  // ne = any
  40a534:	csinv	x11, x11, xzr, eq  // eq = none
  40a538:	b	40a668 <__fxstatat@plt+0x8518>
  40a53c:	str	x22, [x19]
  40a540:	orr	w20, w20, #0x2
  40a544:	b	40a6d0 <__fxstatat@plt+0x8580>
  40a548:	umulh	x10, x9, x22
  40a54c:	mul	x9, x22, x9
  40a550:	cmp	xzr, x10
  40a554:	b	40a6a4 <__fxstatat@plt+0x8554>
  40a558:	umulh	x10, x9, x22
  40a55c:	mul	x11, x22, x9
  40a560:	cmp	xzr, x10
  40a564:	cset	w10, ne  // ne = any
  40a568:	csinv	x11, x11, xzr, eq  // eq = none
  40a56c:	b	40a680 <__fxstatat@plt+0x8530>
  40a570:	umulh	x10, x9, x22
  40a574:	mul	x11, x22, x9
  40a578:	cmp	xzr, x10
  40a57c:	cset	w10, ne  // ne = any
  40a580:	csinv	x11, x11, xzr, eq  // eq = none
  40a584:	b	40a650 <__fxstatat@plt+0x8500>
  40a588:	umulh	x10, x9, x22
  40a58c:	mul	x11, x22, x9
  40a590:	cmp	xzr, x10
  40a594:	cset	w10, ne  // ne = any
  40a598:	csinv	x11, x11, xzr, eq  // eq = none
  40a59c:	b	40a608 <__fxstatat@plt+0x84b8>
  40a5a0:	cmp	xzr, x22, lsr #54
  40a5a4:	lsl	x9, x22, #10
  40a5a8:	b	40a6a4 <__fxstatat@plt+0x8554>
  40a5ac:	umulh	x10, x9, x22
  40a5b0:	mul	x11, x22, x9
  40a5b4:	cmp	xzr, x10
  40a5b8:	cset	w10, ne  // ne = any
  40a5bc:	csinv	x11, x11, xzr, eq  // eq = none
  40a5c0:	b	40a620 <__fxstatat@plt+0x84d0>
  40a5c4:	umulh	x10, x9, x22
  40a5c8:	mul	x11, x22, x9
  40a5cc:	cmp	xzr, x10
  40a5d0:	cset	w10, ne  // ne = any
  40a5d4:	csinv	x11, x11, xzr, eq  // eq = none
  40a5d8:	b	40a638 <__fxstatat@plt+0x84e8>
  40a5dc:	umulh	x10, x9, x22
  40a5e0:	mul	x11, x22, x9
  40a5e4:	cmp	xzr, x10
  40a5e8:	csinv	x11, x11, xzr, eq  // eq = none
  40a5ec:	umulh	x12, x9, x11
  40a5f0:	cset	w10, ne  // ne = any
  40a5f4:	cmp	xzr, x12
  40a5f8:	mul	x11, x11, x9
  40a5fc:	cset	w12, ne  // ne = any
  40a600:	csinv	x11, x11, xzr, eq  // eq = none
  40a604:	orr	w10, w10, w12
  40a608:	umulh	x12, x9, x11
  40a60c:	cmp	xzr, x12
  40a610:	mul	x11, x11, x9
  40a614:	cset	w12, ne  // ne = any
  40a618:	csinv	x11, x11, xzr, eq  // eq = none
  40a61c:	orr	w10, w10, w12
  40a620:	umulh	x12, x9, x11
  40a624:	cmp	xzr, x12
  40a628:	mul	x11, x11, x9
  40a62c:	cset	w12, ne  // ne = any
  40a630:	csinv	x11, x11, xzr, eq  // eq = none
  40a634:	orr	w10, w10, w12
  40a638:	umulh	x12, x9, x11
  40a63c:	cmp	xzr, x12
  40a640:	mul	x11, x11, x9
  40a644:	cset	w12, ne  // ne = any
  40a648:	csinv	x11, x11, xzr, eq  // eq = none
  40a64c:	orr	w10, w10, w12
  40a650:	umulh	x12, x9, x11
  40a654:	cmp	xzr, x12
  40a658:	mul	x11, x11, x9
  40a65c:	cset	w12, ne  // ne = any
  40a660:	csinv	x11, x11, xzr, eq  // eq = none
  40a664:	orr	w10, w10, w12
  40a668:	umulh	x12, x9, x11
  40a66c:	cmp	xzr, x12
  40a670:	mul	x11, x11, x9
  40a674:	cset	w12, ne  // ne = any
  40a678:	csinv	x11, x11, xzr, eq  // eq = none
  40a67c:	orr	w10, w10, w12
  40a680:	umulh	x12, x9, x11
  40a684:	cmp	xzr, x12
  40a688:	mul	x9, x11, x9
  40a68c:	cset	w11, ne  // ne = any
  40a690:	csinv	x22, x9, xzr, eq  // eq = none
  40a694:	orr	w10, w10, w11
  40a698:	b	40a6ac <__fxstatat@plt+0x855c>
  40a69c:	cmp	xzr, x22, lsr #55
  40a6a0:	lsl	x9, x22, #9
  40a6a4:	cset	w10, ne  // ne = any
  40a6a8:	csinv	x22, x9, xzr, eq  // eq = none
  40a6ac:	add	x9, x25, x8
  40a6b0:	str	x9, [x21]
  40a6b4:	ldrb	w8, [x25, x8]
  40a6b8:	and	w9, w10, #0x1
  40a6bc:	orr	w9, w20, w9
  40a6c0:	orr	w10, w9, #0x2
  40a6c4:	cmp	w8, #0x0
  40a6c8:	csel	w20, w9, w10, eq  // eq = none
  40a6cc:	str	x22, [x19]
  40a6d0:	mov	w0, w20
  40a6d4:	ldp	x20, x19, [sp, #64]
  40a6d8:	ldp	x22, x21, [sp, #48]
  40a6dc:	ldp	x24, x23, [sp, #32]
  40a6e0:	ldr	x25, [sp, #16]
  40a6e4:	ldp	x29, x30, [sp], #80
  40a6e8:	ret
  40a6ec:	cmn	x22, x22
  40a6f0:	lsl	x9, x22, #1
  40a6f4:	cset	w10, cs  // cs = hs, nlast
  40a6f8:	csinv	x22, x9, xzr, cc  // cc = lo, ul, last
  40a6fc:	b	40a6ac <__fxstatat@plt+0x855c>
  40a700:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40a704:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40a708:	adrp	x3, 40f000 <__fxstatat@plt+0xceb0>
  40a70c:	add	x0, x0, #0x1be
  40a710:	add	x1, x1, #0x1e4
  40a714:	add	x3, x3, #0x1f4
  40a718:	mov	w2, #0x54                  	// #84
  40a71c:	bl	4020e0 <__assert_fail@plt>
  40a720:	mov	x8, x1
  40a724:	mov	w1, #0x1                   	// #1
  40a728:	mov	w9, #0x1                   	// #1
  40a72c:	cbz	x0, 40a764 <__fxstatat@plt+0x8614>
  40a730:	cbz	x8, 40a764 <__fxstatat@plt+0x8614>
  40a734:	umulh	x10, x8, x0
  40a738:	mov	x1, x8
  40a73c:	mov	x9, x0
  40a740:	cbz	x10, 40a764 <__fxstatat@plt+0x8614>
  40a744:	stp	x29, x30, [sp, #-16]!
  40a748:	mov	x29, sp
  40a74c:	bl	4020f0 <__errno_location@plt>
  40a750:	mov	w8, #0xc                   	// #12
  40a754:	str	w8, [x0]
  40a758:	mov	x0, xzr
  40a75c:	ldp	x29, x30, [sp], #16
  40a760:	ret
  40a764:	mov	x0, x9
  40a768:	b	401e10 <calloc@plt>
  40a76c:	stp	x29, x30, [sp, #-80]!
  40a770:	stp	x26, x25, [sp, #16]
  40a774:	stp	x24, x23, [sp, #32]
  40a778:	stp	x22, x21, [sp, #48]
  40a77c:	stp	x20, x19, [sp, #64]
  40a780:	mov	x29, sp
  40a784:	mov	x21, x0
  40a788:	bl	401f60 <chdir@plt>
  40a78c:	mov	w20, w0
  40a790:	cbz	w0, 40a9c4 <__fxstatat@plt+0x8874>
  40a794:	bl	4020f0 <__errno_location@plt>
  40a798:	ldr	w8, [x0]
  40a79c:	cmp	w8, #0x24
  40a7a0:	b.ne	40a9c4 <__fxstatat@plt+0x8874>  // b.any
  40a7a4:	mov	x19, x0
  40a7a8:	mov	x0, x21
  40a7ac:	bl	401c40 <strlen@plt>
  40a7b0:	cbz	x0, 40aa10 <__fxstatat@plt+0x88c0>
  40a7b4:	mov	x22, x0
  40a7b8:	cmp	x0, #0xfff
  40a7bc:	b.ls	40aa30 <__fxstatat@plt+0x88e0>  // b.plast
  40a7c0:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40a7c4:	add	x1, x1, #0xc65
  40a7c8:	mov	x0, x21
  40a7cc:	bl	401fb0 <strspn@plt>
  40a7d0:	cbz	x0, 40a838 <__fxstatat@plt+0x86e8>
  40a7d4:	mov	x23, x0
  40a7d8:	cmp	x0, #0x2
  40a7dc:	b.ne	40a844 <__fxstatat@plt+0x86f4>  // b.any
  40a7e0:	add	x0, x21, #0x3
  40a7e4:	sub	x2, x22, #0x3
  40a7e8:	mov	w1, #0x2f                  	// #47
  40a7ec:	mov	w24, #0x2f                  	// #47
  40a7f0:	bl	402020 <memchr@plt>
  40a7f4:	cbz	x0, 40a964 <__fxstatat@plt+0x8814>
  40a7f8:	mov	x23, x0
  40a7fc:	strb	wzr, [x0]
  40a800:	mov	w0, #0xffffff9c            	// #-100
  40a804:	mov	w2, #0x4900                	// #18688
  40a808:	mov	x1, x21
  40a80c:	bl	4020d0 <openat@plt>
  40a810:	strb	w24, [x23]
  40a814:	tbnz	w0, #31, 40a998 <__fxstatat@plt+0x8848>
  40a818:	add	x23, x23, #0x1
  40a81c:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40a820:	mov	w20, w0
  40a824:	add	x1, x1, #0xc65
  40a828:	mov	x0, x23
  40a82c:	bl	401fb0 <strspn@plt>
  40a830:	add	x23, x23, x0
  40a834:	b	40a864 <__fxstatat@plt+0x8714>
  40a838:	mov	w20, #0xffffff9c            	// #-100
  40a83c:	mov	x23, x21
  40a840:	b	40a864 <__fxstatat@plt+0x8714>
  40a844:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40a848:	add	x1, x1, #0xc65
  40a84c:	mov	w0, #0xffffff9c            	// #-100
  40a850:	mov	w2, #0x4900                	// #18688
  40a854:	bl	4020d0 <openat@plt>
  40a858:	tbnz	w0, #31, 40a998 <__fxstatat@plt+0x8848>
  40a85c:	mov	w20, w0
  40a860:	add	x23, x21, x23
  40a864:	ldrb	w8, [x23]
  40a868:	cmp	w8, #0x2f
  40a86c:	b.eq	40aa50 <__fxstatat@plt+0x8900>  // b.none
  40a870:	add	x25, x21, x22
  40a874:	cmp	x23, x25
  40a878:	b.hi	40aa70 <__fxstatat@plt+0x8920>  // b.pmore
  40a87c:	sub	x8, x25, x23
  40a880:	cmp	x8, #0x1, lsl #12
  40a884:	b.lt	40a92c <__fxstatat@plt+0x87dc>  // b.tstop
  40a888:	adrp	x21, 40e000 <__fxstatat@plt+0xbeb0>
  40a88c:	mov	w26, #0x2f                  	// #47
  40a890:	add	x21, x21, #0xc65
  40a894:	b	40a8bc <__fxstatat@plt+0x876c>
  40a898:	strb	w26, [x24], #1
  40a89c:	mov	x0, x24
  40a8a0:	mov	x1, x21
  40a8a4:	bl	401fb0 <strspn@plt>
  40a8a8:	add	x23, x24, x0
  40a8ac:	sub	x8, x25, x23
  40a8b0:	cmp	x8, #0xfff
  40a8b4:	mov	w20, w22
  40a8b8:	b.le	40a930 <__fxstatat@plt+0x87e0>
  40a8bc:	mov	w1, #0x2f                  	// #47
  40a8c0:	mov	w2, #0x1000                	// #4096
  40a8c4:	mov	x0, x23
  40a8c8:	bl	401fd0 <memrchr@plt>
  40a8cc:	cbz	x0, 40a964 <__fxstatat@plt+0x8814>
  40a8d0:	sub	x8, x0, x23
  40a8d4:	mov	x24, x0
  40a8d8:	cmp	x8, #0x1, lsl #12
  40a8dc:	strb	wzr, [x0]
  40a8e0:	b.ge	40a9f0 <__fxstatat@plt+0x88a0>  // b.tcont
  40a8e4:	mov	w2, #0x4900                	// #18688
  40a8e8:	mov	w0, w20
  40a8ec:	mov	x1, x23
  40a8f0:	bl	4020d0 <openat@plt>
  40a8f4:	tbnz	w0, #31, 40a9a0 <__fxstatat@plt+0x8850>
  40a8f8:	mov	w22, w0
  40a8fc:	tbnz	w20, #31, 40a898 <__fxstatat@plt+0x8748>
  40a900:	mov	w0, w20
  40a904:	bl	401e70 <close@plt>
  40a908:	cbz	w0, 40a898 <__fxstatat@plt+0x8748>
  40a90c:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40a910:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40a914:	adrp	x3, 40f000 <__fxstatat@plt+0xceb0>
  40a918:	add	x0, x0, #0x2ad
  40a91c:	add	x1, x1, #0x24b
  40a920:	add	x3, x3, #0x2ba
  40a924:	mov	w2, #0x40                  	// #64
  40a928:	bl	4020e0 <__assert_fail@plt>
  40a92c:	mov	w22, w20
  40a930:	cmp	x23, x25
  40a934:	b.cs	40a970 <__fxstatat@plt+0x8820>  // b.hs, b.nlast
  40a938:	mov	w2, #0x4900                	// #18688
  40a93c:	mov	w0, w22
  40a940:	mov	x1, x23
  40a944:	bl	4020d0 <openat@plt>
  40a948:	tbnz	w0, #31, 40a9e0 <__fxstatat@plt+0x8890>
  40a94c:	mov	w20, w0
  40a950:	tbnz	w22, #31, 40a974 <__fxstatat@plt+0x8824>
  40a954:	mov	w0, w22
  40a958:	bl	401e70 <close@plt>
  40a95c:	cbz	w0, 40a974 <__fxstatat@plt+0x8824>
  40a960:	b	40a90c <__fxstatat@plt+0x87bc>
  40a964:	mov	w8, #0x24                  	// #36
  40a968:	str	w8, [x19]
  40a96c:	b	40a9c0 <__fxstatat@plt+0x8870>
  40a970:	mov	w20, w22
  40a974:	mov	w0, w20
  40a978:	bl	401c90 <fchdir@plt>
  40a97c:	cbnz	w0, 40a9a8 <__fxstatat@plt+0x8858>
  40a980:	tbnz	w20, #31, 40a990 <__fxstatat@plt+0x8840>
  40a984:	mov	w0, w20
  40a988:	bl	401e70 <close@plt>
  40a98c:	cbnz	w0, 40a90c <__fxstatat@plt+0x87bc>
  40a990:	mov	w20, wzr
  40a994:	b	40a9c4 <__fxstatat@plt+0x8874>
  40a998:	ldr	w21, [x19]
  40a99c:	b	40a9bc <__fxstatat@plt+0x886c>
  40a9a0:	mov	w8, #0x2f                  	// #47
  40a9a4:	strb	w8, [x24]
  40a9a8:	ldr	w21, [x19]
  40a9ac:	tbnz	w20, #31, 40a9bc <__fxstatat@plt+0x886c>
  40a9b0:	mov	w0, w20
  40a9b4:	bl	401e70 <close@plt>
  40a9b8:	cbnz	w0, 40a90c <__fxstatat@plt+0x87bc>
  40a9bc:	str	w21, [x19]
  40a9c0:	mov	w20, #0xffffffff            	// #-1
  40a9c4:	mov	w0, w20
  40a9c8:	ldp	x20, x19, [sp, #64]
  40a9cc:	ldp	x22, x21, [sp, #48]
  40a9d0:	ldp	x24, x23, [sp, #32]
  40a9d4:	ldp	x26, x25, [sp, #16]
  40a9d8:	ldp	x29, x30, [sp], #80
  40a9dc:	ret
  40a9e0:	mov	w20, w22
  40a9e4:	ldr	w21, [x19]
  40a9e8:	tbz	w20, #31, 40a9b0 <__fxstatat@plt+0x8860>
  40a9ec:	b	40a9bc <__fxstatat@plt+0x886c>
  40a9f0:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40a9f4:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40a9f8:	adrp	x3, 40f000 <__fxstatat@plt+0xceb0>
  40a9fc:	add	x0, x0, #0x29a
  40aa00:	add	x1, x1, #0x24b
  40aa04:	add	x3, x3, #0x25c
  40aa08:	mov	w2, #0xb3                  	// #179
  40aa0c:	bl	4020e0 <__assert_fail@plt>
  40aa10:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40aa14:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40aa18:	adrp	x3, 40f000 <__fxstatat@plt+0xceb0>
  40aa1c:	add	x0, x0, #0x243
  40aa20:	add	x1, x1, #0x24b
  40aa24:	add	x3, x3, #0x25c
  40aa28:	mov	w2, #0x7e                  	// #126
  40aa2c:	bl	4020e0 <__assert_fail@plt>
  40aa30:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40aa34:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40aa38:	adrp	x3, 40f000 <__fxstatat@plt+0xceb0>
  40aa3c:	add	x0, x0, #0x273
  40aa40:	add	x1, x1, #0x24b
  40aa44:	add	x3, x3, #0x25c
  40aa48:	mov	w2, #0x7f                  	// #127
  40aa4c:	bl	4020e0 <__assert_fail@plt>
  40aa50:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40aa54:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40aa58:	adrp	x3, 40f000 <__fxstatat@plt+0xceb0>
  40aa5c:	add	x0, x0, #0x27f
  40aa60:	add	x1, x1, #0x24b
  40aa64:	add	x3, x3, #0x25c
  40aa68:	mov	w2, #0xa2                  	// #162
  40aa6c:	bl	4020e0 <__assert_fail@plt>
  40aa70:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40aa74:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40aa78:	adrp	x3, 40f000 <__fxstatat@plt+0xceb0>
  40aa7c:	add	x0, x0, #0x28b
  40aa80:	add	x1, x1, #0x24b
  40aa84:	add	x3, x3, #0x25c
  40aa88:	mov	w2, #0xa3                  	// #163
  40aa8c:	bl	4020e0 <__assert_fail@plt>
  40aa90:	sub	sp, sp, #0x1d0
  40aa94:	stp	x22, x21, [sp, #432]
  40aa98:	adrp	x21, 420000 <__fxstatat@plt+0x1deb0>
  40aa9c:	ldr	w8, [x21, #1400]
  40aaa0:	stp	x20, x19, [sp, #448]
  40aaa4:	mov	x19, x2
  40aaa8:	mov	x20, x0
  40aaac:	stp	x29, x30, [sp, #400]
  40aab0:	str	x28, [sp, #416]
  40aab4:	add	x29, sp, #0x190
  40aab8:	tbz	w8, #31, 40aaf0 <__fxstatat@plt+0x89a0>
  40aabc:	add	x0, sp, #0x8
  40aac0:	add	x22, sp, #0x8
  40aac4:	bl	402100 <uname@plt>
  40aac8:	cbz	w0, 40aad4 <__fxstatat@plt+0x8984>
  40aacc:	mov	w8, wzr
  40aad0:	b	40aaec <__fxstatat@plt+0x899c>
  40aad4:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40aad8:	add	x0, x22, #0x82
  40aadc:	add	x1, x1, #0x2df
  40aae0:	bl	401dd0 <strverscmp@plt>
  40aae4:	mvn	w8, w0
  40aae8:	lsr	w8, w8, #31
  40aaec:	str	w8, [x21, #1400]
  40aaf0:	add	x1, sp, #0x8
  40aaf4:	mov	x0, x20
  40aaf8:	cbz	w8, 40ab18 <__fxstatat@plt+0x89c8>
  40aafc:	bl	401eb0 <statvfs@plt>
  40ab00:	tbnz	w0, #31, 40ab50 <__fxstatat@plt+0x8a00>
  40ab04:	ldp	x9, x8, [sp, #8]
  40ab08:	mov	w0, wzr
  40ab0c:	cmp	x8, #0x0
  40ab10:	csel	x8, x9, x8, eq  // eq = none
  40ab14:	b	40ab28 <__fxstatat@plt+0x89d8>
  40ab18:	bl	401cd0 <statfs@plt>
  40ab1c:	tbnz	w0, #31, 40ab50 <__fxstatat@plt+0x8a00>
  40ab20:	ldr	x8, [sp, #80]
  40ab24:	mov	w0, wzr
  40ab28:	str	x8, [x19]
  40ab2c:	ldur	q0, [sp, #24]
  40ab30:	stur	q0, [x19, #8]
  40ab34:	ldr	x8, [sp, #40]
  40ab38:	str	x8, [x19, #24]
  40ab3c:	lsr	x8, x8, #63
  40ab40:	strb	w8, [x19, #32]
  40ab44:	ldur	q0, [sp, #48]
  40ab48:	stur	q0, [x19, #40]
  40ab4c:	b	40ab54 <__fxstatat@plt+0x8a04>
  40ab50:	mov	w0, #0xffffffff            	// #-1
  40ab54:	ldp	x20, x19, [sp, #448]
  40ab58:	ldp	x22, x21, [sp, #432]
  40ab5c:	ldr	x28, [sp, #416]
  40ab60:	ldp	x29, x30, [sp, #400]
  40ab64:	add	sp, sp, #0x1d0
  40ab68:	ret
  40ab6c:	sub	sp, sp, #0x40
  40ab70:	stp	x29, x30, [sp, #16]
  40ab74:	add	x29, sp, #0x10
  40ab78:	cmp	x0, #0x0
  40ab7c:	sub	x8, x29, #0x4
  40ab80:	stp	x20, x19, [sp, #48]
  40ab84:	csel	x20, x8, x0, eq  // eq = none
  40ab88:	mov	x0, x20
  40ab8c:	stp	x22, x21, [sp, #32]
  40ab90:	mov	x22, x2
  40ab94:	mov	x19, x1
  40ab98:	bl	401bf0 <mbrtowc@plt>
  40ab9c:	mov	x21, x0
  40aba0:	cbz	x22, 40abc4 <__fxstatat@plt+0x8a74>
  40aba4:	cmn	x21, #0x2
  40aba8:	b.cc	40abc4 <__fxstatat@plt+0x8a74>  // b.lo, b.ul, b.last
  40abac:	mov	w0, wzr
  40abb0:	bl	40bb5c <__fxstatat@plt+0x9a0c>
  40abb4:	tbnz	w0, #0, 40abc4 <__fxstatat@plt+0x8a74>
  40abb8:	ldrb	w8, [x19]
  40abbc:	mov	w21, #0x1                   	// #1
  40abc0:	str	w8, [x20]
  40abc4:	mov	x0, x21
  40abc8:	ldp	x20, x19, [sp, #48]
  40abcc:	ldp	x22, x21, [sp, #32]
  40abd0:	ldp	x29, x30, [sp, #16]
  40abd4:	add	sp, sp, #0x40
  40abd8:	ret
  40abdc:	sub	sp, sp, #0xb0
  40abe0:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40abe4:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40abe8:	add	x0, x0, #0x2e6
  40abec:	add	x1, x1, #0xab4
  40abf0:	stp	x29, x30, [sp, #80]
  40abf4:	stp	x28, x27, [sp, #96]
  40abf8:	stp	x26, x25, [sp, #112]
  40abfc:	stp	x24, x23, [sp, #128]
  40ac00:	stp	x22, x21, [sp, #144]
  40ac04:	stp	x20, x19, [sp, #160]
  40ac08:	add	x29, sp, #0x50
  40ac0c:	bl	401d50 <fopen@plt>
  40ac10:	cbz	x0, 40b144 <__fxstatat@plt+0x8ff4>
  40ac14:	mov	x19, x0
  40ac18:	sub	x0, x29, #0x10
  40ac1c:	sub	x1, x29, #0x18
  40ac20:	mov	w2, #0xa                   	// #10
  40ac24:	mov	x3, x19
  40ac28:	stp	xzr, xzr, [x29, #-24]
  40ac2c:	bl	402130 <__getdelim@plt>
  40ac30:	sub	x27, x29, #0x8
  40ac34:	cmn	x0, #0x1
  40ac38:	b.eq	40b120 <__fxstatat@plt+0x8fd0>  // b.none
  40ac3c:	adrp	x20, 40f000 <__fxstatat@plt+0xceb0>
  40ac40:	adrp	x21, 40f000 <__fxstatat@plt+0xceb0>
  40ac44:	adrp	x22, 40f000 <__fxstatat@plt+0xceb0>
  40ac48:	add	x28, sp, #0xc
  40ac4c:	add	x20, x20, #0x2fb
  40ac50:	add	x21, x21, #0x31b
  40ac54:	add	x22, x22, #0x31f
  40ac58:	b	40ac90 <__fxstatat@plt+0x8b40>
  40ac5c:	mov	w8, #0x2                   	// #2
  40ac60:	and	w9, w23, #0xfffffffd
  40ac64:	orr	w8, w8, w9
  40ac68:	strb	w8, [x25, #40]
  40ac6c:	str	x25, [x27]
  40ac70:	add	x27, x25, #0x30
  40ac74:	sub	x0, x29, #0x10
  40ac78:	sub	x1, x29, #0x18
  40ac7c:	mov	w2, #0xa                   	// #10
  40ac80:	mov	x3, x19
  40ac84:	bl	402130 <__getdelim@plt>
  40ac88:	cmn	x0, #0x1
  40ac8c:	b.eq	40b120 <__fxstatat@plt+0x8fd0>  // b.none
  40ac90:	ldur	x0, [x29, #-16]
  40ac94:	sub	x2, x29, #0x1c
  40ac98:	sub	x3, x29, #0x20
  40ac9c:	add	x4, sp, #0x14
  40aca0:	add	x5, sp, #0x10
  40aca4:	sub	x6, x29, #0x24
  40aca8:	add	x7, sp, #0x28
  40acac:	mov	x1, x20
  40acb0:	str	x28, [sp]
  40acb4:	bl	402080 <__isoc99_sscanf@plt>
  40acb8:	orr	w8, w0, #0x4
  40acbc:	cmp	w8, #0x7
  40acc0:	b.ne	40ac74 <__fxstatat@plt+0x8b24>  // b.any
  40acc4:	ldur	x8, [x29, #-16]
  40acc8:	ldrsw	x9, [sp, #40]
  40accc:	mov	x1, x21
  40acd0:	add	x0, x8, x9
  40acd4:	bl	402060 <strstr@plt>
  40acd8:	cbz	x0, 40ac74 <__fxstatat@plt+0x8b24>
  40acdc:	add	x2, sp, #0x24
  40ace0:	add	x3, sp, #0x20
  40ace4:	add	x4, sp, #0x1c
  40ace8:	add	x5, sp, #0x18
  40acec:	add	x6, sp, #0xc
  40acf0:	mov	x1, x22
  40acf4:	mov	x24, x0
  40acf8:	bl	402080 <__isoc99_sscanf@plt>
  40acfc:	orr	w8, w0, #0x4
  40ad00:	cmp	w8, #0x5
  40ad04:	b.ne	40ac74 <__fxstatat@plt+0x8b24>  // b.any
  40ad08:	ldur	x8, [x29, #-16]
  40ad0c:	ldrsw	x9, [sp, #16]
  40ad10:	strb	wzr, [x8, x9]
  40ad14:	ldur	x8, [x29, #-16]
  40ad18:	ldrsw	x9, [sp, #40]
  40ad1c:	strb	wzr, [x8, x9]
  40ad20:	ldrsw	x8, [sp, #32]
  40ad24:	strb	wzr, [x24, x8]
  40ad28:	ldrsw	x8, [sp, #24]
  40ad2c:	strb	wzr, [x24, x8]
  40ad30:	ldrsw	x8, [sp, #28]
  40ad34:	add	x25, x24, x8
  40ad38:	mov	x0, x25
  40ad3c:	bl	401c40 <strlen@plt>
  40ad40:	adds	x8, x0, #0x1
  40ad44:	b.cc	40ade8 <__fxstatat@plt+0x8c98>  // b.lo, b.ul, b.last
  40ad48:	ldur	x23, [x29, #-16]
  40ad4c:	ldursw	x8, [x29, #-36]
  40ad50:	add	x25, x23, x8
  40ad54:	mov	x0, x25
  40ad58:	bl	401c40 <strlen@plt>
  40ad5c:	adds	x8, x0, #0x1
  40ad60:	b.cs	40ae70 <__fxstatat@plt+0x8d20>  // b.hs, b.nlast
  40ad64:	mov	x10, xzr
  40ad68:	mov	x9, x25
  40ad6c:	b	40ad80 <__fxstatat@plt+0x8c30>
  40ad70:	add	x10, x10, #0x1
  40ad74:	cmp	x10, x8
  40ad78:	strb	w11, [x9], #1
  40ad7c:	b.cs	40ae6c <__fxstatat@plt+0x8d1c>  // b.hs, b.nlast
  40ad80:	ldrb	w11, [x25, x10]
  40ad84:	add	x12, x10, #0x4
  40ad88:	cmp	x12, x8
  40ad8c:	b.cs	40ad70 <__fxstatat@plt+0x8c20>  // b.hs, b.nlast
  40ad90:	cmp	w11, #0x5c
  40ad94:	b.ne	40ad70 <__fxstatat@plt+0x8c20>  // b.any
  40ad98:	add	x13, x10, x25
  40ad9c:	ldrb	w12, [x13, #1]
  40ada0:	and	w14, w12, #0xfc
  40ada4:	cmp	w14, #0x30
  40ada8:	b.ne	40ad70 <__fxstatat@plt+0x8c20>  // b.any
  40adac:	ldrb	w14, [x13, #2]
  40adb0:	and	w13, w14, #0xf8
  40adb4:	cmp	w13, #0x30
  40adb8:	b.ne	40ad70 <__fxstatat@plt+0x8c20>  // b.any
  40adbc:	add	x13, x10, #0x3
  40adc0:	ldrb	w15, [x25, x13]
  40adc4:	and	w16, w15, #0xf8
  40adc8:	cmp	w16, #0x30
  40adcc:	b.ne	40ad70 <__fxstatat@plt+0x8c20>  // b.any
  40add0:	lsl	w10, w12, #6
  40add4:	add	w10, w10, w14, lsl #3
  40add8:	add	w10, w10, w15
  40addc:	add	w11, w10, #0x50
  40ade0:	mov	x10, x13
  40ade4:	b	40ad70 <__fxstatat@plt+0x8c20>
  40ade8:	mov	x10, xzr
  40adec:	mov	x9, x25
  40adf0:	b	40ae04 <__fxstatat@plt+0x8cb4>
  40adf4:	add	x10, x10, #0x1
  40adf8:	cmp	x10, x8
  40adfc:	strb	w11, [x9], #1
  40ae00:	b.cs	40ad48 <__fxstatat@plt+0x8bf8>  // b.hs, b.nlast
  40ae04:	ldrb	w11, [x25, x10]
  40ae08:	add	x12, x10, #0x4
  40ae0c:	cmp	x12, x8
  40ae10:	b.cs	40adf4 <__fxstatat@plt+0x8ca4>  // b.hs, b.nlast
  40ae14:	cmp	w11, #0x5c
  40ae18:	b.ne	40adf4 <__fxstatat@plt+0x8ca4>  // b.any
  40ae1c:	add	x13, x10, x25
  40ae20:	ldrb	w12, [x13, #1]
  40ae24:	and	w14, w12, #0xfc
  40ae28:	cmp	w14, #0x30
  40ae2c:	b.ne	40adf4 <__fxstatat@plt+0x8ca4>  // b.any
  40ae30:	ldrb	w14, [x13, #2]
  40ae34:	and	w13, w14, #0xf8
  40ae38:	cmp	w13, #0x30
  40ae3c:	b.ne	40adf4 <__fxstatat@plt+0x8ca4>  // b.any
  40ae40:	add	x13, x10, #0x3
  40ae44:	ldrb	w15, [x25, x13]
  40ae48:	and	w16, w15, #0xf8
  40ae4c:	cmp	w16, #0x30
  40ae50:	b.ne	40adf4 <__fxstatat@plt+0x8ca4>  // b.any
  40ae54:	lsl	w10, w12, #6
  40ae58:	add	w10, w10, w14, lsl #3
  40ae5c:	add	w10, w10, w15
  40ae60:	add	w11, w10, #0x50
  40ae64:	mov	x10, x13
  40ae68:	b	40adf4 <__fxstatat@plt+0x8ca4>
  40ae6c:	ldur	x23, [x29, #-16]
  40ae70:	ldrsw	x8, [sp, #20]
  40ae74:	add	x25, x23, x8
  40ae78:	mov	x0, x25
  40ae7c:	bl	401c40 <strlen@plt>
  40ae80:	adds	x8, x0, #0x1
  40ae84:	b.cc	40b09c <__fxstatat@plt+0x8f4c>  // b.lo, b.ul, b.last
  40ae88:	mov	w0, #0x38                  	// #56
  40ae8c:	bl	409f20 <__fxstatat@plt+0x7dd0>
  40ae90:	ldrsw	x8, [sp, #28]
  40ae94:	mov	x25, x0
  40ae98:	add	x0, x24, x8
  40ae9c:	bl	40a1dc <__fxstatat@plt+0x808c>
  40aea0:	ldur	x8, [x29, #-16]
  40aea4:	ldursw	x9, [x29, #-36]
  40aea8:	str	x0, [x25]
  40aeac:	add	x0, x8, x9
  40aeb0:	bl	40a1dc <__fxstatat@plt+0x808c>
  40aeb4:	ldur	x8, [x29, #-16]
  40aeb8:	ldrsw	x9, [sp, #20]
  40aebc:	str	x0, [x25, #8]
  40aec0:	add	x0, x8, x9
  40aec4:	bl	40a1dc <__fxstatat@plt+0x808c>
  40aec8:	ldrsw	x8, [sp, #36]
  40aecc:	str	x0, [x25, #16]
  40aed0:	add	x0, x24, x8
  40aed4:	bl	40a1dc <__fxstatat@plt+0x808c>
  40aed8:	ldrb	w8, [x25, #40]
  40aedc:	ldp	w10, w9, [x29, #-32]
  40aee0:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40aee4:	add	x1, x1, #0x335
  40aee8:	orr	w23, w8, #0x4
  40aeec:	lsl	w8, w9, #8
  40aef0:	and	w9, w9, #0xfffff000
  40aef4:	and	x8, x8, #0xfff00
  40aef8:	lsr	x9, x9, #12
  40aefc:	bfi	x8, x9, #44, #20
  40af00:	and	x9, x10, #0xffffff00
  40af04:	lsr	x9, x9, #8
  40af08:	bfxil	x8, x10, #0, #8
  40af0c:	bfi	x8, x9, #20, #24
  40af10:	mov	x24, x0
  40af14:	strb	w23, [x25, #40]
  40af18:	stp	x0, x8, [x25, #24]
  40af1c:	bl	401f30 <strcmp@plt>
  40af20:	cbz	w0, 40b01c <__fxstatat@plt+0x8ecc>
  40af24:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40af28:	mov	x0, x24
  40af2c:	add	x1, x1, #0x33c
  40af30:	bl	401f30 <strcmp@plt>
  40af34:	cbz	w0, 40b01c <__fxstatat@plt+0x8ecc>
  40af38:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40af3c:	mov	x0, x24
  40af40:	add	x1, x1, #0x341
  40af44:	bl	401f30 <strcmp@plt>
  40af48:	cbz	w0, 40b01c <__fxstatat@plt+0x8ecc>
  40af4c:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40af50:	mov	x0, x24
  40af54:	add	x1, x1, #0x347
  40af58:	bl	401f30 <strcmp@plt>
  40af5c:	cbz	w0, 40b01c <__fxstatat@plt+0x8ecc>
  40af60:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40af64:	mov	x0, x24
  40af68:	add	x1, x1, #0x34f
  40af6c:	bl	401f30 <strcmp@plt>
  40af70:	cbz	w0, 40b01c <__fxstatat@plt+0x8ecc>
  40af74:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40af78:	mov	x0, x24
  40af7c:	add	x1, x1, #0x356
  40af80:	bl	401f30 <strcmp@plt>
  40af84:	cbz	w0, 40b01c <__fxstatat@plt+0x8ecc>
  40af88:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40af8c:	mov	x0, x24
  40af90:	add	x1, x1, #0x35e
  40af94:	bl	401f30 <strcmp@plt>
  40af98:	cbz	w0, 40b01c <__fxstatat@plt+0x8ecc>
  40af9c:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40afa0:	mov	x0, x24
  40afa4:	add	x1, x1, #0x365
  40afa8:	bl	401f30 <strcmp@plt>
  40afac:	cbz	w0, 40b01c <__fxstatat@plt+0x8ecc>
  40afb0:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40afb4:	mov	x0, x24
  40afb8:	add	x1, x1, #0x370
  40afbc:	bl	401f30 <strcmp@plt>
  40afc0:	cbz	w0, 40b01c <__fxstatat@plt+0x8ecc>
  40afc4:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40afc8:	mov	x0, x24
  40afcc:	add	x1, x1, #0x376
  40afd0:	bl	401f30 <strcmp@plt>
  40afd4:	cbz	w0, 40b01c <__fxstatat@plt+0x8ecc>
  40afd8:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40afdc:	mov	x0, x24
  40afe0:	add	x1, x1, #0x37c
  40afe4:	bl	401f30 <strcmp@plt>
  40afe8:	cbz	w0, 40b01c <__fxstatat@plt+0x8ecc>
  40afec:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40aff0:	mov	x0, x24
  40aff4:	add	x1, x1, #0x383
  40aff8:	bl	401f30 <strcmp@plt>
  40affc:	cbz	w0, 40b01c <__fxstatat@plt+0x8ecc>
  40b000:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b004:	mov	x0, x24
  40b008:	add	x1, x1, #0x38a
  40b00c:	bl	401f30 <strcmp@plt>
  40b010:	cmp	w0, #0x0
  40b014:	cset	w8, eq  // eq = none
  40b018:	b	40b020 <__fxstatat@plt+0x8ed0>
  40b01c:	mov	w8, #0x1                   	// #1
  40b020:	ldr	x26, [x25]
  40b024:	and	w9, w23, #0xfffffffe
  40b028:	orr	w23, w9, w8
  40b02c:	mov	w1, #0x3a                  	// #58
  40b030:	mov	x0, x26
  40b034:	strb	w23, [x25, #40]
  40b038:	bl	401fc0 <strchr@plt>
  40b03c:	cbnz	x0, 40ac5c <__fxstatat@plt+0x8b0c>
  40b040:	ldrb	w8, [x26]
  40b044:	cmp	w8, #0x2f
  40b048:	b.ne	40b080 <__fxstatat@plt+0x8f30>  // b.any
  40b04c:	ldrb	w8, [x26, #1]
  40b050:	cmp	w8, #0x2f
  40b054:	b.ne	40b080 <__fxstatat@plt+0x8f30>  // b.any
  40b058:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b05c:	mov	x0, x24
  40b060:	add	x1, x1, #0x38f
  40b064:	bl	401f30 <strcmp@plt>
  40b068:	cbz	w0, 40ac5c <__fxstatat@plt+0x8b0c>
  40b06c:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b070:	mov	x0, x24
  40b074:	add	x1, x1, #0x395
  40b078:	bl	401f30 <strcmp@plt>
  40b07c:	cbz	w0, 40ac5c <__fxstatat@plt+0x8b0c>
  40b080:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40b084:	add	x0, x0, #0x39a
  40b088:	mov	x1, x26
  40b08c:	bl	401f30 <strcmp@plt>
  40b090:	cbz	w0, 40ac5c <__fxstatat@plt+0x8b0c>
  40b094:	mov	w8, wzr
  40b098:	b	40ac60 <__fxstatat@plt+0x8b10>
  40b09c:	mov	x10, xzr
  40b0a0:	mov	x9, x25
  40b0a4:	b	40b0b8 <__fxstatat@plt+0x8f68>
  40b0a8:	add	x10, x10, #0x1
  40b0ac:	cmp	x10, x8
  40b0b0:	strb	w11, [x9], #1
  40b0b4:	b.cs	40ae88 <__fxstatat@plt+0x8d38>  // b.hs, b.nlast
  40b0b8:	ldrb	w11, [x25, x10]
  40b0bc:	add	x12, x10, #0x4
  40b0c0:	cmp	x12, x8
  40b0c4:	b.cs	40b0a8 <__fxstatat@plt+0x8f58>  // b.hs, b.nlast
  40b0c8:	cmp	w11, #0x5c
  40b0cc:	b.ne	40b0a8 <__fxstatat@plt+0x8f58>  // b.any
  40b0d0:	add	x13, x10, x25
  40b0d4:	ldrb	w12, [x13, #1]
  40b0d8:	and	w14, w12, #0xfc
  40b0dc:	cmp	w14, #0x30
  40b0e0:	b.ne	40b0a8 <__fxstatat@plt+0x8f58>  // b.any
  40b0e4:	ldrb	w14, [x13, #2]
  40b0e8:	and	w13, w14, #0xf8
  40b0ec:	cmp	w13, #0x30
  40b0f0:	b.ne	40b0a8 <__fxstatat@plt+0x8f58>  // b.any
  40b0f4:	add	x13, x10, #0x3
  40b0f8:	ldrb	w15, [x25, x13]
  40b0fc:	and	w16, w15, #0xf8
  40b100:	cmp	w16, #0x30
  40b104:	b.ne	40b0a8 <__fxstatat@plt+0x8f58>  // b.any
  40b108:	lsl	w10, w12, #6
  40b10c:	add	w10, w10, w14, lsl #3
  40b110:	add	w10, w10, w15
  40b114:	add	w11, w10, #0x50
  40b118:	mov	x10, x13
  40b11c:	b	40b0a8 <__fxstatat@plt+0x8f58>
  40b120:	ldur	x0, [x29, #-16]
  40b124:	bl	401f70 <free@plt>
  40b128:	ldrb	w8, [x19]
  40b12c:	tbnz	w8, #5, 40b39c <__fxstatat@plt+0x924c>
  40b130:	mov	x0, x19
  40b134:	bl	40bc80 <__fxstatat@plt+0x9b30>
  40b138:	cmn	w0, #0x1
  40b13c:	b.ne	40b3c8 <__fxstatat@plt+0x9278>  // b.any
  40b140:	b	40b3d4 <__fxstatat@plt+0x9284>
  40b144:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40b148:	adrp	x1, 40e000 <__fxstatat@plt+0xbeb0>
  40b14c:	add	x0, x0, #0x3a1
  40b150:	add	x1, x1, #0xab4
  40b154:	bl	401e20 <setmntent@plt>
  40b158:	cbz	x0, 40b3f4 <__fxstatat@plt+0x92a4>
  40b15c:	mov	x19, x0
  40b160:	bl	4020b0 <getmntent@plt>
  40b164:	cbz	x0, 40b3b8 <__fxstatat@plt+0x9268>
  40b168:	adrp	x20, 40f000 <__fxstatat@plt+0xceb0>
  40b16c:	adrp	x21, 40f000 <__fxstatat@plt+0xceb0>
  40b170:	adrp	x25, 40f000 <__fxstatat@plt+0xceb0>
  40b174:	mov	x23, x0
  40b178:	sub	x27, x29, #0x8
  40b17c:	add	x20, x20, #0x3ab
  40b180:	add	x21, x21, #0x335
  40b184:	mov	x24, #0xffffffffffffffff    	// #-1
  40b188:	add	x25, x25, #0x33c
  40b18c:	b	40b1bc <__fxstatat@plt+0x906c>
  40b190:	mov	w8, #0x2                   	// #2
  40b194:	and	w9, w26, #0xfffffffd
  40b198:	orr	w8, w8, w9
  40b19c:	mov	x0, x19
  40b1a0:	str	x24, [x22, #32]
  40b1a4:	strb	w8, [x22, #40]
  40b1a8:	str	x22, [x27]
  40b1ac:	add	x27, x22, #0x30
  40b1b0:	bl	4020b0 <getmntent@plt>
  40b1b4:	mov	x23, x0
  40b1b8:	cbz	x0, 40b3bc <__fxstatat@plt+0x926c>
  40b1bc:	mov	x0, x23
  40b1c0:	mov	x1, x20
  40b1c4:	bl	401fa0 <hasmntopt@plt>
  40b1c8:	mov	x28, x0
  40b1cc:	mov	w0, #0x38                  	// #56
  40b1d0:	bl	409f20 <__fxstatat@plt+0x7dd0>
  40b1d4:	ldr	x8, [x23]
  40b1d8:	mov	x22, x0
  40b1dc:	mov	x0, x8
  40b1e0:	bl	40a1dc <__fxstatat@plt+0x808c>
  40b1e4:	str	x0, [x22]
  40b1e8:	ldr	x0, [x23, #8]
  40b1ec:	bl	40a1dc <__fxstatat@plt+0x808c>
  40b1f0:	stp	x0, xzr, [x22, #8]
  40b1f4:	ldr	x0, [x23, #16]
  40b1f8:	bl	40a1dc <__fxstatat@plt+0x808c>
  40b1fc:	ldrb	w8, [x22, #40]
  40b200:	mov	x1, x21
  40b204:	mov	x23, x0
  40b208:	str	x0, [x22, #24]
  40b20c:	orr	w26, w8, #0x4
  40b210:	strb	w26, [x22, #40]
  40b214:	bl	401f30 <strcmp@plt>
  40b218:	cbz	w0, 40b31c <__fxstatat@plt+0x91cc>
  40b21c:	mov	x0, x23
  40b220:	mov	x1, x25
  40b224:	bl	401f30 <strcmp@plt>
  40b228:	cbz	w0, 40b31c <__fxstatat@plt+0x91cc>
  40b22c:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b230:	mov	x0, x23
  40b234:	add	x1, x1, #0x341
  40b238:	bl	401f30 <strcmp@plt>
  40b23c:	cbz	w0, 40b31c <__fxstatat@plt+0x91cc>
  40b240:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b244:	mov	x0, x23
  40b248:	add	x1, x1, #0x347
  40b24c:	bl	401f30 <strcmp@plt>
  40b250:	cbz	w0, 40b31c <__fxstatat@plt+0x91cc>
  40b254:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b258:	mov	x0, x23
  40b25c:	add	x1, x1, #0x34f
  40b260:	bl	401f30 <strcmp@plt>
  40b264:	cbz	w0, 40b31c <__fxstatat@plt+0x91cc>
  40b268:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b26c:	mov	x0, x23
  40b270:	add	x1, x1, #0x356
  40b274:	bl	401f30 <strcmp@plt>
  40b278:	cbz	w0, 40b31c <__fxstatat@plt+0x91cc>
  40b27c:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b280:	mov	x0, x23
  40b284:	add	x1, x1, #0x35e
  40b288:	bl	401f30 <strcmp@plt>
  40b28c:	cbz	w0, 40b31c <__fxstatat@plt+0x91cc>
  40b290:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b294:	mov	x0, x23
  40b298:	add	x1, x1, #0x365
  40b29c:	bl	401f30 <strcmp@plt>
  40b2a0:	cbz	w0, 40b31c <__fxstatat@plt+0x91cc>
  40b2a4:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b2a8:	mov	x0, x23
  40b2ac:	add	x1, x1, #0x370
  40b2b0:	bl	401f30 <strcmp@plt>
  40b2b4:	cbz	w0, 40b31c <__fxstatat@plt+0x91cc>
  40b2b8:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b2bc:	mov	x0, x23
  40b2c0:	add	x1, x1, #0x376
  40b2c4:	bl	401f30 <strcmp@plt>
  40b2c8:	cbz	w0, 40b31c <__fxstatat@plt+0x91cc>
  40b2cc:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b2d0:	mov	x0, x23
  40b2d4:	add	x1, x1, #0x37c
  40b2d8:	bl	401f30 <strcmp@plt>
  40b2dc:	cbz	w0, 40b31c <__fxstatat@plt+0x91cc>
  40b2e0:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b2e4:	mov	x0, x23
  40b2e8:	add	x1, x1, #0x383
  40b2ec:	bl	401f30 <strcmp@plt>
  40b2f0:	cbz	w0, 40b31c <__fxstatat@plt+0x91cc>
  40b2f4:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b2f8:	cmp	x28, #0x0
  40b2fc:	mov	x0, x23
  40b300:	add	x1, x1, #0x38a
  40b304:	cset	w28, eq  // eq = none
  40b308:	bl	401f30 <strcmp@plt>
  40b30c:	cmp	w0, #0x0
  40b310:	cset	w8, eq  // eq = none
  40b314:	and	w8, w28, w8
  40b318:	b	40b320 <__fxstatat@plt+0x91d0>
  40b31c:	mov	w8, #0x1                   	// #1
  40b320:	ldr	x28, [x22]
  40b324:	and	w9, w26, #0xfffffffe
  40b328:	orr	w26, w9, w8
  40b32c:	mov	w1, #0x3a                  	// #58
  40b330:	mov	x0, x28
  40b334:	strb	w26, [x22, #40]
  40b338:	bl	401fc0 <strchr@plt>
  40b33c:	cbnz	x0, 40b190 <__fxstatat@plt+0x9040>
  40b340:	ldrb	w8, [x28]
  40b344:	cmp	w8, #0x2f
  40b348:	b.ne	40b380 <__fxstatat@plt+0x9230>  // b.any
  40b34c:	ldrb	w8, [x28, #1]
  40b350:	cmp	w8, #0x2f
  40b354:	b.ne	40b380 <__fxstatat@plt+0x9230>  // b.any
  40b358:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b35c:	mov	x0, x23
  40b360:	add	x1, x1, #0x38f
  40b364:	bl	401f30 <strcmp@plt>
  40b368:	cbz	w0, 40b190 <__fxstatat@plt+0x9040>
  40b36c:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b370:	mov	x0, x23
  40b374:	add	x1, x1, #0x395
  40b378:	bl	401f30 <strcmp@plt>
  40b37c:	cbz	w0, 40b190 <__fxstatat@plt+0x9040>
  40b380:	adrp	x0, 40f000 <__fxstatat@plt+0xceb0>
  40b384:	add	x0, x0, #0x39a
  40b388:	mov	x1, x28
  40b38c:	bl	401f30 <strcmp@plt>
  40b390:	cbz	w0, 40b190 <__fxstatat@plt+0x9040>
  40b394:	mov	w8, wzr
  40b398:	b	40b194 <__fxstatat@plt+0x9044>
  40b39c:	bl	4020f0 <__errno_location@plt>
  40b3a0:	ldr	w21, [x0]
  40b3a4:	mov	x20, x0
  40b3a8:	mov	x0, x19
  40b3ac:	bl	40bc80 <__fxstatat@plt+0x9b30>
  40b3b0:	str	w21, [x20]
  40b3b4:	b	40b3d4 <__fxstatat@plt+0x9284>
  40b3b8:	sub	x27, x29, #0x8
  40b3bc:	mov	x0, x19
  40b3c0:	bl	401e30 <endmntent@plt>
  40b3c4:	cbz	w0, 40b3d4 <__fxstatat@plt+0x9284>
  40b3c8:	str	xzr, [x27]
  40b3cc:	ldur	x0, [x29, #-8]
  40b3d0:	b	40b3f4 <__fxstatat@plt+0x92a4>
  40b3d4:	bl	4020f0 <__errno_location@plt>
  40b3d8:	ldr	w21, [x0]
  40b3dc:	str	xzr, [x27]
  40b3e0:	ldur	x20, [x29, #-8]
  40b3e4:	mov	x19, x0
  40b3e8:	cbnz	x20, 40b428 <__fxstatat@plt+0x92d8>
  40b3ec:	mov	x0, xzr
  40b3f0:	str	w21, [x19]
  40b3f4:	ldp	x20, x19, [sp, #160]
  40b3f8:	ldp	x22, x21, [sp, #144]
  40b3fc:	ldp	x24, x23, [sp, #128]
  40b400:	ldp	x26, x25, [sp, #112]
  40b404:	ldp	x28, x27, [sp, #96]
  40b408:	ldp	x29, x30, [sp, #80]
  40b40c:	add	sp, sp, #0xb0
  40b410:	ret
  40b414:	mov	x0, x20
  40b418:	bl	401f70 <free@plt>
  40b41c:	mov	x20, x22
  40b420:	stur	x22, [x29, #-8]
  40b424:	cbz	x22, 40b3ec <__fxstatat@plt+0x929c>
  40b428:	ldr	x0, [x20]
  40b42c:	ldr	x22, [x20, #48]
  40b430:	bl	401f70 <free@plt>
  40b434:	ldr	x0, [x20, #8]
  40b438:	bl	401f70 <free@plt>
  40b43c:	ldr	x0, [x20, #16]
  40b440:	bl	401f70 <free@plt>
  40b444:	ldrb	w8, [x20, #40]
  40b448:	tbz	w8, #2, 40b414 <__fxstatat@plt+0x92c4>
  40b44c:	ldr	x0, [x20, #24]
  40b450:	bl	401f70 <free@plt>
  40b454:	b	40b414 <__fxstatat@plt+0x92c4>
  40b458:	stp	x29, x30, [sp, #-32]!
  40b45c:	str	x19, [sp, #16]
  40b460:	mov	x19, x0
  40b464:	ldr	x0, [x0]
  40b468:	mov	x29, sp
  40b46c:	bl	401f70 <free@plt>
  40b470:	ldr	x0, [x19, #8]
  40b474:	bl	401f70 <free@plt>
  40b478:	ldr	x0, [x19, #16]
  40b47c:	bl	401f70 <free@plt>
  40b480:	ldrb	w8, [x19, #40]
  40b484:	tbz	w8, #2, 40b490 <__fxstatat@plt+0x9340>
  40b488:	ldr	x0, [x19, #24]
  40b48c:	bl	401f70 <free@plt>
  40b490:	mov	x0, x19
  40b494:	ldr	x19, [sp, #16]
  40b498:	ldp	x29, x30, [sp], #32
  40b49c:	b	401f70 <free@plt>
  40b4a0:	stp	x29, x30, [sp, #-64]!
  40b4a4:	cmp	x1, #0x401
  40b4a8:	mov	w8, #0x401                 	// #1025
  40b4ac:	stp	x20, x19, [sp, #48]
  40b4b0:	mov	x19, x0
  40b4b4:	csinc	x20, x8, x1, cs  // cs = hs, nlast
  40b4b8:	stp	x24, x23, [sp, #16]
  40b4bc:	stp	x22, x21, [sp, #32]
  40b4c0:	mov	x29, sp
  40b4c4:	b	40b4cc <__fxstatat@plt+0x937c>
  40b4c8:	lsl	x20, x20, #1
  40b4cc:	mov	x0, x20
  40b4d0:	bl	401d60 <malloc@plt>
  40b4d4:	mov	x21, x0
  40b4d8:	cbz	x0, 40b55c <__fxstatat@plt+0x940c>
  40b4dc:	mov	x0, x19
  40b4e0:	mov	x1, x21
  40b4e4:	mov	x2, x20
  40b4e8:	bl	401ca0 <readlink@plt>
  40b4ec:	mov	x22, x0
  40b4f0:	tbz	x0, #63, 40b504 <__fxstatat@plt+0x93b4>
  40b4f4:	bl	4020f0 <__errno_location@plt>
  40b4f8:	ldr	w24, [x0]
  40b4fc:	cmp	w24, #0x22
  40b500:	b.ne	40b548 <__fxstatat@plt+0x93f8>  // b.any
  40b504:	cmp	x22, x20
  40b508:	b.cc	40b540 <__fxstatat@plt+0x93f0>  // b.lo, b.ul, b.last
  40b50c:	mov	x0, x21
  40b510:	bl	401f70 <free@plt>
  40b514:	lsr	x8, x20, #62
  40b518:	cbz	x8, 40b4c8 <__fxstatat@plt+0x9378>
  40b51c:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40b520:	cmp	x20, x8
  40b524:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  40b528:	b.cc	40b4cc <__fxstatat@plt+0x937c>  // b.lo, b.ul, b.last
  40b52c:	bl	4020f0 <__errno_location@plt>
  40b530:	mov	x21, xzr
  40b534:	mov	w8, #0xc                   	// #12
  40b538:	str	w8, [x0]
  40b53c:	b	40b55c <__fxstatat@plt+0x940c>
  40b540:	strb	wzr, [x21, x22]
  40b544:	b	40b55c <__fxstatat@plt+0x940c>
  40b548:	mov	x23, x0
  40b54c:	mov	x0, x21
  40b550:	bl	401f70 <free@plt>
  40b554:	mov	x21, xzr
  40b558:	str	w24, [x23]
  40b55c:	mov	x0, x21
  40b560:	ldp	x20, x19, [sp, #48]
  40b564:	ldp	x22, x21, [sp, #32]
  40b568:	ldp	x24, x23, [sp, #16]
  40b56c:	ldp	x29, x30, [sp], #64
  40b570:	ret
  40b574:	mov	w0, #0x1                   	// #1
  40b578:	b	40226c <__fxstatat@plt+0x11c>
  40b57c:	stp	x29, x30, [sp, #-96]!
  40b580:	stp	x28, x27, [sp, #16]
  40b584:	stp	x26, x25, [sp, #32]
  40b588:	stp	x24, x23, [sp, #48]
  40b58c:	stp	x22, x21, [sp, #64]
  40b590:	stp	x20, x19, [sp, #80]
  40b594:	mov	x29, sp
  40b598:	mov	x19, x3
  40b59c:	mov	x20, x2
  40b5a0:	mov	x24, x1
  40b5a4:	mov	x21, x0
  40b5a8:	bl	401c40 <strlen@plt>
  40b5ac:	ldr	x25, [x24]
  40b5b0:	cbz	x25, 40b640 <__fxstatat@plt+0x94f0>
  40b5b4:	mov	x22, x0
  40b5b8:	mov	w26, wzr
  40b5bc:	mov	x23, xzr
  40b5c0:	add	x27, x24, #0x8
  40b5c4:	mov	x28, #0xffffffffffffffff    	// #-1
  40b5c8:	mov	x24, x20
  40b5cc:	b	40b5e4 <__fxstatat@plt+0x9494>
  40b5d0:	mov	x28, x23
  40b5d4:	ldr	x25, [x27, x23, lsl #3]
  40b5d8:	add	x23, x23, #0x1
  40b5dc:	add	x24, x24, x19
  40b5e0:	cbz	x25, 40b630 <__fxstatat@plt+0x94e0>
  40b5e4:	mov	x0, x25
  40b5e8:	mov	x1, x21
  40b5ec:	mov	x2, x22
  40b5f0:	bl	401da0 <strncmp@plt>
  40b5f4:	cbnz	w0, 40b5d4 <__fxstatat@plt+0x9484>
  40b5f8:	mov	x0, x25
  40b5fc:	bl	401c40 <strlen@plt>
  40b600:	cmp	x0, x22
  40b604:	b.eq	40b644 <__fxstatat@plt+0x94f4>  // b.none
  40b608:	cmn	x28, #0x1
  40b60c:	b.eq	40b5d0 <__fxstatat@plt+0x9480>  // b.none
  40b610:	cbz	x20, 40b628 <__fxstatat@plt+0x94d8>
  40b614:	madd	x0, x28, x19, x20
  40b618:	mov	x1, x24
  40b61c:	mov	x2, x19
  40b620:	bl	401e40 <bcmp@plt>
  40b624:	cbz	w0, 40b5d4 <__fxstatat@plt+0x9484>
  40b628:	mov	w26, #0x1                   	// #1
  40b62c:	b	40b5d4 <__fxstatat@plt+0x9484>
  40b630:	tst	w26, #0x1
  40b634:	mov	x8, #0xfffffffffffffffe    	// #-2
  40b638:	csel	x0, x8, x28, ne  // ne = any
  40b63c:	b	40b648 <__fxstatat@plt+0x94f8>
  40b640:	mov	x23, #0xffffffffffffffff    	// #-1
  40b644:	mov	x0, x23
  40b648:	ldp	x20, x19, [sp, #80]
  40b64c:	ldp	x22, x21, [sp, #64]
  40b650:	ldp	x24, x23, [sp, #48]
  40b654:	ldp	x26, x25, [sp, #32]
  40b658:	ldp	x28, x27, [sp, #16]
  40b65c:	ldp	x29, x30, [sp], #96
  40b660:	ret
  40b664:	stp	x29, x30, [sp, #-48]!
  40b668:	adrp	x8, 40f000 <__fxstatat@plt+0xceb0>
  40b66c:	adrp	x9, 40f000 <__fxstatat@plt+0xceb0>
  40b670:	add	x8, x8, #0x3cb
  40b674:	add	x9, x9, #0x3b0
  40b678:	cmn	x2, #0x1
  40b67c:	stp	x20, x19, [sp, #32]
  40b680:	mov	x19, x1
  40b684:	mov	x20, x0
  40b688:	csel	x1, x9, x8, eq  // eq = none
  40b68c:	mov	w2, #0x5                   	// #5
  40b690:	mov	x0, xzr
  40b694:	str	x21, [sp, #16]
  40b698:	mov	x29, sp
  40b69c:	bl	402070 <dcgettext@plt>
  40b6a0:	mov	x21, x0
  40b6a4:	mov	w1, #0x8                   	// #8
  40b6a8:	mov	w0, wzr
  40b6ac:	mov	x2, x19
  40b6b0:	bl	408fb0 <__fxstatat@plt+0x6e60>
  40b6b4:	mov	x19, x0
  40b6b8:	mov	w0, #0x1                   	// #1
  40b6bc:	mov	x1, x20
  40b6c0:	bl	4094a4 <__fxstatat@plt+0x7354>
  40b6c4:	mov	x2, x21
  40b6c8:	mov	x3, x19
  40b6cc:	ldp	x20, x19, [sp, #32]
  40b6d0:	ldr	x21, [sp, #16]
  40b6d4:	mov	x4, x0
  40b6d8:	mov	w0, wzr
  40b6dc:	mov	w1, wzr
  40b6e0:	ldp	x29, x30, [sp], #48
  40b6e4:	b	401c80 <error@plt>
  40b6e8:	stp	x29, x30, [sp, #-96]!
  40b6ec:	stp	x20, x19, [sp, #80]
  40b6f0:	mov	x20, x1
  40b6f4:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b6f8:	stp	x22, x21, [sp, #64]
  40b6fc:	mov	x19, x2
  40b700:	mov	x21, x0
  40b704:	add	x1, x1, #0x3e8
  40b708:	mov	w2, #0x5                   	// #5
  40b70c:	mov	x0, xzr
  40b710:	stp	x28, x27, [sp, #16]
  40b714:	stp	x26, x25, [sp, #32]
  40b718:	stp	x24, x23, [sp, #48]
  40b71c:	mov	x29, sp
  40b720:	bl	402070 <dcgettext@plt>
  40b724:	adrp	x26, 420000 <__fxstatat@plt+0x1deb0>
  40b728:	ldr	x1, [x26, #1424]
  40b72c:	bl	402090 <fputs_unlocked@plt>
  40b730:	ldr	x24, [x21]
  40b734:	cbz	x24, 40b7d0 <__fxstatat@plt+0x9680>
  40b738:	add	x28, x21, #0x8
  40b73c:	adrp	x21, 40f000 <__fxstatat@plt+0xceb0>
  40b740:	mov	x27, xzr
  40b744:	mov	x23, xzr
  40b748:	mov	x22, xzr
  40b74c:	add	x21, x21, #0x3fd
  40b750:	b	40b78c <__fxstatat@plt+0x963c>
  40b754:	mov	x25, xzr
  40b758:	ldr	x23, [x26, #1424]
  40b75c:	mov	x0, x24
  40b760:	bl	4094b4 <__fxstatat@plt+0x7364>
  40b764:	mov	x3, x0
  40b768:	mov	w1, #0x1                   	// #1
  40b76c:	mov	x0, x23
  40b770:	mov	x2, x21
  40b774:	bl	401f20 <__fprintf_chk@plt>
  40b778:	add	x23, x20, x25
  40b77c:	ldr	x24, [x28, x22, lsl #3]
  40b780:	add	x22, x22, #0x1
  40b784:	add	x27, x27, x19
  40b788:	cbz	x24, 40b7d0 <__fxstatat@plt+0x9680>
  40b78c:	cbz	x22, 40b754 <__fxstatat@plt+0x9604>
  40b790:	add	x1, x20, x27
  40b794:	mov	x0, x23
  40b798:	mov	x2, x19
  40b79c:	bl	401e40 <bcmp@plt>
  40b7a0:	mov	x25, x27
  40b7a4:	cbnz	w0, 40b758 <__fxstatat@plt+0x9608>
  40b7a8:	ldr	x25, [x26, #1424]
  40b7ac:	mov	x0, x24
  40b7b0:	bl	4094b4 <__fxstatat@plt+0x7364>
  40b7b4:	adrp	x2, 40f000 <__fxstatat@plt+0xceb0>
  40b7b8:	mov	x3, x0
  40b7bc:	mov	w1, #0x1                   	// #1
  40b7c0:	mov	x0, x25
  40b7c4:	add	x2, x2, #0x405
  40b7c8:	bl	401f20 <__fprintf_chk@plt>
  40b7cc:	b	40b77c <__fxstatat@plt+0x962c>
  40b7d0:	ldr	x0, [x26, #1424]
  40b7d4:	ldp	x8, x9, [x0, #40]
  40b7d8:	cmp	x8, x9
  40b7dc:	b.cs	40b80c <__fxstatat@plt+0x96bc>  // b.hs, b.nlast
  40b7e0:	add	x9, x8, #0x1
  40b7e4:	mov	w10, #0xa                   	// #10
  40b7e8:	str	x9, [x0, #40]
  40b7ec:	strb	w10, [x8]
  40b7f0:	ldp	x20, x19, [sp, #80]
  40b7f4:	ldp	x22, x21, [sp, #64]
  40b7f8:	ldp	x24, x23, [sp, #48]
  40b7fc:	ldp	x26, x25, [sp, #32]
  40b800:	ldp	x28, x27, [sp, #16]
  40b804:	ldp	x29, x30, [sp], #96
  40b808:	ret
  40b80c:	ldp	x20, x19, [sp, #80]
  40b810:	ldp	x22, x21, [sp, #64]
  40b814:	ldp	x24, x23, [sp, #48]
  40b818:	ldp	x26, x25, [sp, #32]
  40b81c:	ldp	x28, x27, [sp, #16]
  40b820:	mov	w1, #0xa                   	// #10
  40b824:	ldp	x29, x30, [sp], #96
  40b828:	b	401ed0 <__overflow@plt>
  40b82c:	sub	sp, sp, #0x80
  40b830:	stp	x24, x23, [sp, #80]
  40b834:	mov	x23, x0
  40b838:	mov	x0, x1
  40b83c:	stp	x29, x30, [sp, #32]
  40b840:	stp	x28, x27, [sp, #48]
  40b844:	stp	x26, x25, [sp, #64]
  40b848:	stp	x22, x21, [sp, #96]
  40b84c:	stp	x20, x19, [sp, #112]
  40b850:	add	x29, sp, #0x20
  40b854:	mov	x19, x5
  40b858:	mov	x20, x4
  40b85c:	mov	x21, x3
  40b860:	mov	x22, x2
  40b864:	mov	x24, x1
  40b868:	bl	401c40 <strlen@plt>
  40b86c:	ldr	x28, [x22]
  40b870:	cbz	x28, 40b908 <__fxstatat@plt+0x97b8>
  40b874:	mov	x26, x0
  40b878:	stur	x23, [x29, #-8]
  40b87c:	stp	x22, x19, [sp, #8]
  40b880:	mov	w19, wzr
  40b884:	mov	x25, xzr
  40b888:	add	x23, x22, #0x8
  40b88c:	mov	x22, #0xffffffffffffffff    	// #-1
  40b890:	mov	x27, x21
  40b894:	b	40b8ac <__fxstatat@plt+0x975c>
  40b898:	mov	x22, x25
  40b89c:	ldr	x28, [x23, x25, lsl #3]
  40b8a0:	add	x25, x25, #0x1
  40b8a4:	add	x27, x27, x20
  40b8a8:	cbz	x28, 40b8f8 <__fxstatat@plt+0x97a8>
  40b8ac:	mov	x0, x28
  40b8b0:	mov	x1, x24
  40b8b4:	mov	x2, x26
  40b8b8:	bl	401da0 <strncmp@plt>
  40b8bc:	cbnz	w0, 40b89c <__fxstatat@plt+0x974c>
  40b8c0:	mov	x0, x28
  40b8c4:	bl	401c40 <strlen@plt>
  40b8c8:	cmp	x0, x26
  40b8cc:	b.eq	40b914 <__fxstatat@plt+0x97c4>  // b.none
  40b8d0:	cmn	x22, #0x1
  40b8d4:	b.eq	40b898 <__fxstatat@plt+0x9748>  // b.none
  40b8d8:	cbz	x21, 40b8f0 <__fxstatat@plt+0x97a0>
  40b8dc:	madd	x0, x22, x20, x21
  40b8e0:	mov	x1, x27
  40b8e4:	mov	x2, x20
  40b8e8:	bl	401e40 <bcmp@plt>
  40b8ec:	cbz	w0, 40b89c <__fxstatat@plt+0x974c>
  40b8f0:	mov	w19, #0x1                   	// #1
  40b8f4:	b	40b89c <__fxstatat@plt+0x974c>
  40b8f8:	ldur	x23, [x29, #-8]
  40b8fc:	tbnz	w19, #0, 40b928 <__fxstatat@plt+0x97d8>
  40b900:	tbz	x22, #63, 40b994 <__fxstatat@plt+0x9844>
  40b904:	b	40b920 <__fxstatat@plt+0x97d0>
  40b908:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b90c:	add	x1, x1, #0x3b0
  40b910:	b	40b934 <__fxstatat@plt+0x97e4>
  40b914:	ldur	x23, [x29, #-8]
  40b918:	mov	x22, x25
  40b91c:	tbz	x22, #63, 40b994 <__fxstatat@plt+0x9844>
  40b920:	cmn	x22, #0x1
  40b924:	b.eq	40b9b8 <__fxstatat@plt+0x9868>  // b.none
  40b928:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b92c:	add	x1, x1, #0x3cb
  40b930:	ldp	x22, x19, [sp, #8]
  40b934:	mov	w2, #0x5                   	// #5
  40b938:	mov	x0, xzr
  40b93c:	bl	402070 <dcgettext@plt>
  40b940:	mov	x25, x0
  40b944:	mov	w1, #0x8                   	// #8
  40b948:	mov	w0, wzr
  40b94c:	mov	x2, x24
  40b950:	bl	408fb0 <__fxstatat@plt+0x6e60>
  40b954:	mov	x24, x0
  40b958:	mov	w0, #0x1                   	// #1
  40b95c:	mov	x1, x23
  40b960:	bl	4094a4 <__fxstatat@plt+0x7354>
  40b964:	mov	x4, x0
  40b968:	mov	w0, wzr
  40b96c:	mov	w1, wzr
  40b970:	mov	x2, x25
  40b974:	mov	x3, x24
  40b978:	bl	401c80 <error@plt>
  40b97c:	mov	x0, x22
  40b980:	mov	x1, x21
  40b984:	mov	x2, x20
  40b988:	bl	40b6e8 <__fxstatat@plt+0x9598>
  40b98c:	blr	x19
  40b990:	mov	x22, #0xffffffffffffffff    	// #-1
  40b994:	mov	x0, x22
  40b998:	ldp	x20, x19, [sp, #112]
  40b99c:	ldp	x22, x21, [sp, #96]
  40b9a0:	ldp	x24, x23, [sp, #80]
  40b9a4:	ldp	x26, x25, [sp, #64]
  40b9a8:	ldp	x28, x27, [sp, #48]
  40b9ac:	ldp	x29, x30, [sp, #32]
  40b9b0:	add	sp, sp, #0x80
  40b9b4:	ret
  40b9b8:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40b9bc:	add	x1, x1, #0x3b0
  40b9c0:	b	40b930 <__fxstatat@plt+0x97e0>
  40b9c4:	stp	x29, x30, [sp, #-64]!
  40b9c8:	stp	x22, x21, [sp, #32]
  40b9cc:	stp	x20, x19, [sp, #48]
  40b9d0:	ldr	x20, [x1]
  40b9d4:	str	x23, [sp, #16]
  40b9d8:	mov	x29, sp
  40b9dc:	cbz	x20, 40ba2c <__fxstatat@plt+0x98dc>
  40b9e0:	mov	x22, x2
  40b9e4:	mov	x23, x1
  40b9e8:	mov	x1, x2
  40b9ec:	mov	x2, x3
  40b9f0:	mov	x19, x3
  40b9f4:	mov	x21, x0
  40b9f8:	bl	401e40 <bcmp@plt>
  40b9fc:	cbz	w0, 40ba2c <__fxstatat@plt+0x98dc>
  40ba00:	add	x22, x22, x19
  40ba04:	add	x23, x23, #0x8
  40ba08:	ldr	x20, [x23]
  40ba0c:	cbz	x20, 40ba2c <__fxstatat@plt+0x98dc>
  40ba10:	mov	x0, x21
  40ba14:	mov	x1, x22
  40ba18:	mov	x2, x19
  40ba1c:	bl	401e40 <bcmp@plt>
  40ba20:	add	x22, x22, x19
  40ba24:	add	x23, x23, #0x8
  40ba28:	cbnz	w0, 40ba08 <__fxstatat@plt+0x98b8>
  40ba2c:	mov	x0, x20
  40ba30:	ldp	x20, x19, [sp, #48]
  40ba34:	ldp	x22, x21, [sp, #32]
  40ba38:	ldr	x23, [sp, #16]
  40ba3c:	ldp	x29, x30, [sp], #64
  40ba40:	ret
  40ba44:	stp	x29, x30, [sp, #-48]!
  40ba48:	str	x21, [sp, #16]
  40ba4c:	stp	x20, x19, [sp, #32]
  40ba50:	mov	x29, sp
  40ba54:	mov	x20, x0
  40ba58:	bl	401cf0 <__fpending@plt>
  40ba5c:	ldr	w21, [x20]
  40ba60:	mov	x19, x0
  40ba64:	mov	x0, x20
  40ba68:	bl	40bc80 <__fxstatat@plt+0x9b30>
  40ba6c:	mov	w8, w0
  40ba70:	tbnz	w21, #5, 40ba98 <__fxstatat@plt+0x9948>
  40ba74:	cmp	w8, #0x0
  40ba78:	csetm	w0, ne  // ne = any
  40ba7c:	cbnz	x19, 40baa8 <__fxstatat@plt+0x9958>
  40ba80:	cbz	w8, 40baa8 <__fxstatat@plt+0x9958>
  40ba84:	bl	4020f0 <__errno_location@plt>
  40ba88:	ldr	w8, [x0]
  40ba8c:	cmp	w8, #0x9
  40ba90:	csetm	w0, ne  // ne = any
  40ba94:	b	40baa8 <__fxstatat@plt+0x9958>
  40ba98:	cbnz	w8, 40baa4 <__fxstatat@plt+0x9954>
  40ba9c:	bl	4020f0 <__errno_location@plt>
  40baa0:	str	wzr, [x0]
  40baa4:	mov	w0, #0xffffffff            	// #-1
  40baa8:	ldp	x20, x19, [sp, #32]
  40baac:	ldr	x21, [sp, #16]
  40bab0:	ldp	x29, x30, [sp], #48
  40bab4:	ret
  40bab8:	sub	sp, sp, #0xe0
  40babc:	stp	x29, x30, [sp, #208]
  40bac0:	add	x29, sp, #0xd0
  40bac4:	stp	x2, x3, [x29, #-80]
  40bac8:	stp	x4, x5, [x29, #-64]
  40bacc:	stp	x6, x7, [x29, #-48]
  40bad0:	stp	q1, q2, [sp, #16]
  40bad4:	stp	q3, q4, [sp, #48]
  40bad8:	str	q0, [sp]
  40badc:	stp	q5, q6, [sp, #80]
  40bae0:	str	q7, [sp, #112]
  40bae4:	tbnz	w1, #6, 40baf0 <__fxstatat@plt+0x99a0>
  40bae8:	mov	w2, wzr
  40baec:	b	40bb48 <__fxstatat@plt+0x99f8>
  40baf0:	mov	x9, #0xffffffffffffffd0    	// #-48
  40baf4:	mov	x11, sp
  40baf8:	sub	x12, x29, #0x50
  40bafc:	movk	x9, #0xff80, lsl #32
  40bb00:	add	x10, x29, #0x10
  40bb04:	mov	x8, #0xffffffffffffffd0    	// #-48
  40bb08:	add	x11, x11, #0x80
  40bb0c:	add	x12, x12, #0x30
  40bb10:	stp	x11, x9, [x29, #-16]
  40bb14:	stp	x10, x12, [x29, #-32]
  40bb18:	tbz	w8, #31, 40bb38 <__fxstatat@plt+0x99e8>
  40bb1c:	add	w9, w8, #0x8
  40bb20:	cmn	w8, #0x8
  40bb24:	stur	w9, [x29, #-8]
  40bb28:	b.gt	40bb38 <__fxstatat@plt+0x99e8>
  40bb2c:	ldur	x9, [x29, #-24]
  40bb30:	add	x8, x9, x8
  40bb34:	b	40bb44 <__fxstatat@plt+0x99f4>
  40bb38:	ldur	x8, [x29, #-32]
  40bb3c:	add	x9, x8, #0x8
  40bb40:	stur	x9, [x29, #-32]
  40bb44:	ldr	w2, [x8]
  40bb48:	bl	401d80 <open@plt>
  40bb4c:	bl	40bc24 <__fxstatat@plt+0x9ad4>
  40bb50:	ldp	x29, x30, [sp, #208]
  40bb54:	add	sp, sp, #0xe0
  40bb58:	ret
  40bb5c:	stp	x29, x30, [sp, #-32]!
  40bb60:	mov	x1, xzr
  40bb64:	str	x19, [sp, #16]
  40bb68:	mov	x29, sp
  40bb6c:	bl	402140 <setlocale@plt>
  40bb70:	cbz	x0, 40bb9c <__fxstatat@plt+0x9a4c>
  40bb74:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40bb78:	add	x1, x1, #0x40a
  40bb7c:	mov	x19, x0
  40bb80:	bl	401f30 <strcmp@plt>
  40bb84:	cbz	w0, 40bba4 <__fxstatat@plt+0x9a54>
  40bb88:	adrp	x1, 40f000 <__fxstatat@plt+0xceb0>
  40bb8c:	add	x1, x1, #0x40c
  40bb90:	mov	x0, x19
  40bb94:	bl	401f30 <strcmp@plt>
  40bb98:	cbz	w0, 40bba4 <__fxstatat@plt+0x9a54>
  40bb9c:	mov	w0, #0x1                   	// #1
  40bba0:	b	40bba8 <__fxstatat@plt+0x9a58>
  40bba4:	mov	w0, wzr
  40bba8:	ldr	x19, [sp, #16]
  40bbac:	ldp	x29, x30, [sp], #32
  40bbb0:	ret
  40bbb4:	ldrb	w9, [x0]
  40bbb8:	cbz	w9, 40bbd8 <__fxstatat@plt+0x9a88>
  40bbbc:	mov	x8, xzr
  40bbc0:	add	x10, x0, #0x1
  40bbc4:	ror	x8, x8, #55
  40bbc8:	add	x8, x8, w9, uxtb
  40bbcc:	ldrb	w9, [x10], #1
  40bbd0:	cbnz	w9, 40bbc4 <__fxstatat@plt+0x9a74>
  40bbd4:	b	40bbdc <__fxstatat@plt+0x9a8c>
  40bbd8:	mov	x8, xzr
  40bbdc:	udiv	x9, x8, x1
  40bbe0:	msub	x0, x9, x1, x8
  40bbe4:	ret
  40bbe8:	stp	x29, x30, [sp, #-16]!
  40bbec:	mov	w0, #0xe                   	// #14
  40bbf0:	mov	x29, sp
  40bbf4:	bl	401d40 <nl_langinfo@plt>
  40bbf8:	adrp	x8, 40e000 <__fxstatat@plt+0xbeb0>
  40bbfc:	add	x8, x8, #0xec9
  40bc00:	cmp	x0, #0x0
  40bc04:	csel	x8, x8, x0, eq  // eq = none
  40bc08:	ldrb	w9, [x8]
  40bc0c:	adrp	x10, 40f000 <__fxstatat@plt+0xceb0>
  40bc10:	add	x10, x10, #0x412
  40bc14:	cmp	w9, #0x0
  40bc18:	csel	x0, x10, x8, eq  // eq = none
  40bc1c:	ldp	x29, x30, [sp], #16
  40bc20:	ret
  40bc24:	stp	x29, x30, [sp, #-48]!
  40bc28:	stp	x20, x19, [sp, #32]
  40bc2c:	mov	w19, w0
  40bc30:	cmp	w0, #0x2
  40bc34:	stp	x22, x21, [sp, #16]
  40bc38:	mov	x29, sp
  40bc3c:	b.hi	40bc6c <__fxstatat@plt+0x9b1c>  // b.pmore
  40bc40:	mov	w0, w19
  40bc44:	bl	40bdf8 <__fxstatat@plt+0x9ca8>
  40bc48:	mov	w20, w0
  40bc4c:	bl	4020f0 <__errno_location@plt>
  40bc50:	ldr	w22, [x0]
  40bc54:	mov	x21, x0
  40bc58:	mov	w0, w19
  40bc5c:	bl	401e70 <close@plt>
  40bc60:	str	w22, [x21]
  40bc64:	mov	w0, w20
  40bc68:	b	40bc70 <__fxstatat@plt+0x9b20>
  40bc6c:	mov	w0, w19
  40bc70:	ldp	x20, x19, [sp, #32]
  40bc74:	ldp	x22, x21, [sp, #16]
  40bc78:	ldp	x29, x30, [sp], #48
  40bc7c:	ret
  40bc80:	stp	x29, x30, [sp, #-48]!
  40bc84:	str	x21, [sp, #16]
  40bc88:	stp	x20, x19, [sp, #32]
  40bc8c:	mov	x29, sp
  40bc90:	mov	x19, x0
  40bc94:	bl	401d10 <fileno@plt>
  40bc98:	tbnz	w0, #31, 40bd00 <__fxstatat@plt+0x9bb0>
  40bc9c:	mov	x0, x19
  40bca0:	bl	4020a0 <__freading@plt>
  40bca4:	cbz	w0, 40bcc4 <__fxstatat@plt+0x9b74>
  40bca8:	mov	x0, x19
  40bcac:	bl	401d10 <fileno@plt>
  40bcb0:	mov	w2, #0x1                   	// #1
  40bcb4:	mov	x1, xzr
  40bcb8:	bl	401ce0 <lseek@plt>
  40bcbc:	cmn	x0, #0x1
  40bcc0:	b.eq	40bd00 <__fxstatat@plt+0x9bb0>  // b.none
  40bcc4:	mov	x0, x19
  40bcc8:	bl	40bd14 <__fxstatat@plt+0x9bc4>
  40bccc:	cbz	w0, 40bd00 <__fxstatat@plt+0x9bb0>
  40bcd0:	bl	4020f0 <__errno_location@plt>
  40bcd4:	ldr	w21, [x0]
  40bcd8:	mov	x20, x0
  40bcdc:	mov	x0, x19
  40bce0:	bl	401d30 <fclose@plt>
  40bce4:	cbz	w21, 40bcf0 <__fxstatat@plt+0x9ba0>
  40bce8:	mov	w0, #0xffffffff            	// #-1
  40bcec:	str	w21, [x20]
  40bcf0:	ldp	x20, x19, [sp, #32]
  40bcf4:	ldr	x21, [sp, #16]
  40bcf8:	ldp	x29, x30, [sp], #48
  40bcfc:	ret
  40bd00:	mov	x0, x19
  40bd04:	ldp	x20, x19, [sp, #32]
  40bd08:	ldr	x21, [sp, #16]
  40bd0c:	ldp	x29, x30, [sp], #48
  40bd10:	b	401d30 <fclose@plt>
  40bd14:	stp	x29, x30, [sp, #-32]!
  40bd18:	str	x19, [sp, #16]
  40bd1c:	mov	x19, x0
  40bd20:	mov	x29, sp
  40bd24:	cbz	x0, 40bd4c <__fxstatat@plt+0x9bfc>
  40bd28:	mov	x0, x19
  40bd2c:	bl	4020a0 <__freading@plt>
  40bd30:	cbz	w0, 40bd4c <__fxstatat@plt+0x9bfc>
  40bd34:	ldrb	w8, [x19, #1]
  40bd38:	tbz	w8, #0, 40bd4c <__fxstatat@plt+0x9bfc>
  40bd3c:	mov	w2, #0x1                   	// #1
  40bd40:	mov	x0, x19
  40bd44:	mov	x1, xzr
  40bd48:	bl	40bd5c <__fxstatat@plt+0x9c0c>
  40bd4c:	mov	x0, x19
  40bd50:	ldr	x19, [sp, #16]
  40bd54:	ldp	x29, x30, [sp], #32
  40bd58:	b	402000 <fflush@plt>
  40bd5c:	stp	x29, x30, [sp, #-48]!
  40bd60:	str	x21, [sp, #16]
  40bd64:	stp	x20, x19, [sp, #32]
  40bd68:	ldp	x9, x8, [x0, #8]
  40bd6c:	mov	w20, w2
  40bd70:	mov	x19, x0
  40bd74:	mov	x21, x1
  40bd78:	cmp	x8, x9
  40bd7c:	mov	x29, sp
  40bd80:	b.ne	40bd98 <__fxstatat@plt+0x9c48>  // b.any
  40bd84:	ldp	x9, x8, [x19, #32]
  40bd88:	cmp	x8, x9
  40bd8c:	b.ne	40bd98 <__fxstatat@plt+0x9c48>  // b.any
  40bd90:	ldr	x8, [x19, #72]
  40bd94:	cbz	x8, 40bdb4 <__fxstatat@plt+0x9c64>
  40bd98:	mov	x0, x19
  40bd9c:	mov	x1, x21
  40bda0:	mov	w2, w20
  40bda4:	ldp	x20, x19, [sp, #32]
  40bda8:	ldr	x21, [sp, #16]
  40bdac:	ldp	x29, x30, [sp], #48
  40bdb0:	b	401f50 <fseeko@plt>
  40bdb4:	mov	x0, x19
  40bdb8:	bl	401d10 <fileno@plt>
  40bdbc:	mov	x1, x21
  40bdc0:	mov	w2, w20
  40bdc4:	bl	401ce0 <lseek@plt>
  40bdc8:	cmn	x0, #0x1
  40bdcc:	b.eq	40bde8 <__fxstatat@plt+0x9c98>  // b.none
  40bdd0:	ldr	w9, [x19]
  40bdd4:	mov	x8, x0
  40bdd8:	mov	w0, wzr
  40bddc:	str	x8, [x19, #144]
  40bde0:	and	w9, w9, #0xffffffef
  40bde4:	str	w9, [x19]
  40bde8:	ldp	x20, x19, [sp, #32]
  40bdec:	ldr	x21, [sp, #16]
  40bdf0:	ldp	x29, x30, [sp], #48
  40bdf4:	ret
  40bdf8:	mov	w2, #0x3                   	// #3
  40bdfc:	mov	w1, wzr
  40be00:	b	40be04 <__fxstatat@plt+0x9cb4>
  40be04:	sub	sp, sp, #0x100
  40be08:	stp	x29, x30, [sp, #208]
  40be0c:	add	x29, sp, #0xd0
  40be10:	mov	x8, #0xffffffffffffffd0    	// #-48
  40be14:	mov	x9, sp
  40be18:	sub	x10, x29, #0x50
  40be1c:	stp	x20, x19, [sp, #240]
  40be20:	mov	w19, w0
  40be24:	movk	x8, #0xff80, lsl #32
  40be28:	add	x11, x29, #0x30
  40be2c:	cmp	w1, #0xb
  40be30:	add	x9, x9, #0x80
  40be34:	add	x10, x10, #0x30
  40be38:	stp	x22, x21, [sp, #224]
  40be3c:	stp	x2, x3, [x29, #-80]
  40be40:	stp	x4, x5, [x29, #-64]
  40be44:	stp	x6, x7, [x29, #-48]
  40be48:	stp	q1, q2, [sp, #16]
  40be4c:	stp	q3, q4, [sp, #48]
  40be50:	str	q0, [sp]
  40be54:	stp	q5, q6, [sp, #80]
  40be58:	str	q7, [sp, #112]
  40be5c:	stp	x9, x8, [x29, #-16]
  40be60:	stp	x11, x10, [x29, #-32]
  40be64:	b.hi	40beb0 <__fxstatat@plt+0x9d60>  // b.pmore
  40be68:	mov	w8, #0x1                   	// #1
  40be6c:	lsl	w8, w8, w1
  40be70:	mov	w9, #0x514                 	// #1300
  40be74:	tst	w8, w9
  40be78:	b.ne	40bee8 <__fxstatat@plt+0x9d98>  // b.any
  40be7c:	mov	w9, #0xa0a                 	// #2570
  40be80:	tst	w8, w9
  40be84:	b.ne	40bedc <__fxstatat@plt+0x9d8c>  // b.any
  40be88:	cbnz	w1, 40beb0 <__fxstatat@plt+0x9d60>
  40be8c:	ldursw	x8, [x29, #-8]
  40be90:	tbz	w8, #31, 40bf90 <__fxstatat@plt+0x9e40>
  40be94:	add	w9, w8, #0x8
  40be98:	cmn	w8, #0x8
  40be9c:	stur	w9, [x29, #-8]
  40bea0:	b.gt	40bf90 <__fxstatat@plt+0x9e40>
  40bea4:	ldur	x9, [x29, #-24]
  40bea8:	add	x8, x9, x8
  40beac:	b	40bf9c <__fxstatat@plt+0x9e4c>
  40beb0:	sub	w8, w1, #0x400
  40beb4:	cmp	w8, #0xa
  40beb8:	b.hi	40bf6c <__fxstatat@plt+0x9e1c>  // b.pmore
  40bebc:	mov	w9, #0x1                   	// #1
  40bec0:	lsl	w9, w9, w8
  40bec4:	mov	w10, #0x285                 	// #645
  40bec8:	tst	w9, w10
  40becc:	b.ne	40bee8 <__fxstatat@plt+0x9d98>  // b.any
  40bed0:	mov	w10, #0x502                 	// #1282
  40bed4:	tst	w9, w10
  40bed8:	b.eq	40bf40 <__fxstatat@plt+0x9df0>  // b.none
  40bedc:	mov	w0, w19
  40bee0:	bl	401ff0 <fcntl@plt>
  40bee4:	b	40bf24 <__fxstatat@plt+0x9dd4>
  40bee8:	ldursw	x8, [x29, #-8]
  40beec:	tbz	w8, #31, 40bf0c <__fxstatat@plt+0x9dbc>
  40bef0:	add	w9, w8, #0x8
  40bef4:	cmn	w8, #0x8
  40bef8:	stur	w9, [x29, #-8]
  40befc:	b.gt	40bf0c <__fxstatat@plt+0x9dbc>
  40bf00:	ldur	x9, [x29, #-24]
  40bf04:	add	x8, x9, x8
  40bf08:	b	40bf18 <__fxstatat@plt+0x9dc8>
  40bf0c:	ldur	x8, [x29, #-32]
  40bf10:	add	x9, x8, #0x8
  40bf14:	stur	x9, [x29, #-32]
  40bf18:	ldr	w2, [x8]
  40bf1c:	mov	w0, w19
  40bf20:	bl	401ff0 <fcntl@plt>
  40bf24:	mov	w20, w0
  40bf28:	mov	w0, w20
  40bf2c:	ldp	x20, x19, [sp, #240]
  40bf30:	ldp	x22, x21, [sp, #224]
  40bf34:	ldp	x29, x30, [sp, #208]
  40bf38:	add	sp, sp, #0x100
  40bf3c:	ret
  40bf40:	cmp	w8, #0x6
  40bf44:	b.ne	40bf6c <__fxstatat@plt+0x9e1c>  // b.any
  40bf48:	ldursw	x8, [x29, #-8]
  40bf4c:	tbz	w8, #31, 40bfac <__fxstatat@plt+0x9e5c>
  40bf50:	add	w9, w8, #0x8
  40bf54:	cmn	w8, #0x8
  40bf58:	stur	w9, [x29, #-8]
  40bf5c:	b.gt	40bfac <__fxstatat@plt+0x9e5c>
  40bf60:	ldur	x9, [x29, #-24]
  40bf64:	add	x8, x9, x8
  40bf68:	b	40bfb8 <__fxstatat@plt+0x9e68>
  40bf6c:	ldursw	x8, [x29, #-8]
  40bf70:	tbz	w8, #31, 40c018 <__fxstatat@plt+0x9ec8>
  40bf74:	add	w9, w8, #0x8
  40bf78:	cmn	w8, #0x8
  40bf7c:	stur	w9, [x29, #-8]
  40bf80:	b.gt	40c018 <__fxstatat@plt+0x9ec8>
  40bf84:	ldur	x9, [x29, #-24]
  40bf88:	add	x8, x9, x8
  40bf8c:	b	40c024 <__fxstatat@plt+0x9ed4>
  40bf90:	ldur	x8, [x29, #-32]
  40bf94:	add	x9, x8, #0x8
  40bf98:	stur	x9, [x29, #-32]
  40bf9c:	ldr	w2, [x8]
  40bfa0:	mov	w0, w19
  40bfa4:	mov	w1, wzr
  40bfa8:	b	40bf20 <__fxstatat@plt+0x9dd0>
  40bfac:	ldur	x8, [x29, #-32]
  40bfb0:	add	x9, x8, #0x8
  40bfb4:	stur	x9, [x29, #-32]
  40bfb8:	adrp	x22, 420000 <__fxstatat@plt+0x1deb0>
  40bfbc:	ldr	w9, [x22, #1960]
  40bfc0:	ldr	w21, [x8]
  40bfc4:	tbnz	w9, #31, 40c040 <__fxstatat@plt+0x9ef0>
  40bfc8:	mov	w1, #0x406                 	// #1030
  40bfcc:	mov	w0, w19
  40bfd0:	mov	w2, w21
  40bfd4:	bl	401ff0 <fcntl@plt>
  40bfd8:	mov	w20, w0
  40bfdc:	tbz	w0, #31, 40c034 <__fxstatat@plt+0x9ee4>
  40bfe0:	bl	4020f0 <__errno_location@plt>
  40bfe4:	ldr	w8, [x0]
  40bfe8:	cmp	w8, #0x16
  40bfec:	b.ne	40c034 <__fxstatat@plt+0x9ee4>  // b.any
  40bff0:	mov	w0, w19
  40bff4:	mov	w1, wzr
  40bff8:	mov	w2, w21
  40bffc:	bl	401ff0 <fcntl@plt>
  40c000:	mov	w20, w0
  40c004:	tbnz	w0, #31, 40bf28 <__fxstatat@plt+0x9dd8>
  40c008:	mov	w8, #0xffffffff            	// #-1
  40c00c:	str	w8, [x22, #1960]
  40c010:	mov	w8, #0x1                   	// #1
  40c014:	b	40c060 <__fxstatat@plt+0x9f10>
  40c018:	ldur	x8, [x29, #-32]
  40c01c:	add	x9, x8, #0x8
  40c020:	stur	x9, [x29, #-32]
  40c024:	ldr	x2, [x8]
  40c028:	mov	w0, w19
  40c02c:	bl	401ff0 <fcntl@plt>
  40c030:	b	40bf24 <__fxstatat@plt+0x9dd4>
  40c034:	mov	w8, #0x1                   	// #1
  40c038:	str	w8, [x22, #1960]
  40c03c:	b	40bf28 <__fxstatat@plt+0x9dd8>
  40c040:	mov	w0, w19
  40c044:	mov	w1, wzr
  40c048:	mov	w2, w21
  40c04c:	bl	401ff0 <fcntl@plt>
  40c050:	ldr	w8, [x22, #1960]
  40c054:	mov	w20, w0
  40c058:	cmn	w8, #0x1
  40c05c:	cset	w8, eq  // eq = none
  40c060:	cbz	w8, 40bf28 <__fxstatat@plt+0x9dd8>
  40c064:	tbnz	w20, #31, 40bf28 <__fxstatat@plt+0x9dd8>
  40c068:	mov	w1, #0x1                   	// #1
  40c06c:	mov	w0, w20
  40c070:	bl	401ff0 <fcntl@plt>
  40c074:	tbnz	w0, #31, 40c090 <__fxstatat@plt+0x9f40>
  40c078:	orr	w2, w0, #0x1
  40c07c:	mov	w1, #0x2                   	// #2
  40c080:	mov	w0, w20
  40c084:	bl	401ff0 <fcntl@plt>
  40c088:	cmn	w0, #0x1
  40c08c:	b.ne	40bf28 <__fxstatat@plt+0x9dd8>  // b.any
  40c090:	bl	4020f0 <__errno_location@plt>
  40c094:	ldr	w21, [x0]
  40c098:	mov	x19, x0
  40c09c:	mov	w0, w20
  40c0a0:	bl	401e70 <close@plt>
  40c0a4:	str	w21, [x19]
  40c0a8:	mov	w20, #0xffffffff            	// #-1
  40c0ac:	b	40bf28 <__fxstatat@plt+0x9dd8>
  40c0b0:	stp	x29, x30, [sp, #-48]!
  40c0b4:	mov	x29, sp
  40c0b8:	str	q0, [sp, #16]
  40c0bc:	str	q1, [sp, #32]
  40c0c0:	ldp	x2, x0, [sp, #16]
  40c0c4:	ldp	x5, x3, [sp, #32]
  40c0c8:	mrs	x10, fpcr
  40c0cc:	lsr	x1, x0, #63
  40c0d0:	ubfx	x6, x0, #0, #48
  40c0d4:	and	w13, w1, #0xff
  40c0d8:	mov	x14, x1
  40c0dc:	ubfx	x7, x0, #48, #15
  40c0e0:	cbz	w7, 40c500 <__fxstatat@plt+0xa3b0>
  40c0e4:	mov	w4, #0x7fff                	// #32767
  40c0e8:	cmp	w7, w4
  40c0ec:	b.eq	40c548 <__fxstatat@plt+0xa3f8>  // b.none
  40c0f0:	and	x7, x7, #0xffff
  40c0f4:	extr	x6, x6, x2, #61
  40c0f8:	mov	x15, #0xffffffffffffc001    	// #-16383
  40c0fc:	orr	x4, x6, #0x8000000000000
  40c100:	add	x7, x7, x15
  40c104:	lsl	x2, x2, #3
  40c108:	mov	x1, #0x0                   	// #0
  40c10c:	mov	x16, #0x0                   	// #0
  40c110:	mov	w0, #0x0                   	// #0
  40c114:	lsr	x8, x3, #63
  40c118:	ubfx	x6, x3, #0, #48
  40c11c:	and	w15, w8, #0xff
  40c120:	ubfx	x9, x3, #48, #15
  40c124:	cbz	w9, 40c4bc <__fxstatat@plt+0xa36c>
  40c128:	mov	w11, #0x7fff                	// #32767
  40c12c:	cmp	w9, w11
  40c130:	b.eq	40c1f4 <__fxstatat@plt+0xa0a4>  // b.none
  40c134:	and	x9, x9, #0xffff
  40c138:	extr	x6, x6, x5, #61
  40c13c:	mov	x12, #0xffffffffffffc001    	// #-16383
  40c140:	orr	x6, x6, #0x8000000000000
  40c144:	add	x9, x9, x12
  40c148:	lsl	x5, x5, #3
  40c14c:	sub	x7, x7, x9
  40c150:	mov	x9, #0x0                   	// #0
  40c154:	eor	w11, w13, w15
  40c158:	cmp	x1, #0x9
  40c15c:	and	x3, x11, #0xff
  40c160:	mov	x12, x3
  40c164:	b.gt	40c494 <__fxstatat@plt+0xa344>
  40c168:	cmp	x1, #0x7
  40c16c:	b.gt	40c654 <__fxstatat@plt+0xa504>
  40c170:	cmp	x1, #0x3
  40c174:	b.eq	40c190 <__fxstatat@plt+0xa040>  // b.none
  40c178:	b.le	40c464 <__fxstatat@plt+0xa314>
  40c17c:	cmp	x1, #0x5
  40c180:	b.eq	40c4a4 <__fxstatat@plt+0xa354>  // b.none
  40c184:	b.le	40c288 <__fxstatat@plt+0xa138>
  40c188:	cmp	x1, #0x6
  40c18c:	b.eq	40c258 <__fxstatat@plt+0xa108>  // b.none
  40c190:	cmp	x9, #0x1
  40c194:	b.eq	40c5d8 <__fxstatat@plt+0xa488>  // b.none
  40c198:	cbz	x9, 40c1ac <__fxstatat@plt+0xa05c>
  40c19c:	cmp	x9, #0x2
  40c1a0:	b.eq	40c7dc <__fxstatat@plt+0xa68c>  // b.none
  40c1a4:	cmp	x9, #0x3
  40c1a8:	b.eq	40c7c4 <__fxstatat@plt+0xa674>  // b.none
  40c1ac:	mov	x1, #0x3fff                	// #16383
  40c1b0:	mov	x12, x8
  40c1b4:	add	x3, x7, x1
  40c1b8:	cmp	x3, #0x0
  40c1bc:	b.le	40c698 <__fxstatat@plt+0xa548>
  40c1c0:	tst	x5, #0x7
  40c1c4:	b.ne	40c608 <__fxstatat@plt+0xa4b8>  // b.any
  40c1c8:	and	w11, w12, #0x1
  40c1cc:	tbz	x6, #52, 40c1d8 <__fxstatat@plt+0xa088>
  40c1d0:	and	x6, x6, #0xffefffffffffffff
  40c1d4:	add	x3, x7, #0x4, lsl #12
  40c1d8:	mov	x1, #0x7ffe                	// #32766
  40c1dc:	cmp	x3, x1
  40c1e0:	b.gt	40c780 <__fxstatat@plt+0xa630>
  40c1e4:	and	w1, w3, #0x7fff
  40c1e8:	extr	x2, x6, x5, #3
  40c1ec:	ubfx	x6, x6, #3, #48
  40c1f0:	b	40c264 <__fxstatat@plt+0xa114>
  40c1f4:	mov	x9, #0xffffffffffff8001    	// #-32767
  40c1f8:	orr	x3, x6, x5
  40c1fc:	add	x7, x7, x9
  40c200:	cbz	x3, 40c57c <__fxstatat@plt+0xa42c>
  40c204:	tst	x6, #0x800000000000
  40c208:	orr	x1, x1, #0x3
  40c20c:	csinc	w0, w0, wzr, ne  // ne = any
  40c210:	mov	x9, #0x3                   	// #3
  40c214:	eor	w11, w13, w15
  40c218:	cmp	x1, #0x9
  40c21c:	and	x3, x11, #0xff
  40c220:	mov	x12, x3
  40c224:	b.le	40c168 <__fxstatat@plt+0xa018>
  40c228:	cmp	x1, #0xf
  40c22c:	b.ne	40c494 <__fxstatat@plt+0xa344>  // b.any
  40c230:	tbz	x4, #47, 40c640 <__fxstatat@plt+0xa4f0>
  40c234:	tbnz	x6, #47, 40c640 <__fxstatat@plt+0xa4f0>
  40c238:	orr	x6, x6, #0x800000000000
  40c23c:	mov	w11, w15
  40c240:	and	x6, x6, #0xffffffffffff
  40c244:	mov	x2, x5
  40c248:	mov	w1, #0x7fff                	// #32767
  40c24c:	b	40c264 <__fxstatat@plt+0xa114>
  40c250:	cmp	x1, #0x2
  40c254:	b.ne	40c290 <__fxstatat@plt+0xa140>  // b.any
  40c258:	mov	w1, #0x0                   	// #0
  40c25c:	mov	x6, #0x0                   	// #0
  40c260:	mov	x2, #0x0                   	// #0
  40c264:	mov	x5, #0x0                   	// #0
  40c268:	orr	w1, w1, w11, lsl #15
  40c26c:	bfxil	x5, x6, #0, #48
  40c270:	fmov	d0, x2
  40c274:	bfi	x5, x1, #48, #16
  40c278:	fmov	v0.d[1], x5
  40c27c:	cbnz	w0, 40c484 <__fxstatat@plt+0xa334>
  40c280:	ldp	x29, x30, [sp], #48
  40c284:	ret
  40c288:	cmp	x1, #0x4
  40c28c:	b.eq	40c258 <__fxstatat@plt+0xa108>  // b.none
  40c290:	cmp	x4, x6
  40c294:	b.ls	40c5ec <__fxstatat@plt+0xa49c>  // b.plast
  40c298:	lsr	x3, x4, #1
  40c29c:	extr	x8, x4, x2, #1
  40c2a0:	lsl	x2, x2, #63
  40c2a4:	ubfx	x14, x6, #20, #32
  40c2a8:	extr	x9, x6, x5, #52
  40c2ac:	lsl	x13, x5, #12
  40c2b0:	and	x15, x9, #0xffffffff
  40c2b4:	udiv	x5, x3, x14
  40c2b8:	msub	x3, x5, x14, x3
  40c2bc:	mul	x1, x15, x5
  40c2c0:	extr	x3, x3, x8, #32
  40c2c4:	cmp	x1, x3
  40c2c8:	b.ls	40c2dc <__fxstatat@plt+0xa18c>  // b.plast
  40c2cc:	adds	x3, x9, x3
  40c2d0:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  40c2d4:	b.hi	40c8bc <__fxstatat@plt+0xa76c>  // b.pmore
  40c2d8:	sub	x5, x5, #0x1
  40c2dc:	sub	x3, x3, x1
  40c2e0:	mov	x4, x8
  40c2e4:	udiv	x1, x3, x14
  40c2e8:	msub	x3, x1, x14, x3
  40c2ec:	mul	x6, x15, x1
  40c2f0:	bfi	x4, x3, #32, #32
  40c2f4:	cmp	x6, x4
  40c2f8:	b.ls	40c30c <__fxstatat@plt+0xa1bc>  // b.plast
  40c2fc:	adds	x4, x9, x4
  40c300:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  40c304:	b.hi	40c8b0 <__fxstatat@plt+0xa760>  // b.pmore
  40c308:	sub	x1, x1, #0x1
  40c30c:	orr	x8, x1, x5, lsl #32
  40c310:	and	x17, x13, #0xffffffff
  40c314:	and	x1, x8, #0xffffffff
  40c318:	lsr	x16, x13, #32
  40c31c:	lsr	x5, x8, #32
  40c320:	sub	x4, x4, x6
  40c324:	mov	x18, #0x100000000           	// #4294967296
  40c328:	mul	x3, x1, x17
  40c32c:	mul	x30, x5, x17
  40c330:	madd	x6, x16, x1, x30
  40c334:	and	x1, x3, #0xffffffff
  40c338:	mul	x5, x5, x16
  40c33c:	add	x3, x6, x3, lsr #32
  40c340:	add	x6, x5, x18
  40c344:	cmp	x30, x3
  40c348:	csel	x5, x6, x5, hi  // hi = pmore
  40c34c:	add	x1, x1, x3, lsl #32
  40c350:	add	x5, x5, x3, lsr #32
  40c354:	cmp	x4, x5
  40c358:	b.cc	40c664 <__fxstatat@plt+0xa514>  // b.lo, b.ul, b.last
  40c35c:	ccmp	x2, x1, #0x2, eq  // eq = none
  40c360:	mov	x6, x8
  40c364:	b.cc	40c664 <__fxstatat@plt+0xa514>  // b.lo, b.ul, b.last
  40c368:	subs	x8, x2, x1
  40c36c:	mov	x3, #0x3fff                	// #16383
  40c370:	cmp	x2, x1
  40c374:	add	x3, x7, x3
  40c378:	sbc	x4, x4, x5
  40c37c:	cmp	x9, x4
  40c380:	b.eq	40c8c8 <__fxstatat@plt+0xa778>  // b.none
  40c384:	udiv	x5, x4, x14
  40c388:	msub	x4, x5, x14, x4
  40c38c:	mul	x2, x15, x5
  40c390:	extr	x1, x4, x8, #32
  40c394:	cmp	x2, x1
  40c398:	b.ls	40c3ac <__fxstatat@plt+0xa25c>  // b.plast
  40c39c:	adds	x1, x9, x1
  40c3a0:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  40c3a4:	b.hi	40c980 <__fxstatat@plt+0xa830>  // b.pmore
  40c3a8:	sub	x5, x5, #0x1
  40c3ac:	sub	x1, x1, x2
  40c3b0:	udiv	x2, x1, x14
  40c3b4:	msub	x1, x2, x14, x1
  40c3b8:	mul	x15, x15, x2
  40c3bc:	bfi	x8, x1, #32, #32
  40c3c0:	mov	x1, x8
  40c3c4:	cmp	x15, x8
  40c3c8:	b.ls	40c3dc <__fxstatat@plt+0xa28c>  // b.plast
  40c3cc:	adds	x1, x9, x8
  40c3d0:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  40c3d4:	b.hi	40c98c <__fxstatat@plt+0xa83c>  // b.pmore
  40c3d8:	sub	x2, x2, #0x1
  40c3dc:	orr	x5, x2, x5, lsl #32
  40c3e0:	mov	x11, #0x100000000           	// #4294967296
  40c3e4:	and	x4, x5, #0xffffffff
  40c3e8:	sub	x1, x1, x15
  40c3ec:	lsr	x14, x5, #32
  40c3f0:	mul	x2, x17, x4
  40c3f4:	mul	x17, x14, x17
  40c3f8:	madd	x4, x16, x4, x17
  40c3fc:	and	x8, x2, #0xffffffff
  40c400:	mul	x16, x16, x14
  40c404:	add	x2, x4, x2, lsr #32
  40c408:	add	x4, x16, x11
  40c40c:	cmp	x17, x2
  40c410:	csel	x16, x4, x16, hi  // hi = pmore
  40c414:	add	x4, x8, x2, lsl #32
  40c418:	add	x16, x16, x2, lsr #32
  40c41c:	cmp	x1, x16
  40c420:	b.cs	40c800 <__fxstatat@plt+0xa6b0>  // b.hs, b.nlast
  40c424:	adds	x2, x9, x1
  40c428:	sub	x8, x5, #0x1
  40c42c:	mov	x1, x2
  40c430:	b.cs	40c444 <__fxstatat@plt+0xa2f4>  // b.hs, b.nlast
  40c434:	cmp	x2, x16
  40c438:	b.cc	40c900 <__fxstatat@plt+0xa7b0>  // b.lo, b.ul, b.last
  40c43c:	ccmp	x13, x4, #0x2, eq  // eq = none
  40c440:	b.cc	40c900 <__fxstatat@plt+0xa7b0>  // b.lo, b.ul, b.last
  40c444:	cmp	x13, x4
  40c448:	mov	x5, x8
  40c44c:	cset	w2, ne  // ne = any
  40c450:	cmp	w2, #0x0
  40c454:	orr	x2, x5, #0x1
  40c458:	ccmp	x1, x16, #0x0, eq  // eq = none
  40c45c:	csel	x5, x2, x5, ne  // ne = any
  40c460:	b	40c1b8 <__fxstatat@plt+0xa068>
  40c464:	cmp	x1, #0x1
  40c468:	b.ne	40c250 <__fxstatat@plt+0xa100>  // b.any
  40c46c:	mov	x4, #0x0                   	// #0
  40c470:	fmov	d0, x4
  40c474:	lsl	x3, x3, #63
  40c478:	orr	w0, w0, #0x2
  40c47c:	orr	x5, x3, #0x7fff000000000000
  40c480:	fmov	v0.d[1], x5
  40c484:	str	q0, [sp, #16]
  40c488:	bl	40d628 <__fxstatat@plt+0xb4d8>
  40c48c:	ldr	q0, [sp, #16]
  40c490:	b	40c280 <__fxstatat@plt+0xa130>
  40c494:	cmp	x1, #0xb
  40c498:	b.gt	40c568 <__fxstatat@plt+0xa418>
  40c49c:	cmp	x1, #0xa
  40c4a0:	b.ne	40c190 <__fxstatat@plt+0xa040>  // b.any
  40c4a4:	mov	w11, #0x0                   	// #0
  40c4a8:	mov	x6, #0xffffffffffff        	// #281474976710655
  40c4ac:	mov	x2, #0xffffffffffffffff    	// #-1
  40c4b0:	mov	w0, #0x1                   	// #1
  40c4b4:	mov	w1, #0x7fff                	// #32767
  40c4b8:	b	40c264 <__fxstatat@plt+0xa114>
  40c4bc:	orr	x3, x6, x5
  40c4c0:	cbz	x3, 40c5a8 <__fxstatat@plt+0xa458>
  40c4c4:	cbz	x6, 40c75c <__fxstatat@plt+0xa60c>
  40c4c8:	clz	x3, x6
  40c4cc:	sub	x9, x3, #0xf
  40c4d0:	add	w12, w9, #0x3
  40c4d4:	mov	w11, #0x3d                  	// #61
  40c4d8:	sub	w9, w11, w9
  40c4dc:	lsl	x6, x6, x12
  40c4e0:	lsr	x9, x5, x9
  40c4e4:	orr	x6, x9, x6
  40c4e8:	lsl	x5, x5, x12
  40c4ec:	add	x7, x3, x7
  40c4f0:	mov	x11, #0x3fef                	// #16367
  40c4f4:	mov	x9, #0x0                   	// #0
  40c4f8:	add	x7, x7, x11
  40c4fc:	b	40c154 <__fxstatat@plt+0xa004>
  40c500:	orr	x4, x6, x2
  40c504:	cbz	x4, 40c590 <__fxstatat@plt+0xa440>
  40c508:	cbz	x6, 40c738 <__fxstatat@plt+0xa5e8>
  40c50c:	clz	x0, x6
  40c510:	sub	x4, x0, #0xf
  40c514:	add	w7, w4, #0x3
  40c518:	mov	w1, #0x3d                  	// #61
  40c51c:	sub	w4, w1, w4
  40c520:	lsl	x6, x6, x7
  40c524:	lsr	x4, x2, x4
  40c528:	orr	x4, x4, x6
  40c52c:	lsl	x2, x2, x7
  40c530:	mov	x7, #0xffffffffffffc011    	// #-16367
  40c534:	mov	x1, #0x0                   	// #0
  40c538:	sub	x7, x7, x0
  40c53c:	mov	x16, #0x0                   	// #0
  40c540:	mov	w0, #0x0                   	// #0
  40c544:	b	40c114 <__fxstatat@plt+0x9fc4>
  40c548:	orr	x4, x6, x2
  40c54c:	cbnz	x4, 40c5bc <__fxstatat@plt+0xa46c>
  40c550:	mov	x2, #0x0                   	// #0
  40c554:	mov	x1, #0x8                   	// #8
  40c558:	mov	x7, #0x7fff                	// #32767
  40c55c:	mov	x16, #0x2                   	// #2
  40c560:	mov	w0, #0x0                   	// #0
  40c564:	b	40c114 <__fxstatat@plt+0x9fc4>
  40c568:	mov	x6, x4
  40c56c:	mov	x5, x2
  40c570:	mov	x8, x14
  40c574:	mov	x9, x16
  40c578:	b	40c190 <__fxstatat@plt+0xa040>
  40c57c:	orr	x1, x1, #0x2
  40c580:	mov	x6, #0x0                   	// #0
  40c584:	mov	x5, #0x0                   	// #0
  40c588:	mov	x9, #0x2                   	// #2
  40c58c:	b	40c214 <__fxstatat@plt+0xa0c4>
  40c590:	mov	x2, #0x0                   	// #0
  40c594:	mov	x1, #0x4                   	// #4
  40c598:	mov	x7, #0x0                   	// #0
  40c59c:	mov	x16, #0x1                   	// #1
  40c5a0:	mov	w0, #0x0                   	// #0
  40c5a4:	b	40c114 <__fxstatat@plt+0x9fc4>
  40c5a8:	orr	x1, x1, #0x1
  40c5ac:	mov	x6, #0x0                   	// #0
  40c5b0:	mov	x5, #0x0                   	// #0
  40c5b4:	mov	x9, #0x1                   	// #1
  40c5b8:	b	40c154 <__fxstatat@plt+0xa004>
  40c5bc:	lsr	x0, x6, #47
  40c5c0:	mov	x4, x6
  40c5c4:	eor	w0, w0, #0x1
  40c5c8:	mov	x1, #0xc                   	// #12
  40c5cc:	mov	x7, #0x7fff                	// #32767
  40c5d0:	mov	x16, #0x3                   	// #3
  40c5d4:	b	40c114 <__fxstatat@plt+0x9fc4>
  40c5d8:	mov	w11, w8
  40c5dc:	mov	w1, #0x0                   	// #0
  40c5e0:	mov	x6, #0x0                   	// #0
  40c5e4:	mov	x2, #0x0                   	// #0
  40c5e8:	b	40c264 <__fxstatat@plt+0xa114>
  40c5ec:	ccmp	x5, x2, #0x2, eq  // eq = none
  40c5f0:	b.ls	40c298 <__fxstatat@plt+0xa148>  // b.plast
  40c5f4:	mov	x8, x2
  40c5f8:	sub	x7, x7, #0x1
  40c5fc:	mov	x3, x4
  40c600:	mov	x2, #0x0                   	// #0
  40c604:	b	40c2a4 <__fxstatat@plt+0xa154>
  40c608:	and	x1, x10, #0xc00000
  40c60c:	orr	w0, w0, #0x10
  40c610:	cmp	x1, #0x400, lsl #12
  40c614:	b.eq	40c968 <__fxstatat@plt+0xa818>  // b.none
  40c618:	cmp	x1, #0x800, lsl #12
  40c61c:	b.eq	40c87c <__fxstatat@plt+0xa72c>  // b.none
  40c620:	cbnz	x1, 40c1c8 <__fxstatat@plt+0xa078>
  40c624:	and	x1, x5, #0xf
  40c628:	and	w11, w12, #0x1
  40c62c:	cmp	x1, #0x4
  40c630:	b.eq	40c1cc <__fxstatat@plt+0xa07c>  // b.none
  40c634:	adds	x5, x5, #0x4
  40c638:	cinc	x6, x6, cs  // cs = hs, nlast
  40c63c:	b	40c1cc <__fxstatat@plt+0xa07c>
  40c640:	orr	x6, x4, #0x800000000000
  40c644:	mov	w11, w13
  40c648:	and	x6, x6, #0xffffffffffff
  40c64c:	mov	w1, #0x7fff                	// #32767
  40c650:	b	40c264 <__fxstatat@plt+0xa114>
  40c654:	mov	w1, #0x7fff                	// #32767
  40c658:	mov	x6, #0x0                   	// #0
  40c65c:	mov	x2, #0x0                   	// #0
  40c660:	b	40c264 <__fxstatat@plt+0xa114>
  40c664:	adds	x3, x2, x13
  40c668:	sub	x6, x8, #0x1
  40c66c:	adc	x4, x4, x9
  40c670:	cset	x18, cs  // cs = hs, nlast
  40c674:	mov	x2, x3
  40c678:	cmp	x9, x4
  40c67c:	b.cs	40c7f0 <__fxstatat@plt+0xa6a0>  // b.hs, b.nlast
  40c680:	cmp	x5, x4
  40c684:	b.ls	40c818 <__fxstatat@plt+0xa6c8>  // b.plast
  40c688:	adds	x2, x13, x3
  40c68c:	sub	x6, x8, #0x2
  40c690:	adc	x4, x4, x9
  40c694:	b	40c368 <__fxstatat@plt+0xa218>
  40c698:	mov	x1, #0x1                   	// #1
  40c69c:	sub	x1, x1, x3
  40c6a0:	cmp	x1, #0x74
  40c6a4:	and	w11, w12, #0x1
  40c6a8:	b.le	40c6c4 <__fxstatat@plt+0xa574>
  40c6ac:	orr	x2, x5, x6
  40c6b0:	cbnz	x2, 40c8e4 <__fxstatat@plt+0xa794>
  40c6b4:	orr	w0, w0, #0x8
  40c6b8:	mov	w1, #0x0                   	// #0
  40c6bc:	mov	x6, #0x0                   	// #0
  40c6c0:	b	40c7a8 <__fxstatat@plt+0xa658>
  40c6c4:	cmp	x1, #0x3f
  40c6c8:	b.le	40c824 <__fxstatat@plt+0xa6d4>
  40c6cc:	mov	w2, #0x80                  	// #128
  40c6d0:	sub	w2, w2, w1
  40c6d4:	cmp	x1, #0x40
  40c6d8:	sub	w1, w1, #0x40
  40c6dc:	lsl	x2, x6, x2
  40c6e0:	orr	x2, x5, x2
  40c6e4:	csel	x5, x2, x5, ne  // ne = any
  40c6e8:	lsr	x6, x6, x1
  40c6ec:	cmp	x5, #0x0
  40c6f0:	cset	x2, ne  // ne = any
  40c6f4:	orr	x2, x2, x6
  40c6f8:	ands	x6, x2, #0x7
  40c6fc:	b.eq	40c858 <__fxstatat@plt+0xa708>  // b.none
  40c700:	mov	x6, #0x0                   	// #0
  40c704:	and	x10, x10, #0xc00000
  40c708:	orr	w0, w0, #0x10
  40c70c:	cmp	x10, #0x400, lsl #12
  40c710:	b.eq	40c9a4 <__fxstatat@plt+0xa854>  // b.none
  40c714:	cmp	x10, #0x800, lsl #12
  40c718:	b.eq	40c9b8 <__fxstatat@plt+0xa868>  // b.none
  40c71c:	cbz	x10, 40c920 <__fxstatat@plt+0xa7d0>
  40c720:	tbnz	x6, #51, 40c938 <__fxstatat@plt+0xa7e8>
  40c724:	orr	w0, w0, #0x8
  40c728:	extr	x2, x6, x2, #3
  40c72c:	mov	w1, #0x0                   	// #0
  40c730:	ubfx	x6, x6, #3, #48
  40c734:	b	40c7a8 <__fxstatat@plt+0xa658>
  40c738:	clz	x7, x2
  40c73c:	add	x4, x7, #0x31
  40c740:	add	x0, x7, #0x40
  40c744:	cmp	x4, #0x3c
  40c748:	b.le	40c514 <__fxstatat@plt+0xa3c4>
  40c74c:	sub	w4, w4, #0x3d
  40c750:	lsl	x4, x2, x4
  40c754:	mov	x2, #0x0                   	// #0
  40c758:	b	40c530 <__fxstatat@plt+0xa3e0>
  40c75c:	clz	x3, x5
  40c760:	add	x9, x3, #0x31
  40c764:	add	x3, x3, #0x40
  40c768:	cmp	x9, #0x3c
  40c76c:	b.le	40c4d0 <__fxstatat@plt+0xa380>
  40c770:	sub	w6, w9, #0x3d
  40c774:	lsl	x6, x5, x6
  40c778:	mov	x5, #0x0                   	// #0
  40c77c:	b	40c4ec <__fxstatat@plt+0xa39c>
  40c780:	and	x2, x10, #0xc00000
  40c784:	cmp	x2, #0x400, lsl #12
  40c788:	b.eq	40c94c <__fxstatat@plt+0xa7fc>  // b.none
  40c78c:	cmp	x2, #0x800, lsl #12
  40c790:	b.eq	40c894 <__fxstatat@plt+0xa744>  // b.none
  40c794:	cbz	x2, 40c870 <__fxstatat@plt+0xa720>
  40c798:	mov	x6, #0xffffffffffff        	// #281474976710655
  40c79c:	mov	x2, #0xffffffffffffffff    	// #-1
  40c7a0:	mov	w3, #0x14                  	// #20
  40c7a4:	orr	w0, w0, w3
  40c7a8:	mov	x5, #0x0                   	// #0
  40c7ac:	orr	w1, w1, w11, lsl #15
  40c7b0:	bfxil	x5, x6, #0, #48
  40c7b4:	fmov	d0, x2
  40c7b8:	bfi	x5, x1, #48, #16
  40c7bc:	fmov	v0.d[1], x5
  40c7c0:	b	40c484 <__fxstatat@plt+0xa334>
  40c7c4:	orr	x6, x6, #0x800000000000
  40c7c8:	mov	w11, w8
  40c7cc:	and	x6, x6, #0xffffffffffff
  40c7d0:	mov	x2, x5
  40c7d4:	mov	w1, #0x7fff                	// #32767
  40c7d8:	b	40c264 <__fxstatat@plt+0xa114>
  40c7dc:	mov	w11, w8
  40c7e0:	mov	w1, #0x7fff                	// #32767
  40c7e4:	mov	x6, #0x0                   	// #0
  40c7e8:	mov	x2, #0x0                   	// #0
  40c7ec:	b	40c264 <__fxstatat@plt+0xa114>
  40c7f0:	cmp	x18, #0x0
  40c7f4:	ccmp	x9, x4, #0x0, eq  // eq = none
  40c7f8:	b.ne	40c368 <__fxstatat@plt+0xa218>  // b.any
  40c7fc:	b	40c680 <__fxstatat@plt+0xa530>
  40c800:	cmp	x4, #0x0
  40c804:	cset	w2, ne  // ne = any
  40c808:	cmp	w2, #0x0
  40c80c:	ccmp	x1, x16, #0x0, ne  // ne = any
  40c810:	b.ne	40c450 <__fxstatat@plt+0xa300>  // b.any
  40c814:	b	40c424 <__fxstatat@plt+0xa2d4>
  40c818:	ccmp	x1, x3, #0x0, eq  // eq = none
  40c81c:	b.ls	40c368 <__fxstatat@plt+0xa218>  // b.plast
  40c820:	b	40c688 <__fxstatat@plt+0xa538>
  40c824:	mov	w2, #0x40                  	// #64
  40c828:	sub	w2, w2, w1
  40c82c:	lsr	x4, x5, x1
  40c830:	lsl	x5, x5, x2
  40c834:	cmp	x5, #0x0
  40c838:	cset	x3, ne  // ne = any
  40c83c:	lsl	x2, x6, x2
  40c840:	orr	x2, x2, x4
  40c844:	lsr	x6, x6, x1
  40c848:	orr	x2, x2, x3
  40c84c:	tst	x2, #0x7
  40c850:	b.ne	40c704 <__fxstatat@plt+0xa5b4>  // b.any
  40c854:	tbnz	x6, #51, 40c9c4 <__fxstatat@plt+0xa874>
  40c858:	mov	w1, #0x0                   	// #0
  40c85c:	extr	x2, x6, x2, #3
  40c860:	ubfx	x6, x6, #3, #48
  40c864:	tbz	w10, #11, 40c264 <__fxstatat@plt+0xa114>
  40c868:	orr	w0, w0, #0x8
  40c86c:	b	40c7a8 <__fxstatat@plt+0xa658>
  40c870:	mov	w1, #0x7fff                	// #32767
  40c874:	mov	x6, #0x0                   	// #0
  40c878:	b	40c7a0 <__fxstatat@plt+0xa650>
  40c87c:	mov	w11, #0x0                   	// #0
  40c880:	cbz	x12, 40c1cc <__fxstatat@plt+0xa07c>
  40c884:	adds	x5, x5, #0x8
  40c888:	mov	w11, #0x1                   	// #1
  40c88c:	cinc	x6, x6, cs  // cs = hs, nlast
  40c890:	b	40c1cc <__fxstatat@plt+0xa07c>
  40c894:	cmp	x12, #0x0
  40c898:	mov	w2, #0x7fff                	// #32767
  40c89c:	mov	x6, #0xffffffffffff        	// #281474976710655
  40c8a0:	csel	w1, w1, w2, eq  // eq = none
  40c8a4:	csel	x6, x6, xzr, eq  // eq = none
  40c8a8:	csetm	x2, eq  // eq = none
  40c8ac:	b	40c7a0 <__fxstatat@plt+0xa650>
  40c8b0:	sub	x1, x1, #0x2
  40c8b4:	add	x4, x4, x9
  40c8b8:	b	40c30c <__fxstatat@plt+0xa1bc>
  40c8bc:	sub	x5, x5, #0x2
  40c8c0:	add	x3, x3, x9
  40c8c4:	b	40c2dc <__fxstatat@plt+0xa18c>
  40c8c8:	cmp	x3, #0x0
  40c8cc:	mov	x5, #0xffffffffffffffff    	// #-1
  40c8d0:	b.gt	40c608 <__fxstatat@plt+0xa4b8>
  40c8d4:	mov	x1, #0x1                   	// #1
  40c8d8:	sub	x1, x1, x3
  40c8dc:	cmp	x1, #0x74
  40c8e0:	b.le	40c6c4 <__fxstatat@plt+0xa574>
  40c8e4:	and	x10, x10, #0xc00000
  40c8e8:	orr	w0, w0, #0x10
  40c8ec:	cmp	x10, #0x400, lsl #12
  40c8f0:	b.eq	40c998 <__fxstatat@plt+0xa848>  // b.none
  40c8f4:	cmp	x10, #0x800, lsl #12
  40c8f8:	csel	x2, x12, xzr, eq  // eq = none
  40c8fc:	b	40c6b4 <__fxstatat@plt+0xa564>
  40c900:	lsl	x8, x13, #1
  40c904:	sub	x5, x5, #0x2
  40c908:	cmp	x13, x8
  40c90c:	cinc	x1, x9, hi  // hi = pmore
  40c910:	cmp	x4, x8
  40c914:	add	x1, x2, x1
  40c918:	cset	w2, ne  // ne = any
  40c91c:	b	40c450 <__fxstatat@plt+0xa300>
  40c920:	and	x1, x2, #0xf
  40c924:	cmp	x1, #0x4
  40c928:	b.eq	40c934 <__fxstatat@plt+0xa7e4>  // b.none
  40c92c:	adds	x2, x2, #0x4
  40c930:	cinc	x6, x6, cs  // cs = hs, nlast
  40c934:	tbz	x6, #51, 40c724 <__fxstatat@plt+0xa5d4>
  40c938:	orr	w0, w0, #0x8
  40c93c:	mov	w1, #0x1                   	// #1
  40c940:	mov	x6, #0x0                   	// #0
  40c944:	mov	x2, #0x0                   	// #0
  40c948:	b	40c7a8 <__fxstatat@plt+0xa658>
  40c94c:	cmp	x12, #0x0
  40c950:	mov	w2, #0x7fff                	// #32767
  40c954:	mov	x6, #0xffffffffffff        	// #281474976710655
  40c958:	csel	w1, w1, w2, ne  // ne = any
  40c95c:	csel	x6, x6, xzr, ne  // ne = any
  40c960:	csetm	x2, ne  // ne = any
  40c964:	b	40c7a0 <__fxstatat@plt+0xa650>
  40c968:	mov	w11, #0x1                   	// #1
  40c96c:	cbnz	x12, 40c1cc <__fxstatat@plt+0xa07c>
  40c970:	adds	x5, x5, #0x8
  40c974:	mov	w11, #0x0                   	// #0
  40c978:	cinc	x6, x6, cs  // cs = hs, nlast
  40c97c:	b	40c1cc <__fxstatat@plt+0xa07c>
  40c980:	sub	x5, x5, #0x2
  40c984:	add	x1, x1, x9
  40c988:	b	40c3ac <__fxstatat@plt+0xa25c>
  40c98c:	sub	x2, x2, #0x2
  40c990:	add	x1, x1, x9
  40c994:	b	40c3dc <__fxstatat@plt+0xa28c>
  40c998:	mov	x2, #0x1                   	// #1
  40c99c:	sub	x2, x2, x12
  40c9a0:	b	40c6b4 <__fxstatat@plt+0xa564>
  40c9a4:	cbnz	x12, 40c934 <__fxstatat@plt+0xa7e4>
  40c9a8:	adds	x2, x2, #0x8
  40c9ac:	cinc	x6, x6, cs  // cs = hs, nlast
  40c9b0:	tbnz	x6, #51, 40c938 <__fxstatat@plt+0xa7e8>
  40c9b4:	b	40c724 <__fxstatat@plt+0xa5d4>
  40c9b8:	cbnz	x12, 40c9a8 <__fxstatat@plt+0xa858>
  40c9bc:	tbnz	x6, #51, 40c938 <__fxstatat@plt+0xa7e8>
  40c9c0:	b	40c724 <__fxstatat@plt+0xa5d4>
  40c9c4:	orr	w0, w0, #0x10
  40c9c8:	b	40c938 <__fxstatat@plt+0xa7e8>
  40c9cc:	nop
  40c9d0:	stp	x29, x30, [sp, #-48]!
  40c9d4:	mov	x29, sp
  40c9d8:	str	q0, [sp, #16]
  40c9dc:	str	q1, [sp, #32]
  40c9e0:	ldp	x6, x1, [sp, #16]
  40c9e4:	ldp	x7, x0, [sp, #32]
  40c9e8:	mrs	x2, fpcr
  40c9ec:	ubfx	x4, x1, #48, #15
  40c9f0:	lsr	x2, x1, #63
  40c9f4:	lsr	x3, x0, #63
  40c9f8:	ubfx	x9, x0, #0, #48
  40c9fc:	mov	x5, #0x7fff                	// #32767
  40ca00:	mov	x10, x6
  40ca04:	cmp	x4, x5
  40ca08:	and	w2, w2, #0xff
  40ca0c:	ubfx	x1, x1, #0, #48
  40ca10:	and	w3, w3, #0xff
  40ca14:	ubfx	x0, x0, #48, #15
  40ca18:	b.eq	40ca4c <__fxstatat@plt+0xa8fc>  // b.none
  40ca1c:	cmp	x0, x5
  40ca20:	b.eq	40ca38 <__fxstatat@plt+0xa8e8>  // b.none
  40ca24:	cmp	x4, x0
  40ca28:	mov	w0, #0x1                   	// #1
  40ca2c:	b.eq	40ca64 <__fxstatat@plt+0xa914>  // b.none
  40ca30:	ldp	x29, x30, [sp], #48
  40ca34:	ret
  40ca38:	orr	x8, x9, x7
  40ca3c:	cbnz	x8, 40cac8 <__fxstatat@plt+0xa978>
  40ca40:	mov	w0, #0x1                   	// #1
  40ca44:	ldp	x29, x30, [sp], #48
  40ca48:	ret
  40ca4c:	orr	x5, x1, x6
  40ca50:	cbnz	x5, 40ca98 <__fxstatat@plt+0xa948>
  40ca54:	cmp	x0, x4
  40ca58:	b.ne	40ca40 <__fxstatat@plt+0xa8f0>  // b.any
  40ca5c:	orr	x8, x9, x7
  40ca60:	cbnz	x8, 40cac8 <__fxstatat@plt+0xa978>
  40ca64:	cmp	x1, x9
  40ca68:	mov	w0, #0x1                   	// #1
  40ca6c:	ccmp	x6, x7, #0x0, eq  // eq = none
  40ca70:	b.ne	40ca30 <__fxstatat@plt+0xa8e0>  // b.any
  40ca74:	cmp	w2, w3
  40ca78:	mov	w0, #0x0                   	// #0
  40ca7c:	b.eq	40ca30 <__fxstatat@plt+0xa8e0>  // b.none
  40ca80:	mov	w0, #0x1                   	// #1
  40ca84:	cbnz	x4, 40ca30 <__fxstatat@plt+0xa8e0>
  40ca88:	orr	x1, x1, x10
  40ca8c:	cmp	x1, #0x0
  40ca90:	cset	w0, ne  // ne = any
  40ca94:	b	40ca30 <__fxstatat@plt+0xa8e0>
  40ca98:	tst	x1, #0x800000000000
  40ca9c:	b.ne	40cab4 <__fxstatat@plt+0xa964>  // b.any
  40caa0:	mov	w0, #0x1                   	// #1
  40caa4:	bl	40d628 <__fxstatat@plt+0xb4d8>
  40caa8:	mov	w0, #0x1                   	// #1
  40caac:	ldp	x29, x30, [sp], #48
  40cab0:	ret
  40cab4:	cmp	x0, x4
  40cab8:	mov	w0, #0x1                   	// #1
  40cabc:	b.ne	40ca30 <__fxstatat@plt+0xa8e0>  // b.any
  40cac0:	orr	x8, x9, x7
  40cac4:	cbz	x8, 40ca30 <__fxstatat@plt+0xa8e0>
  40cac8:	tst	x9, #0x800000000000
  40cacc:	b.eq	40caa0 <__fxstatat@plt+0xa950>  // b.none
  40cad0:	b	40ca40 <__fxstatat@plt+0xa8f0>
  40cad4:	nop
  40cad8:	stp	x29, x30, [sp, #-48]!
  40cadc:	mov	x29, sp
  40cae0:	str	q0, [sp, #16]
  40cae4:	str	q1, [sp, #32]
  40cae8:	ldp	x8, x1, [sp, #16]
  40caec:	ldp	x9, x0, [sp, #32]
  40caf0:	mrs	x2, fpcr
  40caf4:	ubfx	x4, x1, #48, #15
  40caf8:	ubfx	x10, x1, #0, #48
  40cafc:	lsr	x2, x1, #63
  40cb00:	mov	x5, #0x7fff                	// #32767
  40cb04:	mov	x6, x8
  40cb08:	cmp	x4, x5
  40cb0c:	ubfx	x11, x0, #0, #48
  40cb10:	ubfx	x7, x0, #48, #15
  40cb14:	lsr	x1, x0, #63
  40cb18:	mov	x3, x9
  40cb1c:	b.eq	40cb54 <__fxstatat@plt+0xaa04>  // b.none
  40cb20:	cmp	x7, x5
  40cb24:	b.eq	40cb64 <__fxstatat@plt+0xaa14>  // b.none
  40cb28:	cbnz	x4, 40cb90 <__fxstatat@plt+0xaa40>
  40cb2c:	orr	x6, x10, x8
  40cb30:	cmp	x6, #0x0
  40cb34:	cset	w0, eq  // eq = none
  40cb38:	cbnz	x7, 40cb7c <__fxstatat@plt+0xaa2c>
  40cb3c:	orr	x3, x11, x9
  40cb40:	cbnz	x3, 40cb7c <__fxstatat@plt+0xaa2c>
  40cb44:	mov	w0, #0x0                   	// #0
  40cb48:	cbnz	x6, 40cba4 <__fxstatat@plt+0xaa54>
  40cb4c:	ldp	x29, x30, [sp], #48
  40cb50:	ret
  40cb54:	orr	x0, x10, x8
  40cb58:	cbnz	x0, 40cbb8 <__fxstatat@plt+0xaa68>
  40cb5c:	cmp	x7, x4
  40cb60:	b.ne	40cb90 <__fxstatat@plt+0xaa40>  // b.any
  40cb64:	orr	x3, x11, x3
  40cb68:	cbnz	x3, 40cbb8 <__fxstatat@plt+0xaa68>
  40cb6c:	cbnz	x4, 40cb9c <__fxstatat@plt+0xaa4c>
  40cb70:	orr	x6, x10, x6
  40cb74:	cmp	x6, #0x0
  40cb78:	cset	w0, eq  // eq = none
  40cb7c:	cbz	w0, 40cb9c <__fxstatat@plt+0xaa4c>
  40cb80:	cmp	x1, #0x0
  40cb84:	csinv	w0, w0, wzr, ne  // ne = any
  40cb88:	ldp	x29, x30, [sp], #48
  40cb8c:	ret
  40cb90:	cbnz	x7, 40cb9c <__fxstatat@plt+0xaa4c>
  40cb94:	orr	x3, x11, x3
  40cb98:	cbz	x3, 40cba4 <__fxstatat@plt+0xaa54>
  40cb9c:	cmp	x2, x1
  40cba0:	b.eq	40cbcc <__fxstatat@plt+0xaa7c>  // b.none
  40cba4:	cmp	x2, #0x0
  40cba8:	mov	w0, #0xffffffff            	// #-1
  40cbac:	cneg	w0, w0, eq  // eq = none
  40cbb0:	ldp	x29, x30, [sp], #48
  40cbb4:	ret
  40cbb8:	mov	w0, #0x1                   	// #1
  40cbbc:	bl	40d628 <__fxstatat@plt+0xb4d8>
  40cbc0:	mov	w0, #0x2                   	// #2
  40cbc4:	ldp	x29, x30, [sp], #48
  40cbc8:	ret
  40cbcc:	cmp	x4, x7
  40cbd0:	b.gt	40cba4 <__fxstatat@plt+0xaa54>
  40cbd4:	b.lt	40cc08 <__fxstatat@plt+0xaab8>  // b.tstop
  40cbd8:	cmp	x10, x11
  40cbdc:	b.hi	40cba4 <__fxstatat@plt+0xaa54>  // b.pmore
  40cbe0:	cset	w0, eq  // eq = none
  40cbe4:	cmp	w0, #0x0
  40cbe8:	ccmp	x8, x9, #0x0, ne  // ne = any
  40cbec:	b.hi	40cba4 <__fxstatat@plt+0xaa54>  // b.pmore
  40cbf0:	cmp	x10, x11
  40cbf4:	b.cc	40cc08 <__fxstatat@plt+0xaab8>  // b.lo, b.ul, b.last
  40cbf8:	cmp	w0, #0x0
  40cbfc:	mov	w0, #0x0                   	// #0
  40cc00:	ccmp	x8, x9, #0x2, ne  // ne = any
  40cc04:	b.cs	40cb4c <__fxstatat@plt+0xa9fc>  // b.hs, b.nlast
  40cc08:	cmp	x2, #0x0
  40cc0c:	mov	w0, #0x1                   	// #1
  40cc10:	cneg	w0, w0, eq  // eq = none
  40cc14:	b	40cb4c <__fxstatat@plt+0xa9fc>
  40cc18:	stp	x29, x30, [sp, #-80]!
  40cc1c:	mov	x29, sp
  40cc20:	str	q0, [sp, #48]
  40cc24:	str	q1, [sp, #64]
  40cc28:	ldp	x1, x0, [sp, #48]
  40cc2c:	ldp	x6, x2, [sp, #64]
  40cc30:	mrs	x11, fpcr
  40cc34:	lsr	x3, x0, #63
  40cc38:	ubfx	x7, x0, #0, #48
  40cc3c:	and	w12, w3, #0xff
  40cc40:	mov	x14, x3
  40cc44:	ubfx	x3, x0, #48, #15
  40cc48:	cbz	w3, 40cff0 <__fxstatat@plt+0xaea0>
  40cc4c:	mov	w4, #0x7fff                	// #32767
  40cc50:	cmp	w3, w4
  40cc54:	b.eq	40d094 <__fxstatat@plt+0xaf44>  // b.none
  40cc58:	and	x3, x3, #0xffff
  40cc5c:	extr	x4, x7, x1, #61
  40cc60:	mov	x18, #0xffffffffffffc001    	// #-16383
  40cc64:	orr	x7, x4, #0x8000000000000
  40cc68:	add	x3, x3, x18
  40cc6c:	lsl	x5, x1, #3
  40cc70:	mov	x16, #0x0                   	// #0
  40cc74:	mov	x1, #0x0                   	// #0
  40cc78:	mov	w0, #0x0                   	// #0
  40cc7c:	lsr	x8, x2, #63
  40cc80:	ubfx	x4, x2, #0, #48
  40cc84:	and	w15, w8, #0xff
  40cc88:	mov	x13, x8
  40cc8c:	ubfx	x9, x2, #48, #15
  40cc90:	cbz	w9, 40d050 <__fxstatat@plt+0xaf00>
  40cc94:	mov	w8, #0x7fff                	// #32767
  40cc98:	cmp	w9, w8
  40cc9c:	b.eq	40cd20 <__fxstatat@plt+0xabd0>  // b.none
  40cca0:	and	x9, x9, #0xffff
  40cca4:	mov	x17, #0xffffffffffffc001    	// #-16383
  40cca8:	add	x9, x9, x17
  40ccac:	extr	x2, x4, x6, #61
  40ccb0:	add	x9, x9, x3
  40ccb4:	lsl	x6, x6, #3
  40ccb8:	orr	x4, x2, #0x8000000000000
  40ccbc:	mov	x2, #0x0                   	// #0
  40ccc0:	eor	w8, w12, w15
  40ccc4:	cmp	x1, #0xa
  40ccc8:	and	w10, w8, #0xff
  40cccc:	add	x3, x9, #0x1
  40ccd0:	and	x8, x8, #0xff
  40ccd4:	b.le	40cd58 <__fxstatat@plt+0xac08>
  40ccd8:	cmp	x1, #0xb
  40ccdc:	b.eq	40d3f0 <__fxstatat@plt+0xb2a0>  // b.none
  40cce0:	mov	w15, w12
  40cce4:	mov	x13, x14
  40cce8:	mov	w10, w15
  40ccec:	cmp	x16, #0x2
  40ccf0:	b.eq	40d0b4 <__fxstatat@plt+0xaf64>  // b.none
  40ccf4:	mov	x4, x7
  40ccf8:	mov	x6, x5
  40ccfc:	mov	x2, x16
  40cd00:	mov	x8, x13
  40cd04:	cmp	x2, #0x3
  40cd08:	b.ne	40cd74 <__fxstatat@plt+0xac24>  // b.any
  40cd0c:	orr	x4, x4, #0x800000000000
  40cd10:	mov	x5, x6
  40cd14:	and	x4, x4, #0xffffffffffff
  40cd18:	mov	w1, #0x7fff                	// #32767
  40cd1c:	b	40cd88 <__fxstatat@plt+0xac38>
  40cd20:	mov	x8, #0x7fff                	// #32767
  40cd24:	orr	x2, x4, x6
  40cd28:	add	x9, x3, x8
  40cd2c:	cbnz	x2, 40cdac <__fxstatat@plt+0xac5c>
  40cd30:	eor	w8, w12, w15
  40cd34:	orr	x1, x1, #0x2
  40cd38:	and	w10, w8, #0xff
  40cd3c:	cmp	x1, #0xa
  40cd40:	add	x3, x3, #0x8, lsl #12
  40cd44:	and	x8, x8, #0xff
  40cd48:	mov	x6, #0x0                   	// #0
  40cd4c:	b.gt	40d364 <__fxstatat@plt+0xb214>
  40cd50:	mov	x4, #0x0                   	// #0
  40cd54:	mov	x2, #0x2                   	// #2
  40cd58:	cmp	x1, #0x2
  40cd5c:	b.gt	40cdd4 <__fxstatat@plt+0xac84>
  40cd60:	sub	x1, x1, #0x1
  40cd64:	cmp	x1, #0x1
  40cd68:	b.hi	40ce10 <__fxstatat@plt+0xacc0>  // b.pmore
  40cd6c:	cmp	x2, #0x2
  40cd70:	b.eq	40d0b4 <__fxstatat@plt+0xaf64>  // b.none
  40cd74:	cmp	x2, #0x1
  40cd78:	b.ne	40cf70 <__fxstatat@plt+0xae20>  // b.any
  40cd7c:	mov	w1, #0x0                   	// #0
  40cd80:	mov	x4, #0x0                   	// #0
  40cd84:	mov	x5, #0x0                   	// #0
  40cd88:	mov	x3, #0x0                   	// #0
  40cd8c:	orr	w1, w1, w10, lsl #15
  40cd90:	bfxil	x3, x4, #0, #48
  40cd94:	fmov	d0, x5
  40cd98:	bfi	x3, x1, #48, #16
  40cd9c:	fmov	v0.d[1], x3
  40cda0:	cbnz	w0, 40d1e0 <__fxstatat@plt+0xb090>
  40cda4:	ldp	x29, x30, [sp], #80
  40cda8:	ret
  40cdac:	tst	x4, #0x800000000000
  40cdb0:	eor	w8, w12, w15
  40cdb4:	orr	x1, x1, #0x3
  40cdb8:	csinc	w0, w0, wzr, ne  // ne = any
  40cdbc:	and	w10, w8, #0xff
  40cdc0:	add	x3, x3, #0x8, lsl #12
  40cdc4:	cmp	x1, #0xa
  40cdc8:	and	x8, x8, #0xff
  40cdcc:	mov	x2, #0x3                   	// #3
  40cdd0:	b.gt	40d3e4 <__fxstatat@plt+0xb294>
  40cdd4:	mov	x12, #0x1                   	// #1
  40cdd8:	mov	x14, #0x530                 	// #1328
  40cddc:	lsl	x1, x12, x1
  40cde0:	tst	x1, x14
  40cde4:	b.ne	40cfe4 <__fxstatat@plt+0xae94>  // b.any
  40cde8:	mov	x14, #0x240                 	// #576
  40cdec:	tst	x1, x14
  40cdf0:	b.ne	40cfcc <__fxstatat@plt+0xae7c>  // b.any
  40cdf4:	mov	x12, #0x88                  	// #136
  40cdf8:	tst	x1, x12
  40cdfc:	b.eq	40ce10 <__fxstatat@plt+0xacc0>  // b.none
  40ce00:	mov	x7, x4
  40ce04:	mov	x5, x6
  40ce08:	mov	x16, x2
  40ce0c:	b	40cce8 <__fxstatat@plt+0xab98>
  40ce10:	lsr	x13, x5, #32
  40ce14:	and	x12, x6, #0xffffffff
  40ce18:	and	x15, x5, #0xffffffff
  40ce1c:	lsr	x6, x6, #32
  40ce20:	and	x18, x4, #0xffffffff
  40ce24:	lsr	x2, x4, #32
  40ce28:	mul	x4, x13, x12
  40ce2c:	stp	x21, x22, [sp, #32]
  40ce30:	lsr	x22, x7, #32
  40ce34:	and	x5, x7, #0xffffffff
  40ce38:	mul	x16, x12, x15
  40ce3c:	madd	x7, x6, x15, x4
  40ce40:	stp	x19, x20, [sp, #16]
  40ce44:	mul	x1, x13, x18
  40ce48:	mul	x17, x15, x18
  40ce4c:	and	x30, x16, #0xffffffff
  40ce50:	madd	x15, x2, x15, x1
  40ce54:	add	x16, x7, x16, lsr #32
  40ce58:	mul	x21, x22, x12
  40ce5c:	cmp	x4, x16
  40ce60:	mul	x20, x22, x18
  40ce64:	mov	x14, #0x100000000           	// #4294967296
  40ce68:	mul	x19, x13, x6
  40ce6c:	add	x15, x15, x17, lsr #32
  40ce70:	mul	x12, x12, x5
  40ce74:	and	x17, x17, #0xffffffff
  40ce78:	mul	x18, x5, x18
  40ce7c:	add	x4, x19, x14
  40ce80:	madd	x7, x6, x5, x21
  40ce84:	csel	x19, x4, x19, hi  // hi = pmore
  40ce88:	madd	x5, x2, x5, x20
  40ce8c:	cmp	x1, x15
  40ce90:	mul	x13, x13, x2
  40ce94:	add	x17, x17, x15, lsl #32
  40ce98:	mul	x6, x6, x22
  40ce9c:	add	x7, x7, x12, lsr #32
  40cea0:	add	x5, x5, x18, lsr #32
  40cea4:	add	x4, x13, x14
  40cea8:	mul	x2, x2, x22
  40ceac:	csel	x13, x4, x13, hi  // hi = pmore
  40ceb0:	and	x1, x18, #0xffffffff
  40ceb4:	cmp	x21, x7
  40ceb8:	add	x4, x6, x14
  40cebc:	add	x30, x30, x16, lsl #32
  40cec0:	csel	x6, x4, x6, hi  // hi = pmore
  40cec4:	add	x13, x13, x15, lsr #32
  40cec8:	cmp	x20, x5
  40cecc:	add	x1, x1, x5, lsl #32
  40ced0:	add	x16, x17, x16, lsr #32
  40ced4:	add	x14, x2, x14
  40ced8:	csel	x2, x14, x2, hi  // hi = pmore
  40cedc:	add	x16, x19, x16
  40cee0:	adds	x1, x1, x13
  40cee4:	and	x12, x12, #0xffffffff
  40cee8:	cset	x13, cs  // cs = hs, nlast
  40ceec:	cmp	x16, x17
  40cef0:	cset	x4, cc  // cc = lo, ul, last
  40cef4:	add	x12, x12, x7, lsl #32
  40cef8:	adds	x1, x1, x4
  40cefc:	lsr	x5, x5, #32
  40cf00:	cset	x4, cs  // cs = hs, nlast
  40cf04:	cmp	x13, #0x0
  40cf08:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  40cf0c:	add	x7, x6, x7, lsr #32
  40cf10:	cinc	x5, x5, ne  // ne = any
  40cf14:	adds	x6, x16, x12
  40cf18:	cset	x4, cs  // cs = hs, nlast
  40cf1c:	adds	x1, x1, x7
  40cf20:	cset	x7, cs  // cs = hs, nlast
  40cf24:	adds	x4, x1, x4
  40cf28:	cset	x1, cs  // cs = hs, nlast
  40cf2c:	cmp	x7, #0x0
  40cf30:	orr	x30, x30, x6, lsl #13
  40cf34:	ccmp	x1, #0x0, #0x0, eq  // eq = none
  40cf38:	cinc	x1, x2, ne  // ne = any
  40cf3c:	cmp	x30, #0x0
  40cf40:	add	x1, x1, x5
  40cf44:	cset	x2, ne  // ne = any
  40cf48:	orr	x6, x2, x6, lsr #51
  40cf4c:	orr	x6, x6, x4, lsl #13
  40cf50:	extr	x4, x1, x4, #51
  40cf54:	tbz	x1, #39, 40d268 <__fxstatat@plt+0xb118>
  40cf58:	ldp	x19, x20, [sp, #16]
  40cf5c:	and	x1, x6, #0x1
  40cf60:	ldp	x21, x22, [sp, #32]
  40cf64:	orr	x6, x1, x6, lsr #1
  40cf68:	orr	x6, x6, x4, lsl #63
  40cf6c:	lsr	x4, x4, #1
  40cf70:	mov	x1, #0x3fff                	// #16383
  40cf74:	add	x2, x3, x1
  40cf78:	cmp	x2, #0x0
  40cf7c:	b.le	40d114 <__fxstatat@plt+0xafc4>
  40cf80:	tst	x6, #0x7
  40cf84:	b.eq	40cfa4 <__fxstatat@plt+0xae54>  // b.none
  40cf88:	and	x1, x11, #0xc00000
  40cf8c:	orr	w0, w0, #0x10
  40cf90:	cmp	x1, #0x400, lsl #12
  40cf94:	b.eq	40d35c <__fxstatat@plt+0xb20c>  // b.none
  40cf98:	cmp	x1, #0x800, lsl #12
  40cf9c:	b.eq	40d304 <__fxstatat@plt+0xb1b4>  // b.none
  40cfa0:	cbz	x1, 40d2ec <__fxstatat@plt+0xb19c>
  40cfa4:	tbz	x4, #52, 40cfb0 <__fxstatat@plt+0xae60>
  40cfa8:	and	x4, x4, #0xffefffffffffffff
  40cfac:	add	x2, x3, #0x4, lsl #12
  40cfb0:	mov	x1, #0x7ffe                	// #32766
  40cfb4:	cmp	x2, x1
  40cfb8:	b.gt	40d23c <__fxstatat@plt+0xb0ec>
  40cfbc:	and	w1, w2, #0x7fff
  40cfc0:	extr	x5, x4, x6, #3
  40cfc4:	ubfx	x4, x4, #3, #48
  40cfc8:	b	40cd88 <__fxstatat@plt+0xac38>
  40cfcc:	mov	w0, w12
  40cfd0:	mov	w10, #0x0                   	// #0
  40cfd4:	mov	x4, #0xffffffffffff        	// #281474976710655
  40cfd8:	mov	x5, #0xffffffffffffffff    	// #-1
  40cfdc:	mov	w1, #0x7fff                	// #32767
  40cfe0:	b	40cd88 <__fxstatat@plt+0xac38>
  40cfe4:	mov	w15, w10
  40cfe8:	mov	x13, x8
  40cfec:	b	40cce8 <__fxstatat@plt+0xab98>
  40cff0:	orr	x5, x7, x1
  40cff4:	cbz	x5, 40d0fc <__fxstatat@plt+0xafac>
  40cff8:	cbz	x7, 40d218 <__fxstatat@plt+0xb0c8>
  40cffc:	clz	x0, x7
  40d000:	sub	x4, x0, #0xf
  40d004:	add	w5, w4, #0x3
  40d008:	mov	w3, #0x3d                  	// #61
  40d00c:	sub	w3, w3, w4
  40d010:	lsl	x4, x7, x5
  40d014:	lsr	x3, x1, x3
  40d018:	orr	x7, x3, x4
  40d01c:	lsl	x5, x1, x5
  40d020:	lsr	x8, x2, #63
  40d024:	mov	x3, #0xffffffffffffc011    	// #-16367
  40d028:	ubfx	x4, x2, #0, #48
  40d02c:	sub	x3, x3, x0
  40d030:	and	w15, w8, #0xff
  40d034:	mov	x13, x8
  40d038:	ubfx	x9, x2, #48, #15
  40d03c:	mov	x1, #0x0                   	// #0
  40d040:	mov	x16, #0x0                   	// #0
  40d044:	mov	w0, #0x0                   	// #0
  40d048:	cbnz	w9, 40cc94 <__fxstatat@plt+0xab44>
  40d04c:	nop
  40d050:	orr	x2, x4, x6
  40d054:	cbz	x2, 40d0c4 <__fxstatat@plt+0xaf74>
  40d058:	cbz	x4, 40d1f4 <__fxstatat@plt+0xb0a4>
  40d05c:	clz	x9, x4
  40d060:	sub	x2, x9, #0xf
  40d064:	add	w10, w2, #0x3
  40d068:	mov	w8, #0x3d                  	// #61
  40d06c:	sub	w8, w8, w2
  40d070:	lsl	x2, x4, x10
  40d074:	lsr	x8, x6, x8
  40d078:	orr	x4, x8, x2
  40d07c:	lsl	x6, x6, x10
  40d080:	sub	x9, x3, x9
  40d084:	mov	x10, #0xffffffffffffc011    	// #-16367
  40d088:	mov	x2, #0x0                   	// #0
  40d08c:	add	x9, x9, x10
  40d090:	b	40ccc0 <__fxstatat@plt+0xab70>
  40d094:	orr	x5, x7, x1
  40d098:	cbnz	x5, 40d0dc <__fxstatat@plt+0xaf8c>
  40d09c:	mov	x7, #0x0                   	// #0
  40d0a0:	mov	x1, #0x8                   	// #8
  40d0a4:	mov	x3, #0x7fff                	// #32767
  40d0a8:	mov	x16, #0x2                   	// #2
  40d0ac:	mov	w0, #0x0                   	// #0
  40d0b0:	b	40cc7c <__fxstatat@plt+0xab2c>
  40d0b4:	mov	w1, #0x7fff                	// #32767
  40d0b8:	mov	x4, #0x0                   	// #0
  40d0bc:	mov	x5, #0x0                   	// #0
  40d0c0:	b	40cd88 <__fxstatat@plt+0xac38>
  40d0c4:	orr	x1, x1, #0x1
  40d0c8:	mov	x9, x3
  40d0cc:	mov	x4, #0x0                   	// #0
  40d0d0:	mov	x6, #0x0                   	// #0
  40d0d4:	mov	x2, #0x1                   	// #1
  40d0d8:	b	40ccc0 <__fxstatat@plt+0xab70>
  40d0dc:	lsr	x0, x7, #47
  40d0e0:	mov	x5, x1
  40d0e4:	eor	x0, x0, #0x1
  40d0e8:	mov	x1, #0xc                   	// #12
  40d0ec:	and	w0, w0, #0x1
  40d0f0:	mov	x3, #0x7fff                	// #32767
  40d0f4:	mov	x16, #0x3                   	// #3
  40d0f8:	b	40cc7c <__fxstatat@plt+0xab2c>
  40d0fc:	mov	x7, #0x0                   	// #0
  40d100:	mov	x1, #0x4                   	// #4
  40d104:	mov	x3, #0x0                   	// #0
  40d108:	mov	x16, #0x1                   	// #1
  40d10c:	mov	w0, #0x0                   	// #0
  40d110:	b	40cc7c <__fxstatat@plt+0xab2c>
  40d114:	mov	x1, #0x1                   	// #1
  40d118:	sub	x2, x1, x2
  40d11c:	cmp	x2, #0x74
  40d120:	b.gt	40d198 <__fxstatat@plt+0xb048>
  40d124:	cmp	x2, #0x3f
  40d128:	b.le	40d278 <__fxstatat@plt+0xb128>
  40d12c:	mov	w1, #0x80                  	// #128
  40d130:	sub	w1, w1, w2
  40d134:	cmp	x2, #0x40
  40d138:	sub	w2, w2, #0x40
  40d13c:	lsl	x1, x4, x1
  40d140:	orr	x1, x6, x1
  40d144:	csel	x6, x1, x6, ne  // ne = any
  40d148:	lsr	x2, x4, x2
  40d14c:	cmp	x6, #0x0
  40d150:	cset	x5, ne  // ne = any
  40d154:	orr	x5, x5, x2
  40d158:	ands	x2, x5, #0x7
  40d15c:	b.eq	40d2ac <__fxstatat@plt+0xb15c>  // b.none
  40d160:	mov	x2, #0x0                   	// #0
  40d164:	and	x11, x11, #0xc00000
  40d168:	orr	w0, w0, #0x10
  40d16c:	cmp	x11, #0x400, lsl #12
  40d170:	b.eq	40d3bc <__fxstatat@plt+0xb26c>  // b.none
  40d174:	cmp	x11, #0x800, lsl #12
  40d178:	b.eq	40d3d0 <__fxstatat@plt+0xb280>  // b.none
  40d17c:	cbz	x11, 40d314 <__fxstatat@plt+0xb1c4>
  40d180:	tbnz	x2, #51, 40d32c <__fxstatat@plt+0xb1dc>
  40d184:	ubfx	x4, x2, #3, #48
  40d188:	extr	x5, x2, x5, #3
  40d18c:	orr	w0, w0, #0x8
  40d190:	mov	w1, #0x0                   	// #0
  40d194:	b	40d1c8 <__fxstatat@plt+0xb078>
  40d198:	orr	x5, x6, x4
  40d19c:	cbz	x5, 40d1bc <__fxstatat@plt+0xb06c>
  40d1a0:	and	x11, x11, #0xc00000
  40d1a4:	orr	w0, w0, #0x10
  40d1a8:	cmp	x11, #0x400, lsl #12
  40d1ac:	sub	x5, x1, x8
  40d1b0:	b.eq	40d1bc <__fxstatat@plt+0xb06c>  // b.none
  40d1b4:	cmp	x11, #0x800, lsl #12
  40d1b8:	csel	x5, x8, xzr, eq  // eq = none
  40d1bc:	orr	w0, w0, #0x8
  40d1c0:	mov	w1, #0x0                   	// #0
  40d1c4:	mov	x4, #0x0                   	// #0
  40d1c8:	mov	x3, #0x0                   	// #0
  40d1cc:	fmov	d0, x5
  40d1d0:	bfxil	x3, x4, #0, #48
  40d1d4:	bfi	x3, x1, #48, #15
  40d1d8:	bfi	x3, x10, #63, #1
  40d1dc:	fmov	v0.d[1], x3
  40d1e0:	str	q0, [sp, #48]
  40d1e4:	bl	40d628 <__fxstatat@plt+0xb4d8>
  40d1e8:	ldr	q0, [sp, #48]
  40d1ec:	ldp	x29, x30, [sp], #80
  40d1f0:	ret
  40d1f4:	clz	x9, x6
  40d1f8:	add	x2, x9, #0x31
  40d1fc:	add	x9, x9, #0x40
  40d200:	cmp	x2, #0x3c
  40d204:	b.le	40d064 <__fxstatat@plt+0xaf14>
  40d208:	sub	w2, w2, #0x3d
  40d20c:	lsl	x4, x6, x2
  40d210:	mov	x6, #0x0                   	// #0
  40d214:	b	40d080 <__fxstatat@plt+0xaf30>
  40d218:	clz	x3, x1
  40d21c:	add	x4, x3, #0x31
  40d220:	add	x0, x3, #0x40
  40d224:	cmp	x4, #0x3c
  40d228:	b.le	40d004 <__fxstatat@plt+0xaeb4>
  40d22c:	sub	w4, w4, #0x3d
  40d230:	mov	x5, #0x0                   	// #0
  40d234:	lsl	x7, x1, x4
  40d238:	b	40d020 <__fxstatat@plt+0xaed0>
  40d23c:	and	x5, x11, #0xc00000
  40d240:	cmp	x5, #0x400, lsl #12
  40d244:	b.eq	40d340 <__fxstatat@plt+0xb1f0>  // b.none
  40d248:	cmp	x5, #0x800, lsl #12
  40d24c:	b.eq	40d2d0 <__fxstatat@plt+0xb180>  // b.none
  40d250:	cbz	x5, 40d2c4 <__fxstatat@plt+0xb174>
  40d254:	mov	x4, #0xffffffffffff        	// #281474976710655
  40d258:	mov	x5, #0xffffffffffffffff    	// #-1
  40d25c:	mov	w2, #0x14                  	// #20
  40d260:	orr	w0, w0, w2
  40d264:	b	40d1c8 <__fxstatat@plt+0xb078>
  40d268:	mov	x3, x9
  40d26c:	ldp	x19, x20, [sp, #16]
  40d270:	ldp	x21, x22, [sp, #32]
  40d274:	b	40cf70 <__fxstatat@plt+0xae20>
  40d278:	mov	w1, #0x40                  	// #64
  40d27c:	sub	w1, w1, w2
  40d280:	lsr	x3, x6, x2
  40d284:	lsl	x6, x6, x1
  40d288:	cmp	x6, #0x0
  40d28c:	lsl	x5, x4, x1
  40d290:	cset	x1, ne  // ne = any
  40d294:	orr	x5, x5, x3
  40d298:	lsr	x2, x4, x2
  40d29c:	orr	x5, x5, x1
  40d2a0:	tst	x5, #0x7
  40d2a4:	b.ne	40d164 <__fxstatat@plt+0xb014>  // b.any
  40d2a8:	tbnz	x2, #51, 40d3dc <__fxstatat@plt+0xb28c>
  40d2ac:	ubfx	x4, x2, #3, #48
  40d2b0:	extr	x5, x2, x5, #3
  40d2b4:	mov	w1, #0x0                   	// #0
  40d2b8:	tbz	w11, #11, 40cd88 <__fxstatat@plt+0xac38>
  40d2bc:	orr	w0, w0, #0x8
  40d2c0:	b	40d1c8 <__fxstatat@plt+0xb078>
  40d2c4:	mov	w1, #0x7fff                	// #32767
  40d2c8:	mov	x4, #0x0                   	// #0
  40d2cc:	b	40d25c <__fxstatat@plt+0xb10c>
  40d2d0:	cmp	x8, #0x0
  40d2d4:	mov	w2, #0x7fff                	// #32767
  40d2d8:	mov	x4, #0xffffffffffff        	// #281474976710655
  40d2dc:	csel	w1, w1, w2, eq  // eq = none
  40d2e0:	csel	x4, x4, xzr, eq  // eq = none
  40d2e4:	csetm	x5, eq  // eq = none
  40d2e8:	b	40d25c <__fxstatat@plt+0xb10c>
  40d2ec:	and	x1, x6, #0xf
  40d2f0:	cmp	x1, #0x4
  40d2f4:	b.eq	40cfa4 <__fxstatat@plt+0xae54>  // b.none
  40d2f8:	adds	x6, x6, #0x4
  40d2fc:	cinc	x4, x4, cs  // cs = hs, nlast
  40d300:	b	40cfa4 <__fxstatat@plt+0xae54>
  40d304:	cbz	x8, 40cfa4 <__fxstatat@plt+0xae54>
  40d308:	adds	x6, x6, #0x8
  40d30c:	cinc	x4, x4, cs  // cs = hs, nlast
  40d310:	b	40cfa4 <__fxstatat@plt+0xae54>
  40d314:	and	x1, x5, #0xf
  40d318:	cmp	x1, #0x4
  40d31c:	b.eq	40d328 <__fxstatat@plt+0xb1d8>  // b.none
  40d320:	adds	x5, x5, #0x4
  40d324:	cinc	x2, x2, cs  // cs = hs, nlast
  40d328:	tbz	x2, #51, 40d184 <__fxstatat@plt+0xb034>
  40d32c:	orr	w0, w0, #0x8
  40d330:	mov	w1, #0x1                   	// #1
  40d334:	mov	x4, #0x0                   	// #0
  40d338:	mov	x5, #0x0                   	// #0
  40d33c:	b	40d1c8 <__fxstatat@plt+0xb078>
  40d340:	cmp	x8, #0x0
  40d344:	mov	w2, #0x7fff                	// #32767
  40d348:	mov	x4, #0xffffffffffff        	// #281474976710655
  40d34c:	csel	w1, w1, w2, ne  // ne = any
  40d350:	csel	x4, x4, xzr, ne  // ne = any
  40d354:	csetm	x5, ne  // ne = any
  40d358:	b	40d25c <__fxstatat@plt+0xb10c>
  40d35c:	cbnz	x8, 40cfa4 <__fxstatat@plt+0xae54>
  40d360:	b	40d308 <__fxstatat@plt+0xb1b8>
  40d364:	mov	x4, #0x2                   	// #2
  40d368:	cmp	x1, #0xf
  40d36c:	b.ne	40d390 <__fxstatat@plt+0xb240>  // b.any
  40d370:	tbz	x7, #47, 40d3a8 <__fxstatat@plt+0xb258>
  40d374:	tbnz	x2, #47, 40d3a8 <__fxstatat@plt+0xb258>
  40d378:	orr	x4, x2, #0x800000000000
  40d37c:	mov	w10, w15
  40d380:	and	x4, x4, #0xffffffffffff
  40d384:	mov	x5, x6
  40d388:	mov	w1, #0x7fff                	// #32767
  40d38c:	b	40cd88 <__fxstatat@plt+0xac38>
  40d390:	cmp	x1, #0xb
  40d394:	b.ne	40cce0 <__fxstatat@plt+0xab90>  // b.any
  40d398:	mov	x7, x2
  40d39c:	mov	x5, x6
  40d3a0:	mov	x16, x4
  40d3a4:	b	40cce8 <__fxstatat@plt+0xab98>
  40d3a8:	orr	x4, x7, #0x800000000000
  40d3ac:	mov	w10, w12
  40d3b0:	and	x4, x4, #0xffffffffffff
  40d3b4:	mov	w1, #0x7fff                	// #32767
  40d3b8:	b	40cd88 <__fxstatat@plt+0xac38>
  40d3bc:	cbnz	x8, 40d328 <__fxstatat@plt+0xb1d8>
  40d3c0:	adds	x5, x5, #0x8
  40d3c4:	cinc	x2, x2, cs  // cs = hs, nlast
  40d3c8:	tbnz	x2, #51, 40d32c <__fxstatat@plt+0xb1dc>
  40d3cc:	b	40d184 <__fxstatat@plt+0xb034>
  40d3d0:	cbnz	x8, 40d3c0 <__fxstatat@plt+0xb270>
  40d3d4:	tbnz	x2, #51, 40d32c <__fxstatat@plt+0xb1dc>
  40d3d8:	b	40d184 <__fxstatat@plt+0xb034>
  40d3dc:	orr	w0, w0, #0x10
  40d3e0:	b	40d32c <__fxstatat@plt+0xb1dc>
  40d3e4:	mov	x2, x4
  40d3e8:	mov	x4, #0x3                   	// #3
  40d3ec:	b	40d368 <__fxstatat@plt+0xb218>
  40d3f0:	mov	w10, w15
  40d3f4:	mov	x8, x13
  40d3f8:	b	40cd04 <__fxstatat@plt+0xabb4>
  40d3fc:	nop
  40d400:	cbz	w0, 40d444 <__fxstatat@plt+0xb2f4>
  40d404:	mov	w0, w0
  40d408:	mov	w1, #0x403e                	// #16446
  40d40c:	clz	x3, x0
  40d410:	mov	w2, #0x402f                	// #16431
  40d414:	sub	w1, w1, w3
  40d418:	mov	x3, #0x0                   	// #0
  40d41c:	sub	w2, w2, w1
  40d420:	and	w1, w1, #0x7fff
  40d424:	lsl	x0, x0, x2
  40d428:	and	x0, x0, #0xffffffffffff
  40d42c:	mov	x2, #0x0                   	// #0
  40d430:	fmov	d0, x2
  40d434:	bfxil	x3, x0, #0, #48
  40d438:	bfi	x3, x1, #48, #16
  40d43c:	fmov	v0.d[1], x3
  40d440:	ret
  40d444:	mov	x0, #0x0                   	// #0
  40d448:	mov	x3, #0x0                   	// #0
  40d44c:	bfxil	x3, x0, #0, #48
  40d450:	mov	x2, #0x0                   	// #0
  40d454:	fmov	d0, x2
  40d458:	mov	w1, #0x0                   	// #0
  40d45c:	bfi	x3, x1, #48, #16
  40d460:	fmov	v0.d[1], x3
  40d464:	ret
  40d468:	stp	x29, x30, [sp, #-48]!
  40d46c:	mov	x29, sp
  40d470:	str	x19, [sp, #16]
  40d474:	str	q0, [sp, #32]
  40d478:	ldr	x19, [sp, #32]
  40d47c:	ldr	x1, [sp, #40]
  40d480:	mrs	x0, fpcr
  40d484:	ubfx	x3, x1, #48, #15
  40d488:	mov	x2, x19
  40d48c:	mov	x4, #0x3ffe                	// #16382
  40d490:	ubfx	x19, x1, #0, #48
  40d494:	cmp	x3, x4
  40d498:	b.gt	40d4c4 <__fxstatat@plt+0xb374>
  40d49c:	cbnz	x3, 40d4a8 <__fxstatat@plt+0xb358>
  40d4a0:	orr	x19, x2, x19
  40d4a4:	cbz	x19, 40d4b4 <__fxstatat@plt+0xb364>
  40d4a8:	mov	w0, #0x10                  	// #16
  40d4ac:	mov	x19, #0x0                   	// #0
  40d4b0:	bl	40d628 <__fxstatat@plt+0xb4d8>
  40d4b4:	mov	x0, x19
  40d4b8:	ldr	x19, [sp, #16]
  40d4bc:	ldp	x29, x30, [sp], #48
  40d4c0:	ret
  40d4c4:	lsr	x0, x1, #63
  40d4c8:	mov	x4, #0x403f                	// #16447
  40d4cc:	and	w0, w0, #0xff
  40d4d0:	and	x5, x0, #0xff
  40d4d4:	sub	x4, x4, x5
  40d4d8:	cmp	x4, x3
  40d4dc:	b.le	40d530 <__fxstatat@plt+0xb3e0>
  40d4e0:	cbnz	x5, 40d544 <__fxstatat@plt+0xb3f4>
  40d4e4:	mov	x1, x3
  40d4e8:	mov	x0, #0x406f                	// #16495
  40d4ec:	sub	x3, x0, x3
  40d4f0:	orr	x4, x19, #0x1000000000000
  40d4f4:	cmp	x3, #0x3f
  40d4f8:	b.gt	40d554 <__fxstatat@plt+0xb404>
  40d4fc:	mov	w3, #0xffffbfd1            	// #-16431
  40d500:	add	w3, w1, w3
  40d504:	sub	w1, w0, w1
  40d508:	lsl	x0, x2, x3
  40d50c:	cmp	x0, #0x0
  40d510:	lsr	x19, x2, x1
  40d514:	cset	w0, ne  // ne = any
  40d518:	lsl	x4, x4, x3
  40d51c:	orr	x19, x19, x4
  40d520:	cbz	w0, 40d4b4 <__fxstatat@plt+0xb364>
  40d524:	mov	w0, #0x10                  	// #16
  40d528:	bl	40d628 <__fxstatat@plt+0xb4d8>
  40d52c:	b	40d4b4 <__fxstatat@plt+0xb364>
  40d530:	eor	w19, w0, #0x1
  40d534:	mov	w0, #0x1                   	// #1
  40d538:	sbfx	x19, x19, #0, #1
  40d53c:	bl	40d628 <__fxstatat@plt+0xb4d8>
  40d540:	b	40d4b4 <__fxstatat@plt+0xb364>
  40d544:	mov	w0, #0x1                   	// #1
  40d548:	mov	x19, #0x0                   	// #0
  40d54c:	bl	40d628 <__fxstatat@plt+0xb4d8>
  40d550:	b	40d4b4 <__fxstatat@plt+0xb364>
  40d554:	mov	w0, #0xffffc011            	// #-16367
  40d558:	add	w5, w1, w0
  40d55c:	mov	w0, #0x402f                	// #16431
  40d560:	cmp	x3, #0x40
  40d564:	sub	w1, w0, w1
  40d568:	lsl	x0, x4, x5
  40d56c:	orr	x0, x2, x0
  40d570:	csel	x2, x0, x2, ne  // ne = any
  40d574:	lsr	x19, x4, x1
  40d578:	cmp	x2, #0x0
  40d57c:	cset	w0, ne  // ne = any
  40d580:	b	40d520 <__fxstatat@plt+0xb3d0>
  40d584:	nop
  40d588:	cbz	x0, 40d5dc <__fxstatat@plt+0xb48c>
  40d58c:	clz	x2, x0
  40d590:	mov	w1, #0x403e                	// #16446
  40d594:	sub	w1, w1, w2
  40d598:	mov	x2, #0x406f                	// #16495
  40d59c:	and	w4, w1, #0x7fff
  40d5a0:	sub	x3, x2, w1, sxtw
  40d5a4:	cmp	x3, #0x3f
  40d5a8:	b.gt	40d5fc <__fxstatat@plt+0xb4ac>
  40d5ac:	sub	w2, w2, w1
  40d5b0:	mov	w3, #0xffffbfd1            	// #-16431
  40d5b4:	add	w1, w1, w3
  40d5b8:	mov	x3, #0x0                   	// #0
  40d5bc:	lsr	x1, x0, x1
  40d5c0:	and	x1, x1, #0xffffffffffff
  40d5c4:	lsl	x0, x0, x2
  40d5c8:	fmov	d0, x0
  40d5cc:	bfxil	x3, x1, #0, #48
  40d5d0:	bfi	x3, x4, #48, #16
  40d5d4:	fmov	v0.d[1], x3
  40d5d8:	ret
  40d5dc:	mov	x1, #0x0                   	// #0
  40d5e0:	mov	x3, #0x0                   	// #0
  40d5e4:	bfxil	x3, x1, #0, #48
  40d5e8:	fmov	d0, x0
  40d5ec:	mov	w4, #0x0                   	// #0
  40d5f0:	bfi	x3, x4, #48, #16
  40d5f4:	fmov	v0.d[1], x3
  40d5f8:	ret
  40d5fc:	mov	w2, #0x402f                	// #16431
  40d600:	sub	w1, w2, w1
  40d604:	mov	x3, #0x0                   	// #0
  40d608:	lsl	x1, x0, x1
  40d60c:	and	x1, x1, #0xffffffffffff
  40d610:	mov	x0, #0x0                   	// #0
  40d614:	fmov	d0, x0
  40d618:	bfxil	x3, x1, #0, #48
  40d61c:	bfi	x3, x4, #48, #16
  40d620:	fmov	v0.d[1], x3
  40d624:	ret
  40d628:	tbz	w0, #0, 40d638 <__fxstatat@plt+0xb4e8>
  40d62c:	movi	v1.2s, #0x0
  40d630:	fdiv	s0, s1, s1
  40d634:	mrs	x1, fpsr
  40d638:	tbz	w0, #1, 40d64c <__fxstatat@plt+0xb4fc>
  40d63c:	fmov	s1, #1.000000000000000000e+00
  40d640:	movi	v2.2s, #0x0
  40d644:	fdiv	s0, s1, s2
  40d648:	mrs	x1, fpsr
  40d64c:	tbz	w0, #2, 40d66c <__fxstatat@plt+0xb51c>
  40d650:	mov	w2, #0xc5ae                	// #50606
  40d654:	mov	w1, #0x7f7fffff            	// #2139095039
  40d658:	movk	w2, #0x749d, lsl #16
  40d65c:	fmov	s1, w1
  40d660:	fmov	s2, w2
  40d664:	fadd	s0, s1, s2
  40d668:	mrs	x1, fpsr
  40d66c:	tbz	w0, #3, 40d67c <__fxstatat@plt+0xb52c>
  40d670:	movi	v1.2s, #0x80, lsl #16
  40d674:	fmul	s0, s1, s1
  40d678:	mrs	x1, fpsr
  40d67c:	tbz	w0, #4, 40d694 <__fxstatat@plt+0xb544>
  40d680:	mov	w0, #0x7f7fffff            	// #2139095039
  40d684:	fmov	s2, #1.000000000000000000e+00
  40d688:	fmov	s1, w0
  40d68c:	fsub	s0, s1, s2
  40d690:	mrs	x0, fpsr
  40d694:	ret
  40d698:	stp	x29, x30, [sp, #-64]!
  40d69c:	mov	x29, sp
  40d6a0:	stp	x19, x20, [sp, #16]
  40d6a4:	adrp	x20, 41f000 <__fxstatat@plt+0x1ceb0>
  40d6a8:	add	x20, x20, #0xdf0
  40d6ac:	stp	x21, x22, [sp, #32]
  40d6b0:	adrp	x21, 41f000 <__fxstatat@plt+0x1ceb0>
  40d6b4:	add	x21, x21, #0xde8
  40d6b8:	sub	x20, x20, x21
  40d6bc:	mov	w22, w0
  40d6c0:	stp	x23, x24, [sp, #48]
  40d6c4:	mov	x23, x1
  40d6c8:	mov	x24, x2
  40d6cc:	bl	401bb0 <mbrtowc@plt-0x40>
  40d6d0:	cmp	xzr, x20, asr #3
  40d6d4:	b.eq	40d700 <__fxstatat@plt+0xb5b0>  // b.none
  40d6d8:	asr	x20, x20, #3
  40d6dc:	mov	x19, #0x0                   	// #0
  40d6e0:	ldr	x3, [x21, x19, lsl #3]
  40d6e4:	mov	x2, x24
  40d6e8:	add	x19, x19, #0x1
  40d6ec:	mov	x1, x23
  40d6f0:	mov	w0, w22
  40d6f4:	blr	x3
  40d6f8:	cmp	x20, x19
  40d6fc:	b.ne	40d6e0 <__fxstatat@plt+0xb590>  // b.any
  40d700:	ldp	x19, x20, [sp, #16]
  40d704:	ldp	x21, x22, [sp, #32]
  40d708:	ldp	x23, x24, [sp, #48]
  40d70c:	ldp	x29, x30, [sp], #64
  40d710:	ret
  40d714:	nop
  40d718:	ret
  40d71c:	nop
  40d720:	adrp	x2, 420000 <__fxstatat@plt+0x1deb0>
  40d724:	mov	x1, #0x0                   	// #0
  40d728:	ldr	x2, [x2, #704]
  40d72c:	b	401cb0 <__cxa_atexit@plt>

Disassembly of section .fini:

000000000040d730 <.fini>:
  40d730:	stp	x29, x30, [sp, #-16]!
  40d734:	mov	x29, sp
  40d738:	ldp	x29, x30, [sp], #16
  40d73c:	ret
