# riscv_vt52
A single verilog file that crams vt52-fpga, picosoc (from the tinyfpga bx repository), and verilog-uart into one verilog wrapper.

https://github.com/tinyfpga/TinyFPGA-BX \
https://github.com/AndresNavarro82/vt52-fpga \
https://github.com/alexforencich/verilog-uart
