Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri May  6 20:58:06 2022
| Host         : Youssef-Dell running 64-bit major release  (build 9200)
| Command      : report_methodology -file viterbi_top_methodology_drc_routed.rpt -pb viterbi_top_methodology_drc_routed.pb -rpx viterbi_top_methodology_drc_routed.rpx
| Design       : viterbi_top
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 30
+-----------+----------+-----------------------------------------------------------+------------+
| Rule      | Severity | Description                                               | Violations |
+-----------+----------+-----------------------------------------------------------+------------+
| SYNTH-5   | Warning  | Mapped onto distributed RAM because of timing constraints | 10         |
| TIMING-18 | Warning  | Missing input or output delay                             | 20         |
+-----------+----------+-----------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-5#1 Warning
Mapped onto distributed RAM because of timing constraints  
The instance u_LifoMemory/r_lifoMemory_reg_0_255_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#2 Warning
Mapped onto distributed RAM because of timing constraints  
The instance u_LifoMemory/r_lifoMemory_reg_1024_1279_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#3 Warning
Mapped onto distributed RAM because of timing constraints  
The instance u_LifoMemory/r_lifoMemory_reg_1280_1535_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#4 Warning
Mapped onto distributed RAM because of timing constraints  
The instance u_LifoMemory/r_lifoMemory_reg_1536_1791_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#5 Warning
Mapped onto distributed RAM because of timing constraints  
The instance u_LifoMemory/r_lifoMemory_reg_1792_2047_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#6 Warning
Mapped onto distributed RAM because of timing constraints  
The instance u_LifoMemory/r_lifoMemory_reg_2048_2303_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#7 Warning
Mapped onto distributed RAM because of timing constraints  
The instance u_LifoMemory/r_lifoMemory_reg_2304_2559_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#8 Warning
Mapped onto distributed RAM because of timing constraints  
The instance u_LifoMemory/r_lifoMemory_reg_256_511_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#9 Warning
Mapped onto distributed RAM because of timing constraints  
The instance u_LifoMemory/r_lifoMemory_reg_512_767_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

SYNTH-5#10 Warning
Mapped onto distributed RAM because of timing constraints  
The instance u_LifoMemory/r_lifoMemory_reg_768_1023_0_0 is implemented as distributed LUT RAM for the following reason: The timing constraints suggest that the chosen mapping will yield a better timing.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on i_enable relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on i_msg[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on i_msg[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on i_msg[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on i_rstn relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on i_tbs[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on i_tbs[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on i_tbs[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on i_tbs[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on i_tbs[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on i_tbs[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on i_tbs[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on i_tbs[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on i_tbs[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on i_tbs[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on i_tbs[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on i_tbs[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on o_crcValid relative to clock(s) clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on o_decodedOut relative to clock(s) clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on o_matcherRepeat relative to clock(s) clk
Related violations: <none>


