/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [11:0] _01_;
  reg [8:0] _02_;
  wire [6:0] _03_;
  reg [18:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [18:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire [6:0] celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire [4:0] celloutsig_0_46z;
  wire [11:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_52z;
  wire [9:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_61z;
  wire [2:0] celloutsig_0_62z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [19:0] celloutsig_1_4z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = !(celloutsig_0_1z ? celloutsig_0_3z[3] : celloutsig_0_0z);
  assign celloutsig_1_2z = !(in_data[191] ? celloutsig_1_1z[2] : celloutsig_1_0z[12]);
  assign celloutsig_0_10z = !(celloutsig_0_5z[8] ? celloutsig_0_9z[0] : celloutsig_0_2z);
  assign celloutsig_0_15z = !(celloutsig_0_6z ? _00_ : in_data[59]);
  assign celloutsig_0_18z = !(celloutsig_0_16z[5] ? celloutsig_0_15z : celloutsig_0_3z[4]);
  assign celloutsig_0_44z = celloutsig_0_9z[1] | ~(celloutsig_0_1z);
  assign celloutsig_1_3z = in_data[110] | ~(celloutsig_1_1z[4]);
  assign celloutsig_0_8z = celloutsig_0_3z[3] | ~(celloutsig_0_1z);
  assign celloutsig_0_2z = celloutsig_0_1z | ~(celloutsig_0_1z);
  assign celloutsig_0_19z = in_data[50] | ~(celloutsig_0_12z[1]);
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 12'h000;
    else _01_ <= { celloutsig_0_20z[13:8], in_data[70], celloutsig_0_3z[4:0] };
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 9'h000;
    else _02_ <= { in_data[181:174], celloutsig_1_3z };
  reg [6:0] _17_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _17_ <= 7'h00;
    else _17_ <= { celloutsig_0_9z[4:1], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign { _00_, _03_[5:0] } = _17_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 19'h00000;
    else _04_ <= in_data[39:21];
  assign celloutsig_1_1z = celloutsig_1_0z[14:3] / { 1'h1, in_data[155:145] };
  assign celloutsig_0_26z = { celloutsig_0_3z[4:2], celloutsig_0_18z } / { 1'h1, celloutsig_0_5z[5:4], celloutsig_0_13z };
  assign celloutsig_0_39z = { celloutsig_0_17z[4:3], celloutsig_0_29z, celloutsig_0_36z, celloutsig_0_13z } / { 1'h1, _03_[5:0] };
  assign celloutsig_0_12z = { celloutsig_0_3z[0], celloutsig_0_4z, celloutsig_0_6z } / { 1'h1, celloutsig_0_3z[3:2] };
  assign celloutsig_0_20z = { celloutsig_0_16z[6:4], celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_6z } / { 1'h1, celloutsig_0_16z[8:1], celloutsig_0_16z };
  assign celloutsig_0_14z = { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_8z } == celloutsig_0_7z;
  assign celloutsig_0_23z = { celloutsig_0_20z[7:0], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_17z } == { in_data[43:42], celloutsig_0_14z, celloutsig_0_2z, _04_, celloutsig_0_14z };
  assign celloutsig_0_32z = { _04_[6:3], celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_15z } % { 1'h1, celloutsig_0_9z[5:0] };
  assign celloutsig_0_52z = { celloutsig_0_49z[11:6], celloutsig_0_36z, celloutsig_0_32z } % { 1'h1, in_data[38:31], celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_6z };
  assign celloutsig_0_62z = { celloutsig_0_25z[2:1], celloutsig_0_44z } % { 1'h1, celloutsig_0_61z[3:2] };
  assign celloutsig_1_19z = celloutsig_1_4z[16:13] % { 1'h1, celloutsig_1_12z[3:1] };
  assign celloutsig_1_4z = { in_data[154:137], celloutsig_1_2z, celloutsig_1_2z } * { celloutsig_1_0z[6:2], celloutsig_1_0z };
  assign celloutsig_1_12z = { _02_[8:4], celloutsig_1_3z } * celloutsig_1_4z[18:13];
  assign celloutsig_0_17z = { celloutsig_0_7z[3:2], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_13z } * _03_[5:1];
  assign celloutsig_0_25z = { _04_[10:9], celloutsig_0_15z, celloutsig_0_12z } * { celloutsig_0_17z[4:1], celloutsig_0_10z, celloutsig_0_19z };
  assign celloutsig_0_29z = { celloutsig_0_26z[2:1], celloutsig_0_2z } * { celloutsig_0_25z[2], celloutsig_0_18z, celloutsig_0_13z };
  assign celloutsig_0_5z = celloutsig_0_0z ? in_data[38:29] : in_data[20:11];
  assign celloutsig_1_0z = in_data[168] ? in_data[137:123] : in_data[158:144];
  assign celloutsig_0_7z = celloutsig_0_3z[3] ? { celloutsig_0_5z[1], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z } : { celloutsig_0_5z[2:1], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_3z[4:0] = celloutsig_0_1z ? { celloutsig_0_0z, celloutsig_0_2z, 1'h1, celloutsig_0_0z, 1'h1 } : { in_data[69:66], 1'h0 };
  assign celloutsig_0_0z = in_data[33:26] != in_data[60:53];
  assign celloutsig_0_36z = | { celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_4z, in_data[20:16] };
  assign celloutsig_0_1z = | in_data[20:16];
  assign celloutsig_0_13z = | { celloutsig_0_9z[6:3], celloutsig_0_0z };
  assign celloutsig_0_6z = ^ celloutsig_0_5z[9:2];
  assign celloutsig_1_18z = ^ celloutsig_1_1z[9:5];
  assign celloutsig_0_28z = ^ { celloutsig_0_25z[1:0], celloutsig_0_23z, celloutsig_0_13z };
  assign celloutsig_0_61z = { celloutsig_0_16z[9:8], celloutsig_0_17z } >> celloutsig_0_52z[13:7];
  assign celloutsig_0_16z = { _03_[3:0], in_data[70], celloutsig_0_3z[4:0] } >> { celloutsig_0_5z[9:2], celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_0_9z = celloutsig_0_5z[8:2] - { celloutsig_0_0z, in_data[70], celloutsig_0_3z[4:0] };
  assign celloutsig_0_46z = { celloutsig_0_39z[6:3], celloutsig_0_28z } ^ { celloutsig_0_9z[6:3], celloutsig_0_10z };
  assign celloutsig_0_49z = { _04_[17:7], celloutsig_0_10z } ^ { _01_[8:2], celloutsig_0_46z };
  assign _03_[6] = _00_;
  assign celloutsig_0_3z[5] = in_data[70];
  assign { out_data[128], out_data[99:96], out_data[38:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
