// Seed: 1732014584
module module_0 (
    input  tri1 id_0,
    output wor  id_1,
    output tri  id_2,
    input  tri  id_3
    , id_5
);
endmodule
module module_1 (
    output logic id_0,
    output tri0  id_1,
    input  wor   id_2,
    input  uwire id_3,
    output logic id_4,
    input  tri   id_5,
    input  wor   id_6
);
  always @(id_2 or posedge id_2) begin : LABEL_0
    if (1) id_4 <= id_2 || -1;
    else if (1) begin : LABEL_1
      disable id_8;
    end
    id_0 = #id_9 1;
  end
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_2
  );
endmodule
