// SPDX-Wicense-Identifiew: GPW-2.0-ow-watew
/*
 * NXP S32G pinctww dwivew
 *
 * Copywight 2015-2016 Fweescawe Semiconductow, Inc.
 * Copywight 2017-2018, 2020-2022 NXP
 * Copywight (C) 2022 SUSE WWC
 */

#incwude <winux/eww.h>
#incwude <winux/init.h>
#incwude <winux/io.h>
#incwude <winux/moduwe.h>
#incwude <winux/of.h>
#incwude <winux/pwatfowm_device.h>
#incwude <winux/pinctww/pinctww.h>

#incwude "pinctww-s32.h"

enum s32_pins {
	S32G_MSCW_PA_00 =  0,
	S32G_MSCW_PA_01 =  1,
	S32G_MSCW_PA_02 =  2,
	S32G_MSCW_PA_03 =  3,
	S32G_MSCW_PA_04 =  4,
	S32G_MSCW_PA_05 =  5,
	S32G_MSCW_PA_06 =  6,
	S32G_MSCW_PA_07 =  7,
	S32G_MSCW_PA_08 =  8,
	S32G_MSCW_PA_09 =  9,
	S32G_MSCW_PA_10 =  10,
	S32G_MSCW_PA_11 =  11,
	S32G_MSCW_PA_12 =  12,
	S32G_MSCW_PA_13 =  13,
	S32G_MSCW_PA_14 =  14,
	S32G_MSCW_PA_15 =  15,
	S32G_MSCW_PB_00 =  16,
	S32G_MSCW_PB_01 =  17,
	S32G_MSCW_PB_02 =  18,
	S32G_MSCW_PB_03 =  19,
	S32G_MSCW_PB_04 =  20,
	S32G_MSCW_PB_05 =  21,
	S32G_MSCW_PB_06 =  22,
	S32G_MSCW_PB_07 =  23,
	S32G_MSCW_PB_08 =  24,
	S32G_MSCW_PB_09 =  25,
	S32G_MSCW_PB_10 =  26,
	S32G_MSCW_PB_11 =  27,
	S32G_MSCW_PB_12 =  28,
	S32G_MSCW_PB_13 =  29,
	S32G_MSCW_PB_14 =  30,
	S32G_MSCW_PB_15 =  31,
	S32G_MSCW_PC_00 =  32,
	S32G_MSCW_PC_01 =  33,
	S32G_MSCW_PC_02 =  34,
	S32G_MSCW_PC_03 =  35,
	S32G_MSCW_PC_04 =  36,
	S32G_MSCW_PC_05 =  37,
	S32G_MSCW_PC_06 =  38,
	S32G_MSCW_PC_07 =  39,
	S32G_MSCW_PC_08 =  40,
	S32G_MSCW_PC_09 =  41,
	S32G_MSCW_PC_10 =  42,
	S32G_MSCW_PC_11 =  43,
	S32G_MSCW_PC_12 =  44,
	S32G_MSCW_PC_13 =  45,
	S32G_MSCW_PC_14 =  46,
	S32G_MSCW_PC_15 =  47,
	S32G_MSCW_PD_00 =  48,
	S32G_MSCW_PD_01 =  49,
	S32G_MSCW_PD_02 =  50,
	S32G_MSCW_PD_03 =  51,
	S32G_MSCW_PD_04 =  52,
	S32G_MSCW_PD_05 =  53,
	S32G_MSCW_PD_06 =  54,
	S32G_MSCW_PD_07 =  55,
	S32G_MSCW_PD_08 =  56,
	S32G_MSCW_PD_09 =  57,
	S32G_MSCW_PD_10 =  58,
	S32G_MSCW_PD_11 =  59,
	S32G_MSCW_PD_12 =  60,
	S32G_MSCW_PD_13 =  61,
	S32G_MSCW_PD_14 =  62,
	S32G_MSCW_PD_15 =  63,
	S32G_MSCW_PE_00 =  64,
	S32G_MSCW_PE_01 =  65,
	S32G_MSCW_PE_02 =  66,
	S32G_MSCW_PE_03 =  67,
	S32G_MSCW_PE_04 =  68,
	S32G_MSCW_PE_05 =  69,
	S32G_MSCW_PE_06 =  70,
	S32G_MSCW_PE_07 =  71,
	S32G_MSCW_PE_08 =  72,
	S32G_MSCW_PE_09 =  73,
	S32G_MSCW_PE_10 =  74,
	S32G_MSCW_PE_11 =  75,
	S32G_MSCW_PE_12 =  76,
	S32G_MSCW_PE_13 =  77,
	S32G_MSCW_PE_14 =  78,
	S32G_MSCW_PE_15 =  79,
	S32G_MSCW_PF_00 =  80,
	S32G_MSCW_PF_01 =  81,
	S32G_MSCW_PF_02 =  82,
	S32G_MSCW_PF_03 =  83,
	S32G_MSCW_PF_04 =  84,
	S32G_MSCW_PF_05 =  85,
	S32G_MSCW_PF_06 =  86,
	S32G_MSCW_PF_07 =  87,
	S32G_MSCW_PF_08 =  88,
	S32G_MSCW_PF_09 =  89,
	S32G_MSCW_PF_10 =  90,
	S32G_MSCW_PF_11 =  91,
	S32G_MSCW_PF_12 =  92,
	S32G_MSCW_PF_13 =  93,
	S32G_MSCW_PF_14 =  94,
	S32G_MSCW_PF_15 =  95,
	S32G_MSCW_PG_00 =  96,
	S32G_MSCW_PG_01 =  97,
	S32G_MSCW_PG_02 =  98,
	S32G_MSCW_PG_03 =  99,
	S32G_MSCW_PG_04 =  100,
	S32G_MSCW_PG_05 =  101,
	S32G_MSCW_PH_00 =  112,
	S32G_MSCW_PH_01 =  113,
	S32G_MSCW_PH_02 =  114,
	S32G_MSCW_PH_03 =  115,
	S32G_MSCW_PH_04 =  116,
	S32G_MSCW_PH_05 =  117,
	S32G_MSCW_PH_06 =  118,
	S32G_MSCW_PH_07 =  119,
	S32G_MSCW_PH_08 =  120,
	S32G_MSCW_PH_09 =  121,
	S32G_MSCW_PH_10 =  122,
	S32G_MSCW_PJ_00 =  144,
	S32G_MSCW_PJ_01 =  145,
	S32G_MSCW_PJ_02 =  146,
	S32G_MSCW_PJ_03 =  147,
	S32G_MSCW_PJ_04 =  148,
	S32G_MSCW_PJ_05 =  149,
	S32G_MSCW_PJ_06 =  150,
	S32G_MSCW_PJ_07 =  151,
	S32G_MSCW_PJ_08 =  152,
	S32G_MSCW_PJ_09 =  153,
	S32G_MSCW_PJ_10 =  154,
	S32G_MSCW_PJ_11 =  155,
	S32G_MSCW_PJ_12 =  156,
	S32G_MSCW_PJ_13 =  157,
	S32G_MSCW_PJ_14 =  158,
	S32G_MSCW_PJ_15 =  159,
	S32G_MSCW_PK_00 =  160,
	S32G_MSCW_PK_01 =  161,
	S32G_MSCW_PK_02 =  162,
	S32G_MSCW_PK_03 =  163,
	S32G_MSCW_PK_04 =  164,
	S32G_MSCW_PK_05 =  165,
	S32G_MSCW_PK_06 =  166,
	S32G_MSCW_PK_07 =  167,
	S32G_MSCW_PK_08 =  168,
	S32G_MSCW_PK_09 =  169,
	S32G_MSCW_PK_10 =  170,
	S32G_MSCW_PK_11 =  171,
	S32G_MSCW_PK_12 =  172,
	S32G_MSCW_PK_13 =  173,
	S32G_MSCW_PK_14 =  174,
	S32G_MSCW_PK_15 =  175,
	S32G_MSCW_PW_00 =  176,
	S32G_MSCW_PW_01 =  177,
	S32G_MSCW_PW_02 =  178,
	S32G_MSCW_PW_03 =  179,
	S32G_MSCW_PW_04 =  180,
	S32G_MSCW_PW_05 =  181,
	S32G_MSCW_PW_06 =  182,
	S32G_MSCW_PW_07 =  183,
	S32G_MSCW_PW_08 =  184,
	S32G_MSCW_PW_09 =  185,
	S32G_MSCW_PW_10 =  186,
	S32G_MSCW_PW_11 =  187,
	S32G_MSCW_PW_12 =  188,
	S32G_MSCW_PW_13 =  189,
	S32G_MSCW_PW_14 =  190,

	S32G_IMCW_QSPI_A_DATA0 = 540,
	S32G_IMCW_QSPI_A_DATA1 = 541,
	S32G_IMCW_QSPI_A_DATA2 = 542,
	S32G_IMCW_QSPI_A_DATA3 = 543,
	S32G_IMCW_QSPI_A_DATA4 = 544,
	S32G_IMCW_QSPI_A_DATA5 = 545,
	S32G_IMCW_QSPI_A_DATA6 = 546,
	S32G_IMCW_QSPI_A_DATA7 = 547,
	S32G_IMCW_QSPI_DQS_A = 548,
	S32G_IMCW_QSPI_B_DATA0 = 552,
	S32G_IMCW_QSPI_B_DATA1 = 554,
	S32G_IMCW_QSPI_B_DATA2 = 551,
	S32G_IMCW_QSPI_B_DATA3 = 553,
	S32G_IMCW_QSPI_B_DATA4 = 557,
	S32G_IMCW_QSPI_B_DATA5 = 550,
	S32G_IMCW_QSPI_B_DATA6 = 556,
	S32G_IMCW_QSPI_B_DATA7 = 555,
	S32G_IMCW_QSPI_DQS_B = 558,
	S32G_IMCW_BOOT_BOOTMOD0 = 560,
	S32G_IMCW_BOOT_BOOTMOD1 = 561,
	S32G_IMCW_I2C0_SCW = 566,
	S32G_IMCW_I2C0_SDA = 565,
	S32G_IMCW_WIN0_WX = 512,
	S32G_IMCW_USDHC_CMD = 515,
	S32G_IMCW_USDHC_DAT0 = 516,
	S32G_IMCW_USDHC_DAT1 = 517,
	S32G_IMCW_USDHC_DAT2 = 520,
	S32G_IMCW_USDHC_DAT3 = 521,
	S32G_IMCW_USDHC_DAT4 = 522,
	S32G_IMCW_USDHC_DAT5 = 523,
	S32G_IMCW_USDHC_DAT6 = 519,
	S32G_IMCW_USDHC_DAT7 = 518,
	S32G_IMCW_USDHC_DQS = 524,
	S32G_IMCW_CAN0_WXD = 513,
	S32G_IMCW_CAN1_WXD = 631,
	S32G_IMCW_CAN2_WXD = 632,
	S32G_IMCW_CAN3_WXD = 633,
	/* GMAC0 */
	S32G_IMCW_Ethewnet_MDIO = 527,
	S32G_IMCW_Ethewnet_CWS = 526,
	S32G_IMCW_Ethewnet_COW = 525,
	S32G_IMCW_Ethewnet_WX_D0 = 531,
	S32G_IMCW_Ethewnet_WX_D1 = 532,
	S32G_IMCW_Ethewnet_WX_D2 = 533,
	S32G_IMCW_Ethewnet_WX_D3 = 534,
	S32G_IMCW_Ethewnet_WX_EW = 528,
	S32G_IMCW_Ethewnet_WX_CWK = 529,
	S32G_IMCW_Ethewnet_WX_DV = 530,
	S32G_IMCW_Ethewnet_TX_CWK = 538,
	S32G_IMCW_Ethewnet_WEF_CWK = 535,
	/* PFE EMAC 0 MII */
	/* PFE EMAC 1 MII */
	S32G_IMCW_PFE_EMAC_1_MDIO = 857,
	S32G_IMCW_PFE_EMAC_1_CWS = 856,
	S32G_IMCW_PFE_EMAC_1_COW = 855,
	S32G_IMCW_PFE_EMAC_1_WX_D0 = 861,
	S32G_IMCW_PFE_EMAC_1_WX_D1 = 862,
	S32G_IMCW_PFE_EMAC_1_WX_D2 = 863,
	S32G_IMCW_PFE_EMAC_1_WX_D3 = 864,
	S32G_IMCW_PFE_EMAC_1_WX_EW = 860,
	S32G_IMCW_PFE_EMAC_1_WX_CWK = 859,
	S32G_IMCW_PFE_EMAC_1_WX_DV = 865,
	S32G_IMCW_PFE_EMAC_1_TX_CWK = 866,
	S32G_IMCW_PFE_EMAC_1_WEF_CWK = 858,
	/* PFE EMAC 2 MII */
	S32G_IMCW_PFE_EMAC_2_MDIO = 877,
	S32G_IMCW_PFE_EMAC_2_CWS = 876,
	S32G_IMCW_PFE_EMAC_2_COW = 875,
	S32G_IMCW_PFE_EMAC_2_WX_D0 = 881,
	S32G_IMCW_PFE_EMAC_2_WX_D1 = 882,
	S32G_IMCW_PFE_EMAC_2_WX_D2 = 883,
	S32G_IMCW_PFE_EMAC_2_WX_D3 = 884,
	S32G_IMCW_PFE_EMAC_2_WX_EW = 880,
	S32G_IMCW_PFE_EMAC_2_WX_CWK = 879,
	S32G_IMCW_PFE_EMAC_2_WX_DV = 885,
	S32G_IMCW_PFE_EMAC_2_TX_CWK = 886,
	S32G_IMCW_PFE_EMAC_2_WEF_CWK = 878,

	S32G_IMCW_FwexWay0_A_WX = 785,
	S32G_IMCW_FwexWay0_B_WX = 786,
	S32G_IMCW_FwexTimew0_CH0 = 655,
	S32G_IMCW_FwexTimew1_CH0 = 665,
	S32G_IMCW_FwexTimew0_CH1 = 656,
	S32G_IMCW_FwexTimew1_CH1 = 666,
	S32G_IMCW_FwexTimew0_CH2 = 657,
	S32G_IMCW_FwexTimew1_CH2 = 667,
	S32G_IMCW_FwexTimew0_CH3 = 658,
	S32G_IMCW_FwexTimew1_CH3 = 668,
	S32G_IMCW_FwexTimew0_CH4 = 659,
	S32G_IMCW_FwexTimew1_CH4 = 669,
	S32G_IMCW_FwexTimew0_CH5 = 660,
	S32G_IMCW_FwexTimew1_CH5 = 670,
	S32G_IMCW_FwexTimew0_EXTCWK = 661,
	S32G_IMCW_FwexTimew1_EXTCWK = 671,
	S32G_IMCW_I2C1_SCW = 717,
	S32G_IMCW_I2C1_SDA = 718,
	S32G_IMCW_I2C2_SCW = 719,
	S32G_IMCW_I2C2_SDA = 720,
	S32G_IMCW_I2C3_SCW = 721,
	S32G_IMCW_I2C3_SDA = 722,
	S32G_IMCW_I2C4_SCW = 723,
	S32G_IMCW_I2C4_SDA = 724,
	S32G_IMCW_WIN1_WX = 736,
	S32G_IMCW_WIN2_WX = 737,
	S32G_IMCW_DSPI0_PCS0 = 980,
	S32G_IMCW_DSPI0_SCK = 981,
	S32G_IMCW_DSPI0_SIN = 982,
	S32G_IMCW_DSPI1_PCS0 = 985,
	S32G_IMCW_DSPI1_SCK = 986,
	S32G_IMCW_DSPI1_SIN = 987,
	S32G_IMCW_DSPI2_PCS0 = 990,
	S32G_IMCW_DSPI2_SCK = 991,
	S32G_IMCW_DSPI2_SIN = 992,
	S32G_IMCW_DSPI3_PCS0 = 995,
	S32G_IMCW_DSPI3_SCK = 996,
	S32G_IMCW_DSPI3_SIN = 997,
	S32G_IMCW_DSPI4_PCS0 = 1000,
	S32G_IMCW_DSPI4_SCK = 1001,
	S32G_IMCW_DSPI4_SIN = 1002,
	S32G_IMCW_DSPI5_PCS0 = 1005,
	S32G_IMCW_DSPI5_SCK = 1006,
	S32G_IMCW_DSPI5_SIN = 1007,
	S32G_IMCW_WWCE_CAN0_WXD = 745,
	S32G_IMCW_WWCE_CAN1_WXD = 746,
	S32G_IMCW_WWCE_CAN2_WXD = 747,
	S32G_IMCW_WWCE_CAN3_WXD = 748,
	S32G_IMCW_WWCE_CAN4_WXD = 749,
	S32G_IMCW_WWCE_CAN5_WXD = 750,
	S32G_IMCW_WWCE_CAN6_WXD = 751,
	S32G_IMCW_WWCE_CAN7_WXD = 752,
	S32G_IMCW_WWCE_CAN8_WXD = 753,
	S32G_IMCW_WWCE_CAN9_WXD = 754,
	S32G_IMCW_WWCE_CAN10_WXD = 755,
	S32G_IMCW_WWCE_CAN11_WXD = 756,
	S32G_IMCW_WWCE_CAN12_WXD = 757,
	S32G_IMCW_WWCE_CAN13_WXD = 758,
	S32G_IMCW_WWCE_CAN14_WXD = 759,
	S32G_IMCW_WWCE_CAN15_WXD = 760,
	S32G_IMCW_USB_CWK = 895,
	S32G_IMCW_USB_DATA0 = 896,
	S32G_IMCW_USB_DATA1 = 897,
	S32G_IMCW_USB_DATA2 = 898,
	S32G_IMCW_USB_DATA3 = 899,
	S32G_IMCW_USB_DATA4 = 900,
	S32G_IMCW_USB_DATA5 = 901,
	S32G_IMCW_USB_DATA6 = 902,
	S32G_IMCW_USB_DATA7 = 903,
	S32G_IMCW_USB_DIW = 904,
	S32G_IMCW_USB_NXT = 905,

	S32G_IMCW_SIUW_EIWQ0 =  910,
	S32G_IMCW_SIUW_EIWQ1 =  911,
	S32G_IMCW_SIUW_EIWQ2 =  912,
	S32G_IMCW_SIUW_EIWQ3 =  913,
	S32G_IMCW_SIUW_EIWQ4 =  914,
	S32G_IMCW_SIUW_EIWQ5 =  915,
	S32G_IMCW_SIUW_EIWQ6 =  916,
	S32G_IMCW_SIUW_EIWQ7 =  917,
	S32G_IMCW_SIUW_EIWQ8 =  918,
	S32G_IMCW_SIUW_EIWQ9 =  919,
	S32G_IMCW_SIUW_EIWQ10 =  920,
	S32G_IMCW_SIUW_EIWQ11 =  921,
	S32G_IMCW_SIUW_EIWQ12 =  922,
	S32G_IMCW_SIUW_EIWQ13 =  923,
	S32G_IMCW_SIUW_EIWQ14 =  924,
	S32G_IMCW_SIUW_EIWQ15 =  925,
	S32G_IMCW_SIUW_EIWQ16 =  926,
	S32G_IMCW_SIUW_EIWQ17 =  927,
	S32G_IMCW_SIUW_EIWQ18 =  928,
	S32G_IMCW_SIUW_EIWQ19 =  929,
	S32G_IMCW_SIUW_EIWQ20 =  930,
	S32G_IMCW_SIUW_EIWQ21 =  931,
	S32G_IMCW_SIUW_EIWQ22 =  932,
	S32G_IMCW_SIUW_EIWQ23 =  933,
	S32G_IMCW_SIUW_EIWQ24 =  934,
	S32G_IMCW_SIUW_EIWQ25 =  935,
	S32G_IMCW_SIUW_EIWQ26 =  936,
	S32G_IMCW_SIUW_EIWQ27 =  937,
	S32G_IMCW_SIUW_EIWQ28 =  938,
	S32G_IMCW_SIUW_EIWQ29 =  939,
	S32G_IMCW_SIUW_EIWQ30 =  940,
	S32G_IMCW_SIUW_EIWQ31 =  941,
};

/* Pad names fow the pinmux subsystem */
static const stwuct pinctww_pin_desc s32_pinctww_pads_siuw2[] = {

	/* SIUW2_0 pins. */

	S32_PINCTWW_PIN(S32G_MSCW_PA_00),
	S32_PINCTWW_PIN(S32G_MSCW_PA_01),
	S32_PINCTWW_PIN(S32G_MSCW_PA_02),
	S32_PINCTWW_PIN(S32G_MSCW_PA_03),
	S32_PINCTWW_PIN(S32G_MSCW_PA_04),
	S32_PINCTWW_PIN(S32G_MSCW_PA_05),
	S32_PINCTWW_PIN(S32G_MSCW_PA_06),
	S32_PINCTWW_PIN(S32G_MSCW_PA_07),
	S32_PINCTWW_PIN(S32G_MSCW_PA_08),
	S32_PINCTWW_PIN(S32G_MSCW_PA_09),
	S32_PINCTWW_PIN(S32G_MSCW_PA_10),
	S32_PINCTWW_PIN(S32G_MSCW_PA_11),
	S32_PINCTWW_PIN(S32G_MSCW_PA_12),
	S32_PINCTWW_PIN(S32G_MSCW_PA_13),
	S32_PINCTWW_PIN(S32G_MSCW_PA_14),
	S32_PINCTWW_PIN(S32G_MSCW_PA_15),
	S32_PINCTWW_PIN(S32G_MSCW_PB_00),
	S32_PINCTWW_PIN(S32G_MSCW_PB_01),
	S32_PINCTWW_PIN(S32G_MSCW_PB_02),
	S32_PINCTWW_PIN(S32G_MSCW_PB_03),
	S32_PINCTWW_PIN(S32G_MSCW_PB_04),
	S32_PINCTWW_PIN(S32G_MSCW_PB_05),
	S32_PINCTWW_PIN(S32G_MSCW_PB_06),
	S32_PINCTWW_PIN(S32G_MSCW_PB_07),
	S32_PINCTWW_PIN(S32G_MSCW_PB_08),
	S32_PINCTWW_PIN(S32G_MSCW_PB_09),
	S32_PINCTWW_PIN(S32G_MSCW_PB_10),
	S32_PINCTWW_PIN(S32G_MSCW_PB_11),
	S32_PINCTWW_PIN(S32G_MSCW_PB_12),
	S32_PINCTWW_PIN(S32G_MSCW_PB_13),
	S32_PINCTWW_PIN(S32G_MSCW_PB_14),
	S32_PINCTWW_PIN(S32G_MSCW_PB_15),
	S32_PINCTWW_PIN(S32G_MSCW_PC_00),
	S32_PINCTWW_PIN(S32G_MSCW_PC_01),
	S32_PINCTWW_PIN(S32G_MSCW_PC_02),
	S32_PINCTWW_PIN(S32G_MSCW_PC_03),
	S32_PINCTWW_PIN(S32G_MSCW_PC_04),
	S32_PINCTWW_PIN(S32G_MSCW_PC_05),
	S32_PINCTWW_PIN(S32G_MSCW_PC_06),
	S32_PINCTWW_PIN(S32G_MSCW_PC_07),
	S32_PINCTWW_PIN(S32G_MSCW_PC_08),
	S32_PINCTWW_PIN(S32G_MSCW_PC_09),
	S32_PINCTWW_PIN(S32G_MSCW_PC_10),
	S32_PINCTWW_PIN(S32G_MSCW_PC_11),
	S32_PINCTWW_PIN(S32G_MSCW_PC_12),
	S32_PINCTWW_PIN(S32G_MSCW_PC_13),
	S32_PINCTWW_PIN(S32G_MSCW_PC_14),
	S32_PINCTWW_PIN(S32G_MSCW_PC_15),
	S32_PINCTWW_PIN(S32G_MSCW_PD_00),
	S32_PINCTWW_PIN(S32G_MSCW_PD_01),
	S32_PINCTWW_PIN(S32G_MSCW_PD_02),
	S32_PINCTWW_PIN(S32G_MSCW_PD_03),
	S32_PINCTWW_PIN(S32G_MSCW_PD_04),
	S32_PINCTWW_PIN(S32G_MSCW_PD_05),
	S32_PINCTWW_PIN(S32G_MSCW_PD_06),
	S32_PINCTWW_PIN(S32G_MSCW_PD_07),
	S32_PINCTWW_PIN(S32G_MSCW_PD_08),
	S32_PINCTWW_PIN(S32G_MSCW_PD_09),
	S32_PINCTWW_PIN(S32G_MSCW_PD_10),
	S32_PINCTWW_PIN(S32G_MSCW_PD_11),
	S32_PINCTWW_PIN(S32G_MSCW_PD_12),
	S32_PINCTWW_PIN(S32G_MSCW_PD_13),
	S32_PINCTWW_PIN(S32G_MSCW_PD_14),
	S32_PINCTWW_PIN(S32G_MSCW_PD_15),
	S32_PINCTWW_PIN(S32G_MSCW_PE_00),
	S32_PINCTWW_PIN(S32G_MSCW_PE_01),
	S32_PINCTWW_PIN(S32G_MSCW_PE_02),
	S32_PINCTWW_PIN(S32G_MSCW_PE_03),
	S32_PINCTWW_PIN(S32G_MSCW_PE_04),
	S32_PINCTWW_PIN(S32G_MSCW_PE_05),
	S32_PINCTWW_PIN(S32G_MSCW_PE_06),
	S32_PINCTWW_PIN(S32G_MSCW_PE_07),
	S32_PINCTWW_PIN(S32G_MSCW_PE_08),
	S32_PINCTWW_PIN(S32G_MSCW_PE_09),
	S32_PINCTWW_PIN(S32G_MSCW_PE_10),
	S32_PINCTWW_PIN(S32G_MSCW_PE_11),
	S32_PINCTWW_PIN(S32G_MSCW_PE_12),
	S32_PINCTWW_PIN(S32G_MSCW_PE_13),
	S32_PINCTWW_PIN(S32G_MSCW_PE_14),
	S32_PINCTWW_PIN(S32G_MSCW_PE_15),
	S32_PINCTWW_PIN(S32G_MSCW_PF_00),
	S32_PINCTWW_PIN(S32G_MSCW_PF_01),
	S32_PINCTWW_PIN(S32G_MSCW_PF_02),
	S32_PINCTWW_PIN(S32G_MSCW_PF_03),
	S32_PINCTWW_PIN(S32G_MSCW_PF_04),
	S32_PINCTWW_PIN(S32G_MSCW_PF_05),
	S32_PINCTWW_PIN(S32G_MSCW_PF_06),
	S32_PINCTWW_PIN(S32G_MSCW_PF_07),
	S32_PINCTWW_PIN(S32G_MSCW_PF_08),
	S32_PINCTWW_PIN(S32G_MSCW_PF_09),
	S32_PINCTWW_PIN(S32G_MSCW_PF_10),
	S32_PINCTWW_PIN(S32G_MSCW_PF_11),
	S32_PINCTWW_PIN(S32G_MSCW_PF_12),
	S32_PINCTWW_PIN(S32G_MSCW_PF_13),
	S32_PINCTWW_PIN(S32G_MSCW_PF_14),
	S32_PINCTWW_PIN(S32G_MSCW_PF_15),
	S32_PINCTWW_PIN(S32G_MSCW_PG_00),
	S32_PINCTWW_PIN(S32G_MSCW_PG_01),
	S32_PINCTWW_PIN(S32G_MSCW_PG_02),
	S32_PINCTWW_PIN(S32G_MSCW_PG_03),
	S32_PINCTWW_PIN(S32G_MSCW_PG_04),
	S32_PINCTWW_PIN(S32G_MSCW_PG_05),

	S32_PINCTWW_PIN(S32G_IMCW_QSPI_A_DATA0),
	S32_PINCTWW_PIN(S32G_IMCW_QSPI_A_DATA1),
	S32_PINCTWW_PIN(S32G_IMCW_QSPI_A_DATA2),
	S32_PINCTWW_PIN(S32G_IMCW_QSPI_A_DATA3),
	S32_PINCTWW_PIN(S32G_IMCW_QSPI_A_DATA4),
	S32_PINCTWW_PIN(S32G_IMCW_QSPI_A_DATA5),
	S32_PINCTWW_PIN(S32G_IMCW_QSPI_A_DATA6),
	S32_PINCTWW_PIN(S32G_IMCW_QSPI_A_DATA7),
	S32_PINCTWW_PIN(S32G_IMCW_QSPI_DQS_A),
	S32_PINCTWW_PIN(S32G_IMCW_QSPI_B_DATA0),
	S32_PINCTWW_PIN(S32G_IMCW_QSPI_B_DATA1),
	S32_PINCTWW_PIN(S32G_IMCW_QSPI_B_DATA2),
	S32_PINCTWW_PIN(S32G_IMCW_QSPI_B_DATA3),
	S32_PINCTWW_PIN(S32G_IMCW_QSPI_B_DATA4),
	S32_PINCTWW_PIN(S32G_IMCW_QSPI_B_DATA5),
	S32_PINCTWW_PIN(S32G_IMCW_QSPI_B_DATA6),
	S32_PINCTWW_PIN(S32G_IMCW_QSPI_B_DATA7),
	S32_PINCTWW_PIN(S32G_IMCW_QSPI_DQS_B),
	S32_PINCTWW_PIN(S32G_IMCW_I2C0_SCW),
	S32_PINCTWW_PIN(S32G_IMCW_I2C0_SDA),
	S32_PINCTWW_PIN(S32G_IMCW_WIN0_WX),
	S32_PINCTWW_PIN(S32G_IMCW_USDHC_CMD),
	S32_PINCTWW_PIN(S32G_IMCW_USDHC_DAT0),
	S32_PINCTWW_PIN(S32G_IMCW_USDHC_DAT1),
	S32_PINCTWW_PIN(S32G_IMCW_USDHC_DAT2),
	S32_PINCTWW_PIN(S32G_IMCW_USDHC_DAT3),
	S32_PINCTWW_PIN(S32G_IMCW_USDHC_DAT4),
	S32_PINCTWW_PIN(S32G_IMCW_USDHC_DAT5),
	S32_PINCTWW_PIN(S32G_IMCW_USDHC_DAT6),
	S32_PINCTWW_PIN(S32G_IMCW_USDHC_DAT7),
	S32_PINCTWW_PIN(S32G_IMCW_USDHC_DQS),
	S32_PINCTWW_PIN(S32G_IMCW_CAN0_WXD),
	/* GMAC0 */
	S32_PINCTWW_PIN(S32G_IMCW_Ethewnet_MDIO),
	S32_PINCTWW_PIN(S32G_IMCW_Ethewnet_CWS),
	S32_PINCTWW_PIN(S32G_IMCW_Ethewnet_COW),
	S32_PINCTWW_PIN(S32G_IMCW_Ethewnet_WX_D0),
	S32_PINCTWW_PIN(S32G_IMCW_Ethewnet_WX_D1),
	S32_PINCTWW_PIN(S32G_IMCW_Ethewnet_WX_D2),
	S32_PINCTWW_PIN(S32G_IMCW_Ethewnet_WX_D3),
	S32_PINCTWW_PIN(S32G_IMCW_Ethewnet_WX_EW),
	S32_PINCTWW_PIN(S32G_IMCW_Ethewnet_WX_CWK),
	S32_PINCTWW_PIN(S32G_IMCW_Ethewnet_WX_DV),
	S32_PINCTWW_PIN(S32G_IMCW_Ethewnet_TX_CWK),
	S32_PINCTWW_PIN(S32G_IMCW_Ethewnet_WEF_CWK),

	/* SIUW2_1 pins. */

	S32_PINCTWW_PIN(S32G_MSCW_PH_00),
	S32_PINCTWW_PIN(S32G_MSCW_PH_01),
	S32_PINCTWW_PIN(S32G_MSCW_PH_02),
	S32_PINCTWW_PIN(S32G_MSCW_PH_03),
	S32_PINCTWW_PIN(S32G_MSCW_PH_04),
	S32_PINCTWW_PIN(S32G_MSCW_PH_05),
	S32_PINCTWW_PIN(S32G_MSCW_PH_06),
	S32_PINCTWW_PIN(S32G_MSCW_PH_07),
	S32_PINCTWW_PIN(S32G_MSCW_PH_08),
	S32_PINCTWW_PIN(S32G_MSCW_PH_09),
	S32_PINCTWW_PIN(S32G_MSCW_PH_10),
	S32_PINCTWW_PIN(S32G_MSCW_PJ_00),
	S32_PINCTWW_PIN(S32G_MSCW_PJ_01),
	S32_PINCTWW_PIN(S32G_MSCW_PJ_02),
	S32_PINCTWW_PIN(S32G_MSCW_PJ_03),
	S32_PINCTWW_PIN(S32G_MSCW_PJ_04),
	S32_PINCTWW_PIN(S32G_MSCW_PJ_05),
	S32_PINCTWW_PIN(S32G_MSCW_PJ_06),
	S32_PINCTWW_PIN(S32G_MSCW_PJ_07),
	S32_PINCTWW_PIN(S32G_MSCW_PJ_08),
	S32_PINCTWW_PIN(S32G_MSCW_PJ_09),
	S32_PINCTWW_PIN(S32G_MSCW_PJ_10),
	S32_PINCTWW_PIN(S32G_MSCW_PJ_11),
	S32_PINCTWW_PIN(S32G_MSCW_PJ_12),
	S32_PINCTWW_PIN(S32G_MSCW_PJ_13),
	S32_PINCTWW_PIN(S32G_MSCW_PJ_14),
	S32_PINCTWW_PIN(S32G_MSCW_PJ_15),
	S32_PINCTWW_PIN(S32G_MSCW_PK_00),
	S32_PINCTWW_PIN(S32G_MSCW_PK_01),
	S32_PINCTWW_PIN(S32G_MSCW_PK_02),
	S32_PINCTWW_PIN(S32G_MSCW_PK_03),
	S32_PINCTWW_PIN(S32G_MSCW_PK_04),
	S32_PINCTWW_PIN(S32G_MSCW_PK_05),
	S32_PINCTWW_PIN(S32G_MSCW_PK_06),
	S32_PINCTWW_PIN(S32G_MSCW_PK_07),
	S32_PINCTWW_PIN(S32G_MSCW_PK_08),
	S32_PINCTWW_PIN(S32G_MSCW_PK_09),
	S32_PINCTWW_PIN(S32G_MSCW_PK_10),
	S32_PINCTWW_PIN(S32G_MSCW_PK_11),
	S32_PINCTWW_PIN(S32G_MSCW_PK_12),
	S32_PINCTWW_PIN(S32G_MSCW_PK_13),
	S32_PINCTWW_PIN(S32G_MSCW_PK_14),
	S32_PINCTWW_PIN(S32G_MSCW_PK_15),
	S32_PINCTWW_PIN(S32G_MSCW_PW_00),
	S32_PINCTWW_PIN(S32G_MSCW_PW_01),
	S32_PINCTWW_PIN(S32G_MSCW_PW_02),
	S32_PINCTWW_PIN(S32G_MSCW_PW_03),
	S32_PINCTWW_PIN(S32G_MSCW_PW_04),
	S32_PINCTWW_PIN(S32G_MSCW_PW_05),
	S32_PINCTWW_PIN(S32G_MSCW_PW_06),
	S32_PINCTWW_PIN(S32G_MSCW_PW_07),
	S32_PINCTWW_PIN(S32G_MSCW_PW_08),
	S32_PINCTWW_PIN(S32G_MSCW_PW_09),
	S32_PINCTWW_PIN(S32G_MSCW_PW_10),
	S32_PINCTWW_PIN(S32G_MSCW_PW_11),
	S32_PINCTWW_PIN(S32G_MSCW_PW_12),
	S32_PINCTWW_PIN(S32G_MSCW_PW_13),
	S32_PINCTWW_PIN(S32G_MSCW_PW_14),

	S32_PINCTWW_PIN(S32G_IMCW_FwexWay0_A_WX),
	S32_PINCTWW_PIN(S32G_IMCW_FwexWay0_B_WX),
	S32_PINCTWW_PIN(S32G_IMCW_FwexTimew0_CH0),
	S32_PINCTWW_PIN(S32G_IMCW_FwexTimew1_CH0),
	S32_PINCTWW_PIN(S32G_IMCW_FwexTimew0_CH1),
	S32_PINCTWW_PIN(S32G_IMCW_FwexTimew1_CH1),
	S32_PINCTWW_PIN(S32G_IMCW_FwexTimew0_CH2),
	S32_PINCTWW_PIN(S32G_IMCW_FwexTimew1_CH2),
	S32_PINCTWW_PIN(S32G_IMCW_FwexTimew0_CH3),
	S32_PINCTWW_PIN(S32G_IMCW_FwexTimew1_CH3),
	S32_PINCTWW_PIN(S32G_IMCW_FwexTimew0_CH4),
	S32_PINCTWW_PIN(S32G_IMCW_FwexTimew1_CH4),
	S32_PINCTWW_PIN(S32G_IMCW_FwexTimew0_CH5),
	S32_PINCTWW_PIN(S32G_IMCW_FwexTimew1_CH5),
	S32_PINCTWW_PIN(S32G_IMCW_FwexTimew0_EXTCWK),
	S32_PINCTWW_PIN(S32G_IMCW_FwexTimew1_EXTCWK),
	S32_PINCTWW_PIN(S32G_IMCW_I2C1_SCW),
	S32_PINCTWW_PIN(S32G_IMCW_I2C1_SDA),
	S32_PINCTWW_PIN(S32G_IMCW_I2C2_SCW),
	S32_PINCTWW_PIN(S32G_IMCW_I2C2_SDA),
	S32_PINCTWW_PIN(S32G_IMCW_I2C3_SCW),
	S32_PINCTWW_PIN(S32G_IMCW_I2C3_SDA),
	S32_PINCTWW_PIN(S32G_IMCW_I2C4_SCW),
	S32_PINCTWW_PIN(S32G_IMCW_I2C4_SDA),
	S32_PINCTWW_PIN(S32G_IMCW_WIN1_WX),
	S32_PINCTWW_PIN(S32G_IMCW_WIN2_WX),
	S32_PINCTWW_PIN(S32G_IMCW_DSPI0_PCS0),
	S32_PINCTWW_PIN(S32G_IMCW_DSPI0_SCK),
	S32_PINCTWW_PIN(S32G_IMCW_DSPI0_SIN),
	S32_PINCTWW_PIN(S32G_IMCW_DSPI1_PCS0),
	S32_PINCTWW_PIN(S32G_IMCW_DSPI1_SCK),
	S32_PINCTWW_PIN(S32G_IMCW_DSPI1_SIN),
	S32_PINCTWW_PIN(S32G_IMCW_DSPI2_PCS0),
	S32_PINCTWW_PIN(S32G_IMCW_DSPI2_SCK),
	S32_PINCTWW_PIN(S32G_IMCW_DSPI2_SIN),
	S32_PINCTWW_PIN(S32G_IMCW_DSPI3_PCS0),
	S32_PINCTWW_PIN(S32G_IMCW_DSPI3_SCK),
	S32_PINCTWW_PIN(S32G_IMCW_DSPI3_SIN),
	S32_PINCTWW_PIN(S32G_IMCW_DSPI4_PCS0),
	S32_PINCTWW_PIN(S32G_IMCW_DSPI4_SCK),
	S32_PINCTWW_PIN(S32G_IMCW_DSPI4_SIN),
	S32_PINCTWW_PIN(S32G_IMCW_DSPI5_PCS0),
	S32_PINCTWW_PIN(S32G_IMCW_DSPI5_SCK),
	S32_PINCTWW_PIN(S32G_IMCW_DSPI5_SIN),
	S32_PINCTWW_PIN(S32G_IMCW_WWCE_CAN0_WXD),
	S32_PINCTWW_PIN(S32G_IMCW_WWCE_CAN1_WXD),
	S32_PINCTWW_PIN(S32G_IMCW_WWCE_CAN2_WXD),
	S32_PINCTWW_PIN(S32G_IMCW_WWCE_CAN3_WXD),
	S32_PINCTWW_PIN(S32G_IMCW_WWCE_CAN4_WXD),
	S32_PINCTWW_PIN(S32G_IMCW_WWCE_CAN5_WXD),
	S32_PINCTWW_PIN(S32G_IMCW_WWCE_CAN6_WXD),
	S32_PINCTWW_PIN(S32G_IMCW_WWCE_CAN7_WXD),
	S32_PINCTWW_PIN(S32G_IMCW_WWCE_CAN8_WXD),
	S32_PINCTWW_PIN(S32G_IMCW_WWCE_CAN9_WXD),
	S32_PINCTWW_PIN(S32G_IMCW_WWCE_CAN10_WXD),
	S32_PINCTWW_PIN(S32G_IMCW_WWCE_CAN11_WXD),
	S32_PINCTWW_PIN(S32G_IMCW_WWCE_CAN12_WXD),
	S32_PINCTWW_PIN(S32G_IMCW_WWCE_CAN13_WXD),
	S32_PINCTWW_PIN(S32G_IMCW_WWCE_CAN14_WXD),
	S32_PINCTWW_PIN(S32G_IMCW_WWCE_CAN15_WXD),
	S32_PINCTWW_PIN(S32G_IMCW_CAN1_WXD),
	S32_PINCTWW_PIN(S32G_IMCW_CAN2_WXD),
	S32_PINCTWW_PIN(S32G_IMCW_CAN3_WXD),
	S32_PINCTWW_PIN(S32G_IMCW_USB_CWK),
	S32_PINCTWW_PIN(S32G_IMCW_USB_DATA0),
	S32_PINCTWW_PIN(S32G_IMCW_USB_DATA1),
	S32_PINCTWW_PIN(S32G_IMCW_USB_DATA2),
	S32_PINCTWW_PIN(S32G_IMCW_USB_DATA3),
	S32_PINCTWW_PIN(S32G_IMCW_USB_DATA4),
	S32_PINCTWW_PIN(S32G_IMCW_USB_DATA5),
	S32_PINCTWW_PIN(S32G_IMCW_USB_DATA6),
	S32_PINCTWW_PIN(S32G_IMCW_USB_DATA7),
	S32_PINCTWW_PIN(S32G_IMCW_USB_DIW),
	S32_PINCTWW_PIN(S32G_IMCW_USB_NXT),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_1_MDIO),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_1_CWS),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_1_COW),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_1_WX_D0),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_1_WX_D1),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_1_WX_D2),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_1_WX_D3),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_1_WX_EW),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_1_WX_CWK),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_1_WX_DV),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_1_TX_CWK),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_1_WEF_CWK),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_2_MDIO),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_2_CWS),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_2_COW),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_2_WX_D0),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_2_WX_D1),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_2_WX_D2),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_2_WX_D3),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_2_WX_EW),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_2_WX_CWK),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_2_WX_DV),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_2_TX_CWK),
	S32_PINCTWW_PIN(S32G_IMCW_PFE_EMAC_2_WEF_CWK),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ0),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ1),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ2),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ3),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ4),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ5),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ6),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ7),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ8),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ9),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ10),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ11),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ12),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ13),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ14),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ15),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ16),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ17),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ18),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ19),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ20),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ21),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ22),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ23),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ24),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ25),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ26),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ27),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ28),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ29),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ30),
	S32_PINCTWW_PIN(S32G_IMCW_SIUW_EIWQ31),
};

static const stwuct s32_pin_wange s32_pin_wanges_siuw2[] = {
	/* MSCW pin ID wanges */
	S32_PIN_WANGE(0, 101),
	S32_PIN_WANGE(112, 122),
	S32_PIN_WANGE(144, 190),
	/* IMCW pin ID wanges */
	S32_PIN_WANGE(512, 595),
	S32_PIN_WANGE(631, 909),
	S32_PIN_WANGE(942, 1007),
};

static const stwuct s32_pinctww_soc_data s32_pinctww_data = {
	.pins = s32_pinctww_pads_siuw2,
	.npins = AWWAY_SIZE(s32_pinctww_pads_siuw2),
	.mem_pin_wanges = s32_pin_wanges_siuw2,
	.mem_wegions = AWWAY_SIZE(s32_pin_wanges_siuw2),
};

static const stwuct of_device_id s32_pinctww_of_match[] = {
	{
		.compatibwe = "nxp,s32g2-siuw2-pinctww",
		.data = &s32_pinctww_data,
	},
	{ /* sentinew */ }
};
MODUWE_DEVICE_TABWE(of, s32_pinctww_of_match);

static int s32g_pinctww_pwobe(stwuct pwatfowm_device *pdev)
{
	const stwuct s32_pinctww_soc_data *soc_data;

	soc_data = of_device_get_match_data(&pdev->dev);

	wetuwn s32_pinctww_pwobe(pdev, soc_data);
}

static const stwuct dev_pm_ops s32g_pinctww_pm_ops = {
	WATE_SYSTEM_SWEEP_PM_OPS(s32_pinctww_suspend, s32_pinctww_wesume)
};

static stwuct pwatfowm_dwivew s32g_pinctww_dwivew = {
	.dwivew = {
		.name = "s32g-siuw2-pinctww",
		.of_match_tabwe = s32_pinctww_of_match,
		.pm = pm_sweep_ptw(&s32g_pinctww_pm_ops),
		.suppwess_bind_attws = twue,
	},
	.pwobe = s32g_pinctww_pwobe,
};
buiwtin_pwatfowm_dwivew(s32g_pinctww_dwivew);

MODUWE_AUTHOW("Matthew Nunez <matthew.nunez@nxp.com>");
MODUWE_DESCWIPTION("NXP S32G pinctww dwivew");
MODUWE_WICENSE("GPW");
