// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _conv2d_3x3_1chan_rev_HH_
#define _conv2d_3x3_1chan_rev_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "CNN_mul_mul_18s_1bkb.h"
#include "CNN_mac_muladd_18cud.h"

namespace ap_rtl {

struct conv2d_3x3_1chan_rev : public sc_module {
    // Port declarations 92
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<18> > kernel_0_V_dout;
    sc_in< sc_logic > kernel_0_V_empty_n;
    sc_out< sc_logic > kernel_0_V_read;
    sc_in< sc_lv<18> > kernel_1_V_dout;
    sc_in< sc_logic > kernel_1_V_empty_n;
    sc_out< sc_logic > kernel_1_V_read;
    sc_in< sc_lv<18> > kernel_2_V_dout;
    sc_in< sc_logic > kernel_2_V_empty_n;
    sc_out< sc_logic > kernel_2_V_read;
    sc_in< sc_lv<18> > kernel_3_V_dout;
    sc_in< sc_logic > kernel_3_V_empty_n;
    sc_out< sc_logic > kernel_3_V_read;
    sc_in< sc_lv<18> > kernel_4_V_dout;
    sc_in< sc_logic > kernel_4_V_empty_n;
    sc_out< sc_logic > kernel_4_V_read;
    sc_in< sc_lv<18> > kernel_5_V_dout;
    sc_in< sc_logic > kernel_5_V_empty_n;
    sc_out< sc_logic > kernel_5_V_read;
    sc_in< sc_lv<18> > kernel_6_V_dout;
    sc_in< sc_logic > kernel_6_V_empty_n;
    sc_out< sc_logic > kernel_6_V_read;
    sc_in< sc_lv<18> > kernel_7_V_dout;
    sc_in< sc_logic > kernel_7_V_empty_n;
    sc_out< sc_logic > kernel_7_V_read;
    sc_in< sc_lv<18> > kernel_8_V_dout;
    sc_in< sc_logic > kernel_8_V_empty_n;
    sc_out< sc_logic > kernel_8_V_read;
    sc_in< sc_lv<48> > bias_V_dout;
    sc_in< sc_logic > bias_V_empty_n;
    sc_out< sc_logic > bias_V_read;
    sc_out< sc_lv<10> > in_image_0_0_V_address0;
    sc_out< sc_logic > in_image_0_0_V_ce0;
    sc_in< sc_lv<18> > in_image_0_0_V_q0;
    sc_out< sc_lv<10> > in_image_0_1_V_address0;
    sc_out< sc_logic > in_image_0_1_V_ce0;
    sc_in< sc_lv<18> > in_image_0_1_V_q0;
    sc_out< sc_lv<10> > in_image_0_2_V_address0;
    sc_out< sc_logic > in_image_0_2_V_ce0;
    sc_in< sc_lv<18> > in_image_0_2_V_q0;
    sc_out< sc_lv<10> > in_image_0_3_V_address0;
    sc_out< sc_logic > in_image_0_3_V_ce0;
    sc_in< sc_lv<18> > in_image_0_3_V_q0;
    sc_out< sc_lv<10> > in_image_0_4_V_address0;
    sc_out< sc_logic > in_image_0_4_V_ce0;
    sc_in< sc_lv<18> > in_image_0_4_V_q0;
    sc_out< sc_lv<10> > in_image_1_0_V_address0;
    sc_out< sc_logic > in_image_1_0_V_ce0;
    sc_in< sc_lv<18> > in_image_1_0_V_q0;
    sc_out< sc_lv<10> > in_image_1_1_V_address0;
    sc_out< sc_logic > in_image_1_1_V_ce0;
    sc_in< sc_lv<18> > in_image_1_1_V_q0;
    sc_out< sc_lv<10> > in_image_1_2_V_address0;
    sc_out< sc_logic > in_image_1_2_V_ce0;
    sc_in< sc_lv<18> > in_image_1_2_V_q0;
    sc_out< sc_lv<10> > in_image_1_3_V_address0;
    sc_out< sc_logic > in_image_1_3_V_ce0;
    sc_in< sc_lv<18> > in_image_1_3_V_q0;
    sc_out< sc_lv<7> > out_image_0_V_address0;
    sc_out< sc_logic > out_image_0_V_ce0;
    sc_out< sc_logic > out_image_0_V_we0;
    sc_out< sc_lv<25> > out_image_0_V_d0;
    sc_out< sc_lv<7> > out_image_1_V_address0;
    sc_out< sc_logic > out_image_1_V_ce0;
    sc_out< sc_logic > out_image_1_V_we0;
    sc_out< sc_lv<25> > out_image_1_V_d0;
    sc_out< sc_lv<7> > out_image_2_V_address0;
    sc_out< sc_logic > out_image_2_V_ce0;
    sc_out< sc_logic > out_image_2_V_we0;
    sc_out< sc_lv<25> > out_image_2_V_d0;
    sc_out< sc_lv<7> > out_image_3_V_address0;
    sc_out< sc_logic > out_image_3_V_ce0;
    sc_out< sc_logic > out_image_3_V_we0;
    sc_out< sc_lv<25> > out_image_3_V_d0;
    sc_out< sc_lv<7> > out_image_4_V_address0;
    sc_out< sc_logic > out_image_4_V_ce0;
    sc_out< sc_logic > out_image_4_V_we0;
    sc_out< sc_lv<25> > out_image_4_V_d0;
    sc_out< sc_lv<7> > out_image_5_V_address0;
    sc_out< sc_logic > out_image_5_V_ce0;
    sc_out< sc_logic > out_image_5_V_we0;
    sc_out< sc_lv<25> > out_image_5_V_d0;
    sc_out< sc_lv<7> > out_image_6_V_address0;
    sc_out< sc_logic > out_image_6_V_ce0;
    sc_out< sc_logic > out_image_6_V_we0;
    sc_out< sc_lv<25> > out_image_6_V_d0;


    // Module declarations
    conv2d_3x3_1chan_rev(sc_module_name name);
    SC_HAS_PROCESS(conv2d_3x3_1chan_rev);

    ~conv2d_3x3_1chan_rev();

    sc_trace_file* mVcdFile;

    CNN_mul_mul_18s_1bkb<1,2,18,18,35>* CNN_mul_mul_18s_1bkb_U80;
    CNN_mac_muladd_18cud<1,2,18,18,35,35>* CNN_mac_muladd_18cud_U81;
    CNN_mac_muladd_18cud<1,2,18,18,35,35>* CNN_mac_muladd_18cud_U82;
    CNN_mac_muladd_18cud<1,2,18,18,35,35>* CNN_mac_muladd_18cud_U83;
    CNN_mac_muladd_18cud<1,2,18,18,35,35>* CNN_mac_muladd_18cud_U84;
    CNN_mac_muladd_18cud<1,2,18,18,35,35>* CNN_mac_muladd_18cud_U85;
    CNN_mac_muladd_18cud<1,2,18,18,35,35>* CNN_mac_muladd_18cud_U86;
    CNN_mac_muladd_18cud<1,2,18,18,35,35>* CNN_mac_muladd_18cud_U87;
    CNN_mac_muladd_18cud<1,2,18,18,35,35>* CNN_mac_muladd_18cud_U88;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<1> > tmp_i_67_reg_1231;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< sc_lv<1> > ap_phi_mux_do_init_phi_fu_418_p6;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_logic > kernel_0_V_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > kernel_1_V_blk_n;
    sc_signal< sc_logic > kernel_2_V_blk_n;
    sc_signal< sc_logic > kernel_3_V_blk_n;
    sc_signal< sc_logic > kernel_4_V_blk_n;
    sc_signal< sc_logic > kernel_5_V_blk_n;
    sc_signal< sc_logic > kernel_6_V_blk_n;
    sc_signal< sc_logic > kernel_7_V_blk_n;
    sc_signal< sc_logic > kernel_8_V_blk_n;
    sc_signal< sc_logic > bias_V_blk_n;
    sc_signal< sc_lv<1> > do_init_reg_414;
    sc_signal< sc_lv<10> > i_i_reg_430;
    sc_signal< sc_lv<48> > p_Val2_rewind_reg_444;
    sc_signal< sc_lv<18> > kernel_8_V_load_rew_reg_458;
    sc_signal< sc_lv<18> > kernel_7_V_load_rew_reg_472;
    sc_signal< sc_lv<18> > kernel_6_V_load_rew_reg_486;
    sc_signal< sc_lv<18> > kernel_5_V_load_rew_reg_500;
    sc_signal< sc_lv<18> > kernel_4_V_load_rew_reg_514;
    sc_signal< sc_lv<18> > kernel_3_V_load_rew_reg_528;
    sc_signal< sc_lv<18> > kernel_2_V_load_rew_reg_542;
    sc_signal< sc_lv<18> > kernel_1_V_load_rew_reg_556;
    sc_signal< sc_lv<18> > kernel_0_V_load_rew_reg_570;
    sc_signal< sc_lv<48> > p_Val2_phi_reg_584;
    sc_signal< sc_lv<48> > p_Val2_phi_reg_584_pp0_iter2_reg;
    sc_signal< sc_lv<48> > p_Val2_phi_reg_584_pp0_iter3_reg;
    sc_signal< sc_lv<48> > p_Val2_phi_reg_584_pp0_iter4_reg;
    sc_signal< sc_lv<48> > p_Val2_phi_reg_584_pp0_iter5_reg;
    sc_signal< sc_lv<48> > p_Val2_phi_reg_584_pp0_iter6_reg;
    sc_signal< sc_lv<48> > p_Val2_phi_reg_584_pp0_iter7_reg;
    sc_signal< sc_lv<48> > p_Val2_phi_reg_584_pp0_iter8_reg;
    sc_signal< sc_lv<48> > p_Val2_phi_reg_584_pp0_iter9_reg;
    sc_signal< sc_lv<48> > p_Val2_phi_reg_584_pp0_iter10_reg;
    sc_signal< sc_lv<48> > p_Val2_phi_reg_584_pp0_iter11_reg;
    sc_signal< sc_lv<18> > kernel_8_V_load_phi_reg_597;
    sc_signal< sc_lv<18> > kernel_8_V_load_phi_reg_597_pp0_iter2_reg;
    sc_signal< sc_lv<18> > kernel_8_V_load_phi_reg_597_pp0_iter3_reg;
    sc_signal< sc_lv<18> > kernel_8_V_load_phi_reg_597_pp0_iter4_reg;
    sc_signal< sc_lv<18> > kernel_8_V_load_phi_reg_597_pp0_iter5_reg;
    sc_signal< sc_lv<18> > kernel_8_V_load_phi_reg_597_pp0_iter6_reg;
    sc_signal< sc_lv<18> > kernel_8_V_load_phi_reg_597_pp0_iter7_reg;
    sc_signal< sc_lv<18> > kernel_8_V_load_phi_reg_597_pp0_iter8_reg;
    sc_signal< sc_lv<18> > kernel_8_V_load_phi_reg_597_pp0_iter9_reg;
    sc_signal< sc_lv<18> > kernel_7_V_load_phi_reg_610;
    sc_signal< sc_lv<18> > kernel_7_V_load_phi_reg_610_pp0_iter2_reg;
    sc_signal< sc_lv<18> > kernel_7_V_load_phi_reg_610_pp0_iter3_reg;
    sc_signal< sc_lv<18> > kernel_7_V_load_phi_reg_610_pp0_iter4_reg;
    sc_signal< sc_lv<18> > kernel_7_V_load_phi_reg_610_pp0_iter5_reg;
    sc_signal< sc_lv<18> > kernel_7_V_load_phi_reg_610_pp0_iter6_reg;
    sc_signal< sc_lv<18> > kernel_7_V_load_phi_reg_610_pp0_iter7_reg;
    sc_signal< sc_lv<18> > kernel_7_V_load_phi_reg_610_pp0_iter8_reg;
    sc_signal< sc_lv<18> > kernel_6_V_load_phi_reg_623;
    sc_signal< sc_lv<18> > kernel_6_V_load_phi_reg_623_pp0_iter2_reg;
    sc_signal< sc_lv<18> > kernel_6_V_load_phi_reg_623_pp0_iter3_reg;
    sc_signal< sc_lv<18> > kernel_6_V_load_phi_reg_623_pp0_iter4_reg;
    sc_signal< sc_lv<18> > kernel_6_V_load_phi_reg_623_pp0_iter5_reg;
    sc_signal< sc_lv<18> > kernel_6_V_load_phi_reg_623_pp0_iter6_reg;
    sc_signal< sc_lv<18> > kernel_6_V_load_phi_reg_623_pp0_iter7_reg;
    sc_signal< sc_lv<18> > kernel_5_V_load_phi_reg_636;
    sc_signal< sc_lv<18> > kernel_5_V_load_phi_reg_636_pp0_iter2_reg;
    sc_signal< sc_lv<18> > kernel_5_V_load_phi_reg_636_pp0_iter3_reg;
    sc_signal< sc_lv<18> > kernel_5_V_load_phi_reg_636_pp0_iter4_reg;
    sc_signal< sc_lv<18> > kernel_5_V_load_phi_reg_636_pp0_iter5_reg;
    sc_signal< sc_lv<18> > kernel_5_V_load_phi_reg_636_pp0_iter6_reg;
    sc_signal< sc_lv<18> > kernel_4_V_load_phi_reg_649;
    sc_signal< sc_lv<18> > kernel_4_V_load_phi_reg_649_pp0_iter2_reg;
    sc_signal< sc_lv<18> > kernel_4_V_load_phi_reg_649_pp0_iter3_reg;
    sc_signal< sc_lv<18> > kernel_4_V_load_phi_reg_649_pp0_iter4_reg;
    sc_signal< sc_lv<18> > kernel_4_V_load_phi_reg_649_pp0_iter5_reg;
    sc_signal< sc_lv<18> > kernel_3_V_load_phi_reg_662;
    sc_signal< sc_lv<18> > kernel_3_V_load_phi_reg_662_pp0_iter2_reg;
    sc_signal< sc_lv<18> > kernel_3_V_load_phi_reg_662_pp0_iter3_reg;
    sc_signal< sc_lv<18> > kernel_3_V_load_phi_reg_662_pp0_iter4_reg;
    sc_signal< sc_lv<18> > kernel_2_V_load_phi_reg_675;
    sc_signal< sc_lv<18> > kernel_2_V_load_phi_reg_675_pp0_iter2_reg;
    sc_signal< sc_lv<18> > kernel_2_V_load_phi_reg_675_pp0_iter3_reg;
    sc_signal< sc_lv<18> > kernel_1_V_load_phi_reg_688;
    sc_signal< sc_lv<18> > kernel_1_V_load_phi_reg_688_pp0_iter2_reg;
    sc_signal< sc_lv<18> > kernel_0_V_load_phi_reg_701;
    sc_signal< sc_lv<32> > y_i_reg_714;
    sc_signal< sc_lv<32> > x_i_reg_728;
    sc_signal< sc_lv<10> > i_fu_755_p2;
    sc_signal< sc_lv<10> > i_reg_1226;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > tmp_i_67_fu_761_p2;
    sc_signal< sc_lv<1> > tmp_i_67_reg_1231_pp0_iter1_reg;
    sc_signal< sc_lv<1> > tmp_i_67_reg_1231_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_i_67_reg_1231_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_i_67_reg_1231_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_i_67_reg_1231_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_i_67_reg_1231_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_i_67_reg_1231_pp0_iter7_reg;
    sc_signal< sc_lv<1> > tmp_i_67_reg_1231_pp0_iter8_reg;
    sc_signal< sc_lv<1> > tmp_i_67_reg_1231_pp0_iter9_reg;
    sc_signal< sc_lv<1> > tmp_i_67_reg_1231_pp0_iter10_reg;
    sc_signal< sc_lv<1> > tmp_i_67_reg_1231_pp0_iter11_reg;
    sc_signal< sc_lv<18> > in_image_0_0_V_loa_reg_1235;
    sc_signal< sc_lv<18> > in_image_0_1_V_loa_reg_1240;
    sc_signal< sc_lv<18> > in_image_0_1_V_loa_reg_1240_pp0_iter2_reg;
    sc_signal< sc_lv<18> > in_image_0_2_V_loa_reg_1245;
    sc_signal< sc_lv<18> > in_image_0_2_V_loa_reg_1245_pp0_iter2_reg;
    sc_signal< sc_lv<18> > in_image_0_2_V_loa_reg_1245_pp0_iter3_reg;
    sc_signal< sc_lv<18> > in_image_0_3_V_loa_reg_1250;
    sc_signal< sc_lv<18> > in_image_0_3_V_loa_reg_1250_pp0_iter2_reg;
    sc_signal< sc_lv<18> > in_image_0_3_V_loa_reg_1250_pp0_iter3_reg;
    sc_signal< sc_lv<18> > in_image_0_3_V_loa_reg_1250_pp0_iter4_reg;
    sc_signal< sc_lv<18> > in_image_0_4_V_loa_reg_1255;
    sc_signal< sc_lv<18> > in_image_0_4_V_loa_reg_1255_pp0_iter2_reg;
    sc_signal< sc_lv<18> > in_image_0_4_V_loa_reg_1255_pp0_iter3_reg;
    sc_signal< sc_lv<18> > in_image_0_4_V_loa_reg_1255_pp0_iter4_reg;
    sc_signal< sc_lv<18> > in_image_0_4_V_loa_reg_1255_pp0_iter5_reg;
    sc_signal< sc_lv<18> > in_image_1_0_V_loa_reg_1260;
    sc_signal< sc_lv<18> > in_image_1_0_V_loa_reg_1260_pp0_iter2_reg;
    sc_signal< sc_lv<18> > in_image_1_0_V_loa_reg_1260_pp0_iter3_reg;
    sc_signal< sc_lv<18> > in_image_1_0_V_loa_reg_1260_pp0_iter4_reg;
    sc_signal< sc_lv<18> > in_image_1_0_V_loa_reg_1260_pp0_iter5_reg;
    sc_signal< sc_lv<18> > in_image_1_0_V_loa_reg_1260_pp0_iter6_reg;
    sc_signal< sc_lv<18> > in_image_1_1_V_loa_reg_1265;
    sc_signal< sc_lv<18> > in_image_1_1_V_loa_reg_1265_pp0_iter2_reg;
    sc_signal< sc_lv<18> > in_image_1_1_V_loa_reg_1265_pp0_iter3_reg;
    sc_signal< sc_lv<18> > in_image_1_1_V_loa_reg_1265_pp0_iter4_reg;
    sc_signal< sc_lv<18> > in_image_1_1_V_loa_reg_1265_pp0_iter5_reg;
    sc_signal< sc_lv<18> > in_image_1_1_V_loa_reg_1265_pp0_iter6_reg;
    sc_signal< sc_lv<18> > in_image_1_1_V_loa_reg_1265_pp0_iter7_reg;
    sc_signal< sc_lv<18> > in_image_1_2_V_loa_reg_1270;
    sc_signal< sc_lv<18> > in_image_1_2_V_loa_reg_1270_pp0_iter2_reg;
    sc_signal< sc_lv<18> > in_image_1_2_V_loa_reg_1270_pp0_iter3_reg;
    sc_signal< sc_lv<18> > in_image_1_2_V_loa_reg_1270_pp0_iter4_reg;
    sc_signal< sc_lv<18> > in_image_1_2_V_loa_reg_1270_pp0_iter5_reg;
    sc_signal< sc_lv<18> > in_image_1_2_V_loa_reg_1270_pp0_iter6_reg;
    sc_signal< sc_lv<18> > in_image_1_2_V_loa_reg_1270_pp0_iter7_reg;
    sc_signal< sc_lv<18> > in_image_1_2_V_loa_reg_1270_pp0_iter8_reg;
    sc_signal< sc_lv<18> > in_image_1_3_V_loa_reg_1275;
    sc_signal< sc_lv<18> > in_image_1_3_V_loa_reg_1275_pp0_iter2_reg;
    sc_signal< sc_lv<18> > in_image_1_3_V_loa_reg_1275_pp0_iter3_reg;
    sc_signal< sc_lv<18> > in_image_1_3_V_loa_reg_1275_pp0_iter4_reg;
    sc_signal< sc_lv<18> > in_image_1_3_V_loa_reg_1275_pp0_iter5_reg;
    sc_signal< sc_lv<18> > in_image_1_3_V_loa_reg_1275_pp0_iter6_reg;
    sc_signal< sc_lv<18> > in_image_1_3_V_loa_reg_1275_pp0_iter7_reg;
    sc_signal< sc_lv<18> > in_image_1_3_V_loa_reg_1275_pp0_iter8_reg;
    sc_signal< sc_lv<18> > in_image_1_3_V_loa_reg_1275_pp0_iter9_reg;
    sc_signal< sc_lv<35> > grp_fu_1103_p2;
    sc_signal< sc_lv<35> > p_Val2_14_i_reg_1290;
    sc_signal< sc_lv<25> > tmp_s_reg_1315;
    sc_signal< sc_lv<25> > tmp_66_reg_1330;
    sc_signal< sc_lv<25> > tmp_67_reg_1345;
    sc_signal< sc_lv<25> > tmp_68_reg_1360;
    sc_signal< sc_lv<25> > tmp_69_reg_1375;
    sc_signal< sc_lv<25> > tmp_70_reg_1390;
    sc_signal< sc_lv<25> > tmp_71_reg_1405;
    sc_signal< sc_lv<25> > tmp_72_reg_1410;
    sc_signal< sc_lv<32> > p_x_1_8_i_fu_1085_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_lv<32> > p_8_i_fu_1093_p3;
    sc_signal< sc_logic > rewind_ap_ready;
    sc_signal< sc_logic > rewind_ap_ready_reg;
    sc_signal< sc_logic > rewind_enable;
    sc_signal< bool > ap_block_state1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_lv<10> > ap_phi_mux_i_i_phi_fu_434_p6;
    sc_signal< sc_lv<48> > ap_phi_mux_p_Val2_rewind_phi_fu_448_p6;
    sc_signal< sc_lv<18> > ap_phi_mux_kernel_8_V_load_rew_phi_fu_462_p6;
    sc_signal< sc_lv<18> > ap_phi_mux_kernel_7_V_load_rew_phi_fu_476_p6;
    sc_signal< sc_lv<18> > ap_phi_mux_kernel_6_V_load_rew_phi_fu_490_p6;
    sc_signal< sc_lv<18> > ap_phi_mux_kernel_5_V_load_rew_phi_fu_504_p6;
    sc_signal< sc_lv<18> > ap_phi_mux_kernel_4_V_load_rew_phi_fu_518_p6;
    sc_signal< sc_lv<18> > ap_phi_mux_kernel_3_V_load_rew_phi_fu_532_p6;
    sc_signal< sc_lv<18> > ap_phi_mux_kernel_2_V_load_rew_phi_fu_546_p6;
    sc_signal< sc_lv<18> > ap_phi_mux_kernel_1_V_load_rew_phi_fu_560_p6;
    sc_signal< sc_lv<18> > ap_phi_mux_kernel_0_V_load_rew_phi_fu_574_p6;
    sc_signal< sc_lv<48> > ap_phi_reg_pp0_iter1_p_Val2_phi_reg_584;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_kernel_8_V_load_phi_reg_597;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_kernel_7_V_load_phi_reg_610;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_kernel_6_V_load_phi_reg_623;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_kernel_5_V_load_phi_reg_636;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_kernel_4_V_load_phi_reg_649;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_kernel_3_V_load_phi_reg_662;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_kernel_2_V_load_phi_reg_675;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_kernel_1_V_load_phi_reg_688;
    sc_signal< sc_lv<18> > ap_phi_reg_pp0_iter1_kernel_0_V_load_phi_reg_701;
    sc_signal< sc_lv<64> > tmp_i_fu_742_p1;
    sc_signal< sc_lv<64> > tmp_90_cast_fu_1056_p1;
    sc_signal< sc_lv<30> > arrayNo_cast_i_fu_1006_p4;
    sc_signal< sc_lv<25> > tmp_fu_781_p4;
    sc_signal< sc_lv<35> > grp_fu_1109_p3;
    sc_signal< sc_lv<35> > grp_fu_1118_p3;
    sc_signal< sc_lv<35> > grp_fu_1127_p3;
    sc_signal< sc_lv<35> > grp_fu_1136_p3;
    sc_signal< sc_lv<35> > grp_fu_1145_p3;
    sc_signal< sc_lv<35> > grp_fu_1154_p3;
    sc_signal< sc_lv<35> > grp_fu_1163_p3;
    sc_signal< sc_lv<35> > grp_fu_1172_p3;
    sc_signal< sc_lv<56> > tmp_89_8_i_fu_972_p3;
    sc_signal< sc_lv<56> > tmp_90_8_cast_i_fu_979_p1;
    sc_signal< sc_lv<56> > p_Val2_18_8_i_fu_983_p2;
    sc_signal< sc_lv<2> > tmp_19_fu_1016_p1;
    sc_signal< sc_lv<7> > tmp_73_fu_1020_p3;
    sc_signal< sc_lv<4> > tmp_74_fu_1032_p3;
    sc_signal< sc_lv<8> > p_shl_cast_fu_1028_p1;
    sc_signal< sc_lv<8> > p_shl1_cast_fu_1040_p1;
    sc_signal< sc_lv<8> > tmp_18_fu_968_p1;
    sc_signal< sc_lv<8> > tmp_75_fu_1044_p2;
    sc_signal< sc_lv<8> > tmp_76_fu_1050_p2;
    sc_signal< sc_lv<32> > y_5_8_i_fu_1067_p2;
    sc_signal< sc_lv<1> > tmp_93_8_i_fu_1073_p2;
    sc_signal< sc_lv<32> > x_5_8_i_fu_1079_p2;
    sc_signal< sc_lv<35> > grp_fu_1109_p2;
    sc_signal< sc_lv<35> > grp_fu_1118_p2;
    sc_signal< sc_lv<35> > grp_fu_1127_p2;
    sc_signal< sc_lv<35> > grp_fu_1136_p2;
    sc_signal< sc_lv<35> > grp_fu_1145_p2;
    sc_signal< sc_lv<35> > grp_fu_1154_p2;
    sc_signal< sc_lv<35> > grp_fu_1163_p2;
    sc_signal< sc_lv<35> > grp_fu_1172_p2;
    sc_signal< sc_logic > grp_fu_1103_ce;
    sc_signal< sc_logic > grp_fu_1109_ce;
    sc_signal< sc_logic > grp_fu_1118_ce;
    sc_signal< sc_logic > grp_fu_1127_ce;
    sc_signal< sc_logic > grp_fu_1136_ce;
    sc_signal< sc_logic > grp_fu_1145_ce;
    sc_signal< sc_logic > grp_fu_1154_ce;
    sc_signal< sc_logic > grp_fu_1163_ce;
    sc_signal< sc_logic > grp_fu_1172_ce;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to11;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_236;
    sc_signal< bool > ap_condition_127;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<30> ap_const_lv30_5;
    static const sc_lv<30> ap_const_lv30_4;
    static const sc_lv<30> ap_const_lv30_3;
    static const sc_lv<30> ap_const_lv30_2;
    static const sc_lv<30> ap_const_lv30_1;
    static const sc_lv<30> ap_const_lv30_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<10> ap_const_lv10_30F;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_1C;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_127();
    void thread_ap_condition_236();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to11();
    void thread_ap_phi_mux_do_init_phi_fu_418_p6();
    void thread_ap_phi_mux_i_i_phi_fu_434_p6();
    void thread_ap_phi_mux_kernel_0_V_load_rew_phi_fu_574_p6();
    void thread_ap_phi_mux_kernel_1_V_load_rew_phi_fu_560_p6();
    void thread_ap_phi_mux_kernel_2_V_load_rew_phi_fu_546_p6();
    void thread_ap_phi_mux_kernel_3_V_load_rew_phi_fu_532_p6();
    void thread_ap_phi_mux_kernel_4_V_load_rew_phi_fu_518_p6();
    void thread_ap_phi_mux_kernel_5_V_load_rew_phi_fu_504_p6();
    void thread_ap_phi_mux_kernel_6_V_load_rew_phi_fu_490_p6();
    void thread_ap_phi_mux_kernel_7_V_load_rew_phi_fu_476_p6();
    void thread_ap_phi_mux_kernel_8_V_load_rew_phi_fu_462_p6();
    void thread_ap_phi_mux_p_Val2_rewind_phi_fu_448_p6();
    void thread_ap_phi_reg_pp0_iter1_kernel_0_V_load_phi_reg_701();
    void thread_ap_phi_reg_pp0_iter1_kernel_1_V_load_phi_reg_688();
    void thread_ap_phi_reg_pp0_iter1_kernel_2_V_load_phi_reg_675();
    void thread_ap_phi_reg_pp0_iter1_kernel_3_V_load_phi_reg_662();
    void thread_ap_phi_reg_pp0_iter1_kernel_4_V_load_phi_reg_649();
    void thread_ap_phi_reg_pp0_iter1_kernel_5_V_load_phi_reg_636();
    void thread_ap_phi_reg_pp0_iter1_kernel_6_V_load_phi_reg_623();
    void thread_ap_phi_reg_pp0_iter1_kernel_7_V_load_phi_reg_610();
    void thread_ap_phi_reg_pp0_iter1_kernel_8_V_load_phi_reg_597();
    void thread_ap_phi_reg_pp0_iter1_p_Val2_phi_reg_584();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_arrayNo_cast_i_fu_1006_p4();
    void thread_bias_V_blk_n();
    void thread_bias_V_read();
    void thread_grp_fu_1103_ce();
    void thread_grp_fu_1109_ce();
    void thread_grp_fu_1109_p2();
    void thread_grp_fu_1118_ce();
    void thread_grp_fu_1118_p2();
    void thread_grp_fu_1127_ce();
    void thread_grp_fu_1127_p2();
    void thread_grp_fu_1136_ce();
    void thread_grp_fu_1136_p2();
    void thread_grp_fu_1145_ce();
    void thread_grp_fu_1145_p2();
    void thread_grp_fu_1154_ce();
    void thread_grp_fu_1154_p2();
    void thread_grp_fu_1163_ce();
    void thread_grp_fu_1163_p2();
    void thread_grp_fu_1172_ce();
    void thread_grp_fu_1172_p2();
    void thread_i_fu_755_p2();
    void thread_in_image_0_0_V_address0();
    void thread_in_image_0_0_V_ce0();
    void thread_in_image_0_1_V_address0();
    void thread_in_image_0_1_V_ce0();
    void thread_in_image_0_2_V_address0();
    void thread_in_image_0_2_V_ce0();
    void thread_in_image_0_3_V_address0();
    void thread_in_image_0_3_V_ce0();
    void thread_in_image_0_4_V_address0();
    void thread_in_image_0_4_V_ce0();
    void thread_in_image_1_0_V_address0();
    void thread_in_image_1_0_V_ce0();
    void thread_in_image_1_1_V_address0();
    void thread_in_image_1_1_V_ce0();
    void thread_in_image_1_2_V_address0();
    void thread_in_image_1_2_V_ce0();
    void thread_in_image_1_3_V_address0();
    void thread_in_image_1_3_V_ce0();
    void thread_internal_ap_ready();
    void thread_kernel_0_V_blk_n();
    void thread_kernel_0_V_read();
    void thread_kernel_1_V_blk_n();
    void thread_kernel_1_V_read();
    void thread_kernel_2_V_blk_n();
    void thread_kernel_2_V_read();
    void thread_kernel_3_V_blk_n();
    void thread_kernel_3_V_read();
    void thread_kernel_4_V_blk_n();
    void thread_kernel_4_V_read();
    void thread_kernel_5_V_blk_n();
    void thread_kernel_5_V_read();
    void thread_kernel_6_V_blk_n();
    void thread_kernel_6_V_read();
    void thread_kernel_7_V_blk_n();
    void thread_kernel_7_V_read();
    void thread_kernel_8_V_blk_n();
    void thread_kernel_8_V_read();
    void thread_out_image_0_V_address0();
    void thread_out_image_0_V_ce0();
    void thread_out_image_0_V_d0();
    void thread_out_image_0_V_we0();
    void thread_out_image_1_V_address0();
    void thread_out_image_1_V_ce0();
    void thread_out_image_1_V_d0();
    void thread_out_image_1_V_we0();
    void thread_out_image_2_V_address0();
    void thread_out_image_2_V_ce0();
    void thread_out_image_2_V_d0();
    void thread_out_image_2_V_we0();
    void thread_out_image_3_V_address0();
    void thread_out_image_3_V_ce0();
    void thread_out_image_3_V_d0();
    void thread_out_image_3_V_we0();
    void thread_out_image_4_V_address0();
    void thread_out_image_4_V_ce0();
    void thread_out_image_4_V_d0();
    void thread_out_image_4_V_we0();
    void thread_out_image_5_V_address0();
    void thread_out_image_5_V_ce0();
    void thread_out_image_5_V_d0();
    void thread_out_image_5_V_we0();
    void thread_out_image_6_V_address0();
    void thread_out_image_6_V_ce0();
    void thread_out_image_6_V_d0();
    void thread_out_image_6_V_we0();
    void thread_p_8_i_fu_1093_p3();
    void thread_p_Val2_18_8_i_fu_983_p2();
    void thread_p_shl1_cast_fu_1040_p1();
    void thread_p_shl_cast_fu_1028_p1();
    void thread_p_x_1_8_i_fu_1085_p3();
    void thread_rewind_ap_ready();
    void thread_rewind_enable();
    void thread_tmp_18_fu_968_p1();
    void thread_tmp_19_fu_1016_p1();
    void thread_tmp_73_fu_1020_p3();
    void thread_tmp_74_fu_1032_p3();
    void thread_tmp_75_fu_1044_p2();
    void thread_tmp_76_fu_1050_p2();
    void thread_tmp_89_8_i_fu_972_p3();
    void thread_tmp_90_8_cast_i_fu_979_p1();
    void thread_tmp_90_cast_fu_1056_p1();
    void thread_tmp_93_8_i_fu_1073_p2();
    void thread_tmp_fu_781_p4();
    void thread_tmp_i_67_fu_761_p2();
    void thread_tmp_i_fu_742_p1();
    void thread_x_5_8_i_fu_1079_p2();
    void thread_y_5_8_i_fu_1067_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
