Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Sep 10 13:23:49 2022
| Host         : DESKTOP-OJM4LJN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    38 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|    16+ |            9 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             360 |           71 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+-------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+-------------------------+------------------+----------------+
|  clk_IBUF_BUFG | controller_inst/out[1]_repN_1        | rst_IBUF                |                1 |              2 |
|  clk_IBUF_BUFG | controller_inst/out[1]_repN_4        | rst_IBUF                |                2 |              4 |
|  clk_IBUF_BUFG |                                      | rst_IBUF                |                7 |             18 |
|  clk_IBUF_BUFG | controller_inst/temp_reg[16]         | rst_IBUF                |                5 |             34 |
|  clk_IBUF_BUFG | controller_inst/out[1]_repN_2        | rst_IBUF                |               13 |             38 |
|  clk_IBUF_BUFG | controller_inst/en_reg1              | datapath/couter_i/clear |                7 |             44 |
|  clk_IBUF_BUFG | datapath/couter_i/E[0]               | rst_IBUF                |               11 |             68 |
|  clk_IBUF_BUFG | datapath/couter_i/output_reg[0]_3[0] | rst_IBUF                |               10 |             68 |
|  clk_IBUF_BUFG | controller_inst/out[1]_repN_3        | rst_IBUF                |               22 |            102 |
|  clk_IBUF_BUFG | controller_inst/plusOp_0             |                         |               17 |            136 |
|  clk_IBUF_BUFG | controller_inst/plusOp               |                         |               17 |            136 |
+----------------+--------------------------------------+-------------------------+------------------+----------------+


