============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:00:11 pm
  Module:                 alu_WIDTH8
  Technology libraries:   fast_vdd1v2 1.0
                          physical_cells 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 Instance        Module        Cell-Count  Cell-Area  Net-Area   Total-Area 
----------------------------------------------------------------------------
alu_WIDTH8 NA                         187    467.856   215.070      682.926 
  donee    register_WIDTH1_23           2      6.840     0.000        6.840 
  in1      register_WIDTH8              9     49.932     0.000       49.932 
  in2      register_WIDTH8_25           9     49.932     0.000       49.932 
  out      register_WIDTH8_24           9     49.932     0.000       49.932 
  sel      register_WIDTH3              4     19.152     0.000       19.152 
  start    register_WIDTH1              2      6.840     0.000        6.840 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:00:26 pm
  Module:                 alu_WIDTH16
  Technology libraries:   fast_vdd1v2 1.0
                          physical_cells 
                          fast_vdd1v2 1.0
                          physical_cells 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

  Instance         Module        Cell-Count  Cell-Area  Net-Area   Total-Area 
------------------------------------------------------------------------------
alu_WIDTH16 NA                          361    875.520   429.913     1305.433 
  donee     register_WIDTH1_23            2      6.840     0.000        6.840 
  in1       register_WIDTH16             17     99.180     0.000       99.180 
  in2       register_WIDTH16_25          17     99.180     0.000       99.180 
  out       register_WIDTH16_24          17     99.180     0.000       99.180 
  sel       register_WIDTH3               4     19.152     0.000       19.152 
  start     register_WIDTH1               2      6.840     0.000        6.840 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 30 2025  11:00:43 pm
  Module:                 alu_WIDTH32
  Technology libraries:   fast_vdd1v2 1.0
                          physical_cells 
                          fast_vdd1v2 1.0
                          physical_cells 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

  Instance         Module        Cell-Count  Cell-Area  Net-Area   Total-Area 
------------------------------------------------------------------------------
alu_WIDTH32 NA                          719   1720.602   867.409     2588.011 
  donee     register_WIDTH1_23            2      6.840     0.000        6.840 
  in1       register_WIDTH32             33    197.676     0.000      197.676 
  in2       register_WIDTH32_25          33    197.676     0.000      197.676 
  out       register_WIDTH32_24          33    197.676     0.000      197.676 
  sel       register_WIDTH3               4     19.152     0.000       19.152 
  start     register_WIDTH1               2      6.840     0.000        6.840 
