#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x634452a95a10 .scope module, "Datapath_Testbench" "Datapath_Testbench" 2 3;
 .timescale -9 -10;
v0x634452abdde0_0 .var "clk", 0 0;
v0x634452abded0_0 .var "reset", 0 0;
S_0x634452a59b20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 13, 2 13 0, S_0x634452a95a10;
 .timescale -9 -10;
v0x634452a704b0_0 .var/i "i", 31 0;
S_0x634452ab4a90 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 2 17, 2 17 0, S_0x634452a95a10;
 .timescale -9 -10;
v0x634452a9aee0_0 .var/i "i", 31 0;
S_0x634452ab4cd0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 2 21, 2 21 0, S_0x634452a95a10;
 .timescale -9 -10;
v0x634452ab4eb0_0 .var/i "i", 31 0;
S_0x634452ab4f90 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 2 30, 2 30 0, S_0x634452a95a10;
 .timescale -9 -10;
v0x634452ab5170_0 .var/i "i", 31 0;
S_0x634452ab5270 .scope module, "datapath" "Datapath" 2 6, 2 46 0, S_0x634452a95a10;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x634452abe080 .functor AND 1, v0x634452ab74d0_0, v0x634452ab6890_0, C4<1>, C4<1>;
v0x634452abc600_0 .net "ALUControl", 3 0, v0x634452ab6cd0_0;  1 drivers
v0x634452abc730_0 .net "ALUOp", 2 0, v0x634452ab7350_0;  1 drivers
v0x634452abc840_0 .net "ALUResult", 31 0, v0x634452ab65e0_0;  1 drivers
v0x634452abc8e0_0 .net "ALUSrc", 0 0, v0x634452ab7430_0;  1 drivers
v0x634452abc9d0_0 .net "Branch", 0 0, v0x634452ab74d0_0;  1 drivers
v0x634452abcac0_0 .net "MUXOut0", 31 0, v0x634452ab9f30_0;  1 drivers
v0x634452abcbb0_0 .net "MUXOut1", 31 0, v0x634452aba5d0_0;  1 drivers
v0x634452abccc0_0 .net "MUXOut2", 31 0, v0x634452abace0_0;  1 drivers
v0x634452abcdd0_0 .net "MemRead", 0 0, v0x634452ab75a0_0;  1 drivers
v0x634452abcf00_0 .net "MemWrite", 0 0, v0x634452ab7660_0;  1 drivers
v0x634452abcff0_0 .net "MemtoReg", 0 0, v0x634452ab7770_0;  1 drivers
v0x634452abd090_0 .net "PCOut", 31 0, v0x634452abb250_0;  1 drivers
v0x634452abd1c0_0 .net "RegWrite", 0 0, v0x634452ab7830_0;  1 drivers
L_0x7508dab32060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x634452abd260_0 .net *"_ivl_13", 30 0, L_0x7508dab32060;  1 drivers
L_0x7508dab320a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x634452abd340_0 .net *"_ivl_20", 30 0, L_0x7508dab320a8;  1 drivers
v0x634452abd420_0 .net *"_ivl_8", 0 0, L_0x634452abe080;  1 drivers
v0x634452abd500_0 .net "addout0", 31 0, L_0x634452abdfe0;  1 drivers
v0x634452abd720_0 .net "addout1", 31 0, L_0x634452ace150;  1 drivers
v0x634452abd7e0_0 .net "clk", 0 0, v0x634452abdde0_0;  1 drivers
v0x634452abd880_0 .net "immediate", 31 0, v0x634452ab8c90_0;  1 drivers
v0x634452abd920_0 .net "instruction", 31 0, v0x634452ab9220_0;  1 drivers
v0x634452abda10_0 .net "readData", 31 0, v0x634452ab85a0_0;  1 drivers
v0x634452abdad0_0 .net "readData1", 31 0, v0x634452abbf80_0;  1 drivers
v0x634452abdbc0_0 .net "readData2", 31 0, v0x634452abc040_0;  1 drivers
v0x634452abdc80_0 .net "reset", 0 0, v0x634452abded0_0;  1 drivers
v0x634452abdd20_0 .net "zero", 0 0, v0x634452ab6890_0;  1 drivers
L_0x634452ace240 .part v0x634452ab9220_0, 12, 3;
L_0x634452ace2e0 .part v0x634452ab9220_0, 0, 7;
L_0x634452ace410 .part L_0x634452ace150, 0, 1;
L_0x634452ace4b0 .concat [ 1 31 0 0], L_0x634452abe080, L_0x7508dab32060;
L_0x634452ace620 .part v0x634452ab85a0_0, 0, 1;
L_0x634452ace710 .concat [ 1 31 0 0], v0x634452ab7770_0, L_0x7508dab320a8;
L_0x634452aced00 .part v0x634452ab9220_0, 15, 5;
L_0x634452acedf0 .part v0x634452ab9220_0, 20, 5;
L_0x634452acef30 .part v0x634452ab9220_0, 7, 5;
S_0x634452ab54c0 .scope module, "add0" "Add" 2 63, 3 1 0, S_0x634452ab5270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x634452ab5730_0 .net "a", 31 0, v0x634452abb250_0;  alias, 1 drivers
L_0x7508dab32018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x634452ab5830_0 .net "b", 31 0, L_0x7508dab32018;  1 drivers
v0x634452ab5910_0 .net "result", 31 0, L_0x634452abdfe0;  alias, 1 drivers
L_0x634452abdfe0 .arith/sum 32, v0x634452abb250_0, L_0x7508dab32018;
S_0x634452ab5a50 .scope module, "add1" "Add" 2 64, 3 1 0, S_0x634452ab5270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
v0x634452ab5c80_0 .net "a", 31 0, v0x634452abb250_0;  alias, 1 drivers
v0x634452ab5d60_0 .net "b", 31 0, v0x634452ab8c90_0;  alias, 1 drivers
v0x634452ab5e20_0 .net "result", 31 0, L_0x634452ace150;  alias, 1 drivers
L_0x634452ace150 .arith/sum 32, v0x634452abb250_0, v0x634452ab8c90_0;
S_0x634452ab5f60 .scope module, "alu" "ALU" 2 65, 4 1 0, S_0x634452ab5270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "zero";
P_0x634452a1dc40 .param/l "ADD" 1 4 11, C4<0010>;
P_0x634452a1dc80 .param/l "AND" 1 4 12, C4<0000>;
P_0x634452a1dcc0 .param/l "BNE" 1 4 15, C4<0110>;
P_0x634452a1dd00 .param/l "LB" 1 4 9, C4<0010>;
P_0x634452a1dd40 .param/l "ORI" 1 4 13, C4<0001>;
P_0x634452a1dd80 .param/l "SB" 1 4 10, C4<0010>;
P_0x634452a1ddc0 .param/l "SLL" 1 4 14, C4<1000>;
v0x634452ab64e0_0 .net "ALUControl", 3 0, v0x634452ab6cd0_0;  alias, 1 drivers
v0x634452ab65e0_0 .var "ALUResult", 31 0;
v0x634452ab66c0_0 .net "a", 31 0, v0x634452abbf80_0;  alias, 1 drivers
v0x634452ab67b0_0 .net "b", 31 0, v0x634452ab9f30_0;  alias, 1 drivers
v0x634452ab6890_0 .var "zero", 0 0;
E_0x634452a568d0 .event edge, v0x634452ab64e0_0, v0x634452ab66c0_0, v0x634452ab67b0_0, v0x634452ab65e0_0;
S_0x634452ab6a40 .scope module, "alucontrol" "ALUControl" 2 66, 5 1 0, S_0x634452ab5270;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "instruction";
    .port_info 1 /INPUT 3 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALUControl";
v0x634452ab6cd0_0 .var "ALUControl", 3 0;
v0x634452ab6db0_0 .net "ALUOp", 2 0, v0x634452ab7350_0;  alias, 1 drivers
v0x634452ab6e70_0 .net "instruction", 2 0, L_0x634452ace240;  1 drivers
E_0x634452a3fd50 .event edge, v0x634452ab6db0_0, v0x634452ab6e70_0;
S_0x634452ab6fe0 .scope module, "control" "Control" 2 67, 6 1 0, S_0x634452ab5270;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 3 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
v0x634452ab7350_0 .var "ALUOp", 2 0;
v0x634452ab7430_0 .var "ALUSrc", 0 0;
v0x634452ab74d0_0 .var "Branch", 0 0;
v0x634452ab75a0_0 .var "MemRead", 0 0;
v0x634452ab7660_0 .var "MemWrite", 0 0;
v0x634452ab7770_0 .var "MemtoReg", 0 0;
v0x634452ab7830_0 .var "RegWrite", 0 0;
v0x634452ab78f0_0 .net "instruction", 6 0, L_0x634452ace2e0;  1 drivers
E_0x634452a9a090 .event edge, v0x634452ab78f0_0;
S_0x634452ab7b20 .scope module, "datamemory" "DataMemory" 2 68, 7 1 0, S_0x634452ab5270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemWrite";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "writeData";
    .port_info 4 /OUTPUT 32 "readData";
v0x634452ab7e80_0 .net "MemRead", 0 0, v0x634452ab75a0_0;  alias, 1 drivers
v0x634452ab7f70_0 .net "MemWrite", 0 0, v0x634452ab7660_0;  alias, 1 drivers
v0x634452ab8040_0 .net "address", 31 0, v0x634452ab65e0_0;  alias, 1 drivers
v0x634452ab8140 .array "memory", 31 0, 31 0;
v0x634452ab85a0_0 .var "readData", 31 0;
v0x634452ab86d0_0 .net "writeData", 31 0, v0x634452abc040_0;  alias, 1 drivers
v0x634452ab8140_0 .array/port v0x634452ab8140, 0;
v0x634452ab8140_1 .array/port v0x634452ab8140, 1;
E_0x634452a9ae10/0 .event edge, v0x634452ab75a0_0, v0x634452ab65e0_0, v0x634452ab8140_0, v0x634452ab8140_1;
v0x634452ab8140_2 .array/port v0x634452ab8140, 2;
v0x634452ab8140_3 .array/port v0x634452ab8140, 3;
v0x634452ab8140_4 .array/port v0x634452ab8140, 4;
v0x634452ab8140_5 .array/port v0x634452ab8140, 5;
E_0x634452a9ae10/1 .event edge, v0x634452ab8140_2, v0x634452ab8140_3, v0x634452ab8140_4, v0x634452ab8140_5;
v0x634452ab8140_6 .array/port v0x634452ab8140, 6;
v0x634452ab8140_7 .array/port v0x634452ab8140, 7;
v0x634452ab8140_8 .array/port v0x634452ab8140, 8;
v0x634452ab8140_9 .array/port v0x634452ab8140, 9;
E_0x634452a9ae10/2 .event edge, v0x634452ab8140_6, v0x634452ab8140_7, v0x634452ab8140_8, v0x634452ab8140_9;
v0x634452ab8140_10 .array/port v0x634452ab8140, 10;
v0x634452ab8140_11 .array/port v0x634452ab8140, 11;
v0x634452ab8140_12 .array/port v0x634452ab8140, 12;
v0x634452ab8140_13 .array/port v0x634452ab8140, 13;
E_0x634452a9ae10/3 .event edge, v0x634452ab8140_10, v0x634452ab8140_11, v0x634452ab8140_12, v0x634452ab8140_13;
v0x634452ab8140_14 .array/port v0x634452ab8140, 14;
v0x634452ab8140_15 .array/port v0x634452ab8140, 15;
v0x634452ab8140_16 .array/port v0x634452ab8140, 16;
v0x634452ab8140_17 .array/port v0x634452ab8140, 17;
E_0x634452a9ae10/4 .event edge, v0x634452ab8140_14, v0x634452ab8140_15, v0x634452ab8140_16, v0x634452ab8140_17;
v0x634452ab8140_18 .array/port v0x634452ab8140, 18;
v0x634452ab8140_19 .array/port v0x634452ab8140, 19;
v0x634452ab8140_20 .array/port v0x634452ab8140, 20;
v0x634452ab8140_21 .array/port v0x634452ab8140, 21;
E_0x634452a9ae10/5 .event edge, v0x634452ab8140_18, v0x634452ab8140_19, v0x634452ab8140_20, v0x634452ab8140_21;
v0x634452ab8140_22 .array/port v0x634452ab8140, 22;
v0x634452ab8140_23 .array/port v0x634452ab8140, 23;
v0x634452ab8140_24 .array/port v0x634452ab8140, 24;
v0x634452ab8140_25 .array/port v0x634452ab8140, 25;
E_0x634452a9ae10/6 .event edge, v0x634452ab8140_22, v0x634452ab8140_23, v0x634452ab8140_24, v0x634452ab8140_25;
v0x634452ab8140_26 .array/port v0x634452ab8140, 26;
v0x634452ab8140_27 .array/port v0x634452ab8140, 27;
v0x634452ab8140_28 .array/port v0x634452ab8140, 28;
v0x634452ab8140_29 .array/port v0x634452ab8140, 29;
E_0x634452a9ae10/7 .event edge, v0x634452ab8140_26, v0x634452ab8140_27, v0x634452ab8140_28, v0x634452ab8140_29;
v0x634452ab8140_30 .array/port v0x634452ab8140, 30;
v0x634452ab8140_31 .array/port v0x634452ab8140, 31;
E_0x634452a9ae10/8 .event edge, v0x634452ab8140_30, v0x634452ab8140_31, v0x634452ab7660_0, v0x634452ab86d0_0;
E_0x634452a9ae10 .event/or E_0x634452a9ae10/0, E_0x634452a9ae10/1, E_0x634452a9ae10/2, E_0x634452a9ae10/3, E_0x634452a9ae10/4, E_0x634452a9ae10/5, E_0x634452a9ae10/6, E_0x634452a9ae10/7, E_0x634452a9ae10/8;
S_0x634452ab8850 .scope module, "immgen" "ImmGen" 2 69, 8 1 0, S_0x634452ab5270;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 32 "immediate";
P_0x634452a9b250 .param/l "TYPE_I" 1 8 6, C4<0000011>;
P_0x634452a9b290 .param/l "TYPE_Ii" 1 8 7, C4<0010011>;
P_0x634452a9b2d0 .param/l "TYPE_S" 1 8 8, C4<0100011>;
P_0x634452a9b310 .param/l "TYPE_SB" 1 8 9, C4<1100111>;
v0x634452ab8c90_0 .var "immediate", 31 0;
v0x634452ab8d70_0 .net "instruction", 31 0, v0x634452ab9220_0;  alias, 1 drivers
E_0x634452ab8c10 .event edge, v0x634452ab8d70_0;
S_0x634452ab8e90 .scope module, "instructionmemory" "InstructionMemory" 2 70, 9 1 0, S_0x634452ab5270;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "readAddress";
    .port_info 1 /OUTPUT 32 "instruction";
v0x634452ab9220_0 .var "instruction", 31 0;
v0x634452ab9330 .array "memory", 31 0, 31 0;
v0x634452ab98e0_0 .net "readAddress", 31 0, v0x634452abb250_0;  alias, 1 drivers
v0x634452ab9330_0 .array/port v0x634452ab9330, 0;
v0x634452ab9330_1 .array/port v0x634452ab9330, 1;
v0x634452ab9330_2 .array/port v0x634452ab9330, 2;
E_0x634452ab90b0/0 .event edge, v0x634452ab5730_0, v0x634452ab9330_0, v0x634452ab9330_1, v0x634452ab9330_2;
v0x634452ab9330_3 .array/port v0x634452ab9330, 3;
v0x634452ab9330_4 .array/port v0x634452ab9330, 4;
v0x634452ab9330_5 .array/port v0x634452ab9330, 5;
v0x634452ab9330_6 .array/port v0x634452ab9330, 6;
E_0x634452ab90b0/1 .event edge, v0x634452ab9330_3, v0x634452ab9330_4, v0x634452ab9330_5, v0x634452ab9330_6;
v0x634452ab9330_7 .array/port v0x634452ab9330, 7;
v0x634452ab9330_8 .array/port v0x634452ab9330, 8;
v0x634452ab9330_9 .array/port v0x634452ab9330, 9;
v0x634452ab9330_10 .array/port v0x634452ab9330, 10;
E_0x634452ab90b0/2 .event edge, v0x634452ab9330_7, v0x634452ab9330_8, v0x634452ab9330_9, v0x634452ab9330_10;
v0x634452ab9330_11 .array/port v0x634452ab9330, 11;
v0x634452ab9330_12 .array/port v0x634452ab9330, 12;
v0x634452ab9330_13 .array/port v0x634452ab9330, 13;
v0x634452ab9330_14 .array/port v0x634452ab9330, 14;
E_0x634452ab90b0/3 .event edge, v0x634452ab9330_11, v0x634452ab9330_12, v0x634452ab9330_13, v0x634452ab9330_14;
v0x634452ab9330_15 .array/port v0x634452ab9330, 15;
v0x634452ab9330_16 .array/port v0x634452ab9330, 16;
v0x634452ab9330_17 .array/port v0x634452ab9330, 17;
v0x634452ab9330_18 .array/port v0x634452ab9330, 18;
E_0x634452ab90b0/4 .event edge, v0x634452ab9330_15, v0x634452ab9330_16, v0x634452ab9330_17, v0x634452ab9330_18;
v0x634452ab9330_19 .array/port v0x634452ab9330, 19;
v0x634452ab9330_20 .array/port v0x634452ab9330, 20;
v0x634452ab9330_21 .array/port v0x634452ab9330, 21;
v0x634452ab9330_22 .array/port v0x634452ab9330, 22;
E_0x634452ab90b0/5 .event edge, v0x634452ab9330_19, v0x634452ab9330_20, v0x634452ab9330_21, v0x634452ab9330_22;
v0x634452ab9330_23 .array/port v0x634452ab9330, 23;
v0x634452ab9330_24 .array/port v0x634452ab9330, 24;
v0x634452ab9330_25 .array/port v0x634452ab9330, 25;
v0x634452ab9330_26 .array/port v0x634452ab9330, 26;
E_0x634452ab90b0/6 .event edge, v0x634452ab9330_23, v0x634452ab9330_24, v0x634452ab9330_25, v0x634452ab9330_26;
v0x634452ab9330_27 .array/port v0x634452ab9330, 27;
v0x634452ab9330_28 .array/port v0x634452ab9330, 28;
v0x634452ab9330_29 .array/port v0x634452ab9330, 29;
v0x634452ab9330_30 .array/port v0x634452ab9330, 30;
E_0x634452ab90b0/7 .event edge, v0x634452ab9330_27, v0x634452ab9330_28, v0x634452ab9330_29, v0x634452ab9330_30;
v0x634452ab9330_31 .array/port v0x634452ab9330, 31;
E_0x634452ab90b0/8 .event edge, v0x634452ab9330_31;
E_0x634452ab90b0 .event/or E_0x634452ab90b0/0, E_0x634452ab90b0/1, E_0x634452ab90b0/2, E_0x634452ab90b0/3, E_0x634452ab90b0/4, E_0x634452ab90b0/5, E_0x634452ab90b0/6, E_0x634452ab90b0/7, E_0x634452ab90b0/8;
S_0x634452ab9a60 .scope module, "mux0" "Mux" 2 71, 10 1 0, S_0x634452ab5270;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x634452ab9ca0_0 .net "Control", 0 0, v0x634452ab7430_0;  alias, 1 drivers
v0x634452ab9d90_0 .net "in0", 31 0, v0x634452abc040_0;  alias, 1 drivers
v0x634452ab9e60_0 .net "in1", 31 0, v0x634452ab8c90_0;  alias, 1 drivers
v0x634452ab9f30_0 .var "out", 31 0;
E_0x634452ab9c40 .event edge, v0x634452ab7430_0, v0x634452ab5d60_0, v0x634452ab86d0_0;
S_0x634452aba060 .scope module, "mux1" "Mux" 2 72, 10 1 0, S_0x634452ab5270;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x634452aba330_0 .net "Control", 0 0, L_0x634452ace410;  1 drivers
v0x634452aba410_0 .net "in0", 31 0, L_0x634452abdfe0;  alias, 1 drivers
v0x634452aba500_0 .net "in1", 31 0, L_0x634452ace4b0;  1 drivers
v0x634452aba5d0_0 .var "out", 31 0;
E_0x634452aba2b0 .event edge, v0x634452aba330_0, v0x634452aba500_0, v0x634452ab5910_0;
S_0x634452aba760 .scope module, "mux2" "Mux" 2 73, 10 1 0, S_0x634452ab5270;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Control";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /OUTPUT 32 "out";
v0x634452abaa30_0 .net "Control", 0 0, L_0x634452ace620;  1 drivers
v0x634452abab10_0 .net "in0", 31 0, v0x634452ab65e0_0;  alias, 1 drivers
v0x634452abac20_0 .net "in1", 31 0, L_0x634452ace710;  1 drivers
v0x634452abace0_0 .var "out", 31 0;
E_0x634452aba9b0 .event edge, v0x634452abaa30_0, v0x634452abac20_0, v0x634452ab65e0_0;
S_0x634452abae70 .scope module, "pc" "PC" 2 74, 11 1 0, S_0x634452ab5270;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCIn";
    .port_info 3 /OUTPUT 32 "PCOut";
v0x634452abb140_0 .net "PCIn", 31 0, v0x634452aba5d0_0;  alias, 1 drivers
v0x634452abb250_0 .var "PCOut", 31 0;
v0x634452abb2f0_0 .net "clk", 0 0, v0x634452abdde0_0;  alias, 1 drivers
v0x634452abb3c0_0 .net "reset", 0 0, v0x634452abded0_0;  alias, 1 drivers
E_0x634452abb0c0 .event posedge, v0x634452abb2f0_0;
S_0x634452abb530 .scope module, "registers" "Registers" 2 75, 12 1 0, S_0x634452ab5270;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "RegWrite";
    .port_info 1 /INPUT 5 "readReg1";
    .port_info 2 /INPUT 5 "readReg2";
    .port_info 3 /INPUT 5 "writeReg";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /OUTPUT 32 "readData1";
    .port_info 6 /OUTPUT 32 "readData2";
v0x634452abb940_0 .net "RegWrite", 0 0, v0x634452ab7830_0;  alias, 1 drivers
v0x634452abba00_0 .net *"_ivl_11", 31 0, L_0x634452acea70;  1 drivers
v0x634452abbac0_0 .net *"_ivl_13", 6 0, L_0x634452aceb10;  1 drivers
L_0x7508dab32138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x634452abbbb0_0 .net *"_ivl_16", 1 0, L_0x7508dab32138;  1 drivers
v0x634452abbc90_0 .net *"_ivl_2", 31 0, L_0x634452ace890;  1 drivers
v0x634452abbdc0_0 .net *"_ivl_4", 6 0, L_0x634452ace930;  1 drivers
L_0x7508dab320f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x634452abbea0_0 .net *"_ivl_7", 1 0, L_0x7508dab320f0;  1 drivers
v0x634452abbf80_0 .var "readData1", 31 0;
v0x634452abc040_0 .var "readData2", 31 0;
v0x634452abc0e0_0 .net "readReg1", 4 0, L_0x634452aced00;  1 drivers
v0x634452abc1c0_0 .net "readReg2", 4 0, L_0x634452acedf0;  1 drivers
v0x634452abc2a0 .array "registers", 31 0, 31 0;
v0x634452abc360_0 .net "writeData", 31 0, v0x634452abace0_0;  alias, 1 drivers
v0x634452abc420_0 .net "writeReg", 4 0, L_0x634452acef30;  1 drivers
E_0x634452abb800 .event edge, v0x634452ab7830_0, v0x634452abace0_0, v0x634452abc420_0;
E_0x634452abb880 .event edge, L_0x634452acea70, v0x634452abc1c0_0;
E_0x634452abb8e0 .event edge, L_0x634452ace890, v0x634452abc0e0_0;
L_0x634452ace890 .array/port v0x634452abc2a0, L_0x634452ace930;
L_0x634452ace930 .concat [ 5 2 0 0], L_0x634452aced00, L_0x7508dab320f0;
L_0x634452acea70 .array/port v0x634452abc2a0, L_0x634452aceb10;
L_0x634452aceb10 .concat [ 5 2 0 0], L_0x634452acedf0, L_0x7508dab32138;
    .scope S_0x634452ab5f60;
T_0 ;
    %wait E_0x634452a568d0;
    %load/vec4 v0x634452ab64e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x634452ab65e0_0, 0, 32;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x634452ab66c0_0;
    %load/vec4 v0x634452ab67b0_0;
    %add;
    %store/vec4 v0x634452ab65e0_0, 0, 32;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x634452ab66c0_0;
    %load/vec4 v0x634452ab67b0_0;
    %add;
    %store/vec4 v0x634452ab65e0_0, 0, 32;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x634452ab66c0_0;
    %load/vec4 v0x634452ab67b0_0;
    %add;
    %store/vec4 v0x634452ab65e0_0, 0, 32;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x634452ab66c0_0;
    %load/vec4 v0x634452ab67b0_0;
    %and;
    %store/vec4 v0x634452ab65e0_0, 0, 32;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x634452ab66c0_0;
    %load/vec4 v0x634452ab67b0_0;
    %or;
    %store/vec4 v0x634452ab65e0_0, 0, 32;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x634452ab66c0_0;
    %ix/getv 4, v0x634452ab67b0_0;
    %shiftl 4;
    %store/vec4 v0x634452ab65e0_0, 0, 32;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x634452ab66c0_0;
    %load/vec4 v0x634452ab67b0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_0.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.10, 8;
T_0.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.10, 8;
 ; End of false expr.
    %blend;
T_0.10;
    %store/vec4 v0x634452ab65e0_0, 0, 32;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %load/vec4 v0x634452ab65e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v0x634452ab6890_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x634452ab6a40;
T_1 ;
    %wait E_0x634452a3fd50;
    %load/vec4 v0x634452ab6db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x634452ab6cd0_0, 0, 4;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x634452ab6cd0_0, 0, 4;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x634452ab6cd0_0, 0, 4;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x634452ab6e70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x634452ab6cd0_0, 0, 4;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x634452ab6cd0_0, 0, 4;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x634452ab6cd0_0, 0, 4;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x634452ab6cd0_0, 0, 4;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x634452ab6cd0_0, 0, 4;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x634452ab6fe0;
T_2 ;
    %wait E_0x634452a9a090;
    %load/vec4 v0x634452ab78f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab74d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab75a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab7770_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x634452ab7350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab7660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab7430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab7830_0, 0, 1;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab74d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x634452ab75a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x634452ab7770_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x634452ab7350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab7660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x634452ab7430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x634452ab7830_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab74d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab75a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab7770_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x634452ab7350_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x634452ab7660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x634452ab7430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab7830_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab74d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab75a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab7770_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x634452ab7350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab7660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab7430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x634452ab7830_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab74d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab75a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab7770_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x634452ab7350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab7660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x634452ab7430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x634452ab7830_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x634452ab74d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab75a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab7770_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x634452ab7350_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab7660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab7430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452ab7830_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x634452ab7b20;
T_3 ;
    %wait E_0x634452a9ae10;
    %load/vec4 v0x634452ab7e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/getv 4, v0x634452ab8040_0;
    %load/vec4a v0x634452ab8140, 4;
    %store/vec4 v0x634452ab85a0_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x634452ab7f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x634452ab86d0_0;
    %ix/getv 4, v0x634452ab8040_0;
    %store/vec4a v0x634452ab8140, 4, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x634452ab8850;
T_4 ;
    %wait E_0x634452ab8c10;
    %load/vec4 v0x634452ab8d70_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x634452ab8c90_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x634452ab8d70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x634452ab8d70_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x634452ab8c90_0, 0, 32;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x634452ab8d70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x634452ab8d70_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x634452ab8c90_0, 0, 32;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x634452ab8d70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x634452ab8d70_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x634452ab8d70_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x634452ab8c90_0, 0, 32;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x634452ab8d70_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x634452ab8d70_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x634452ab8d70_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x634452ab8d70_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x634452ab8d70_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x634452ab8c90_0, 0, 32;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x634452ab8e90;
T_5 ;
    %wait E_0x634452ab90b0;
    %load/vec4 v0x634452ab98e0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x634452ab9330, 4;
    %store/vec4 v0x634452ab9220_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x634452ab9a60;
T_6 ;
    %wait E_0x634452ab9c40;
    %load/vec4 v0x634452ab9ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x634452ab9e60_0;
    %store/vec4 v0x634452ab9f30_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x634452ab9d90_0;
    %store/vec4 v0x634452ab9f30_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x634452aba060;
T_7 ;
    %wait E_0x634452aba2b0;
    %load/vec4 v0x634452aba330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x634452aba500_0;
    %store/vec4 v0x634452aba5d0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x634452aba410_0;
    %store/vec4 v0x634452aba5d0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x634452aba760;
T_8 ;
    %wait E_0x634452aba9b0;
    %load/vec4 v0x634452abaa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x634452abac20_0;
    %store/vec4 v0x634452abace0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x634452abab10_0;
    %store/vec4 v0x634452abace0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x634452abae70;
T_9 ;
    %wait E_0x634452abb0c0;
    %load/vec4 v0x634452abb3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x634452abb250_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x634452abb140_0;
    %store/vec4 v0x634452abb250_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x634452abb530;
T_10 ;
    %wait E_0x634452abb8e0;
    %load/vec4 v0x634452abc0e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x634452abc2a0, 4;
    %store/vec4 v0x634452abbf80_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x634452abb530;
T_11 ;
    %wait E_0x634452abb880;
    %load/vec4 v0x634452abc1c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x634452abc2a0, 4;
    %store/vec4 v0x634452abc040_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x634452abb530;
T_12 ;
    %wait E_0x634452abb800;
    %load/vec4 v0x634452abb940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x634452abc360_0;
    %load/vec4 v0x634452abc420_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x634452abc2a0, 4, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x634452a95a10;
T_13 ;
    %vpi_call 2 9 "$readmemb", "Verilog/Input/DataMemory.mem", v0x634452ab8140 {0 0 0};
    %vpi_call 2 10 "$readmemb", "Verilog/Input/InstructionMemory.mem", v0x634452ab9330 {0 0 0};
    %vpi_call 2 11 "$readmemb", "Verilog/Input/Registers.mem", v0x634452abc2a0 {0 0 0};
    %fork t_1, S_0x634452a59b20;
    %jmp t_0;
    .scope S_0x634452a59b20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x634452a704b0_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x634452a704b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_call 2 14 "$display", "DataMemory [%2d] = %d", v0x634452a704b0_0, &A<v0x634452ab8140, v0x634452a704b0_0 > {0 0 0};
    %load/vec4 v0x634452a704b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x634452a704b0_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_0x634452a95a10;
t_0 %join;
    %vpi_call 2 16 "$display" {0 0 0};
    %fork t_3, S_0x634452ab4a90;
    %jmp t_2;
    .scope S_0x634452ab4a90;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x634452a9aee0_0, 0, 32;
T_13.2 ;
    %load/vec4 v0x634452a9aee0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.3, 5;
    %vpi_call 2 18 "$display", "InstructionMemory [%2d] = %h", v0x634452a9aee0_0, &A<v0x634452ab9330, v0x634452a9aee0_0 > {0 0 0};
    %load/vec4 v0x634452a9aee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x634452a9aee0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_0x634452a95a10;
t_2 %join;
    %vpi_call 2 20 "$display" {0 0 0};
    %fork t_5, S_0x634452ab4cd0;
    %jmp t_4;
    .scope S_0x634452ab4cd0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x634452ab4eb0_0, 0, 32;
T_13.4 ;
    %load/vec4 v0x634452ab4eb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_13.5, 5;
    %vpi_call 2 22 "$display", "Register [%2d] = %d", v0x634452ab4eb0_0, &A<v0x634452abc2a0, v0x634452ab4eb0_0 > {0 0 0};
    %load/vec4 v0x634452ab4eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x634452ab4eb0_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %end;
    .scope S_0x634452a95a10;
t_4 %join;
    %vpi_call 2 24 "$display" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x634452a95a10;
T_14 ;
    %wait E_0x634452ab8c10;
    %vpi_call 2 28 "$display", "Program Counter = %2d", v0x634452abb250_0 {0 0 0};
    %vpi_call 2 29 "$display", "Instruction = %h", v0x634452ab9220_0 {0 0 0};
    %fork t_7, S_0x634452ab4f90;
    %jmp t_6;
    .scope S_0x634452ab4f90;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x634452ab5170_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x634452ab5170_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %vpi_call 2 31 "$display", "Register [%2d] = %d", v0x634452ab5170_0, &A<v0x634452abc2a0, v0x634452ab5170_0 > {0 0 0};
    %load/vec4 v0x634452ab5170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x634452ab5170_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .scope S_0x634452a95a10;
t_6 %join;
    %vpi_call 2 33 "$display" {0 0 0};
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x634452a95a10;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452abdde0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x634452abded0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x634452abded0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x634452a95a10;
T_16 ;
    %delay 10, 0;
    %load/vec4 v0x634452abdde0_0;
    %inv;
    %store/vec4 v0x634452abdde0_0, 0, 1;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Verilog/Datapath.v";
    "Verilog/Add.v";
    "Verilog/ALU.v";
    "Verilog/ALUControl.v";
    "Verilog/Control.v";
    "Verilog/DataMemory.v";
    "Verilog/ImmGen.v";
    "Verilog/InstructionMemory.v";
    "Verilog/Mux.v";
    "Verilog/PC.v";
    "Verilog/Registers.v";
