Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jan 19 10:43:15 2024
| Host         : LAPTOP-CJ972H0K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TL_timing_summary_routed.rpt -pb TL_timing_summary_routed.pb -rpx TL_timing_summary_routed.rpx -warn_on_violation
| Design       : TL
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
TIMING-17  Critical Warning  Non-clocked sequential cell     8           
TIMING-15  Warning           Large hold violation            1           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: comp3/FSM_sequential_current_state_s_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: comp3/FSM_sequential_current_state_s_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: comp3/enSIPO_s_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     93.960        0.000                      0                   51       -1.455       -1.455                      1                   51        2.633        0.000                       0                    57  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk_i               {0.000 5.000}        10.000          100.000         
  clk_o_Int_PLL     {0.000 50.000}       100.000         10.000          
  clkfbout_Int_PLL  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_o_Int_PLL          93.960        0.000                      0                   51       -1.455       -1.455                      1                   51       49.500        0.000                       0                    53  
  clkfbout_Int_PLL                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                                                
(none)            clk_o_Int_PLL                       
(none)            clkfbout_Int_PLL                    
(none)                              clk_o_Int_PLL     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_o_Int_PLL
  To Clock:  clk_o_Int_PLL

Setup :            0  Failing Endpoints,  Worst Slack       93.960ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.455ns,  Total Violation       -1.455ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.960ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        5.846ns  (logic 3.146ns (53.819%)  route 2.700ns (46.181%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 98.091 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.253ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.867    -2.253    comp3/comp1/clk_o
    SLICE_X111Y58        FDCE                                         r  comp3/comp1/cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDCE (Prop_fdce_C_Q)         0.456    -1.797 r  comp3/comp1/cnt_s_reg[3]/Q
                         net (fo=3, routed)           0.822    -0.975    comp3/comp1/cnt_s_reg[3]
    SLICE_X110Y60        LUT2 (Prop_lut2_I0_O)        0.124    -0.851 r  comp3/comp1/cnt_finish_s0_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.851    comp3/comp1/cnt_finish_s0_carry_i_7_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.301 r  comp3/comp1/cnt_finish_s0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.301    comp3/comp1/cnt_finish_s0_carry_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.187 r  comp3/comp1/cnt_finish_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.187    comp3/comp1/cnt_finish_s0_carry__0_n_0
    SLICE_X110Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.073 r  comp3/comp1/cnt_finish_s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.073    comp3/comp1/cnt_finish_s0_carry__1_n_0
    SLICE_X110Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.041 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.878     1.919    comp3/comp1/load
    SLICE_X111Y58        LUT2 (Prop_lut2_I1_O)        0.124     2.043 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     2.043    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X111Y58        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.575 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.575    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.689 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.689    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.803    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.917    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.031 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.031    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.145 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.145    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.259 r  comp3/comp1/cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.259    comp3/comp1/cnt_s_reg[24]_i_1_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.593 r  comp3/comp1/cnt_s_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.593    comp3/comp1/cnt_s_reg[28]_i_1_n_6
    SLICE_X111Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.683    98.091    comp3/comp1/clk_o
    SLICE_X111Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[29]/C
                         clock pessimism             -0.374    97.717    
                         clock uncertainty           -0.226    97.491    
    SLICE_X111Y65        FDCE (Setup_fdce_C_D)        0.062    97.553    comp3/comp1/cnt_s_reg[29]
  -------------------------------------------------------------------
                         required time                         97.553    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                 93.960    

Slack (MET) :             93.981ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 3.125ns (53.653%)  route 2.700ns (46.347%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 98.091 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.253ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.867    -2.253    comp3/comp1/clk_o
    SLICE_X111Y58        FDCE                                         r  comp3/comp1/cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDCE (Prop_fdce_C_Q)         0.456    -1.797 r  comp3/comp1/cnt_s_reg[3]/Q
                         net (fo=3, routed)           0.822    -0.975    comp3/comp1/cnt_s_reg[3]
    SLICE_X110Y60        LUT2 (Prop_lut2_I0_O)        0.124    -0.851 r  comp3/comp1/cnt_finish_s0_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.851    comp3/comp1/cnt_finish_s0_carry_i_7_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.301 r  comp3/comp1/cnt_finish_s0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.301    comp3/comp1/cnt_finish_s0_carry_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.187 r  comp3/comp1/cnt_finish_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.187    comp3/comp1/cnt_finish_s0_carry__0_n_0
    SLICE_X110Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.073 r  comp3/comp1/cnt_finish_s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.073    comp3/comp1/cnt_finish_s0_carry__1_n_0
    SLICE_X110Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.041 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.878     1.919    comp3/comp1/load
    SLICE_X111Y58        LUT2 (Prop_lut2_I1_O)        0.124     2.043 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     2.043    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X111Y58        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.575 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.575    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.689 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.689    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.803    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.917    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.031 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.031    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.145 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.145    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.259 r  comp3/comp1/cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.259    comp3/comp1/cnt_s_reg[24]_i_1_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.572 r  comp3/comp1/cnt_s_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.572    comp3/comp1/cnt_s_reg[28]_i_1_n_4
    SLICE_X111Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.683    98.091    comp3/comp1/clk_o
    SLICE_X111Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[31]/C
                         clock pessimism             -0.374    97.717    
                         clock uncertainty           -0.226    97.491    
    SLICE_X111Y65        FDCE (Setup_fdce_C_D)        0.062    97.553    comp3/comp1/cnt_s_reg[31]
  -------------------------------------------------------------------
                         required time                         97.553    
                         arrival time                          -3.572    
  -------------------------------------------------------------------
                         slack                                 93.981    

Slack (MET) :             94.055ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 3.051ns (53.056%)  route 2.700ns (46.944%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 98.091 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.253ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.867    -2.253    comp3/comp1/clk_o
    SLICE_X111Y58        FDCE                                         r  comp3/comp1/cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDCE (Prop_fdce_C_Q)         0.456    -1.797 r  comp3/comp1/cnt_s_reg[3]/Q
                         net (fo=3, routed)           0.822    -0.975    comp3/comp1/cnt_s_reg[3]
    SLICE_X110Y60        LUT2 (Prop_lut2_I0_O)        0.124    -0.851 r  comp3/comp1/cnt_finish_s0_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.851    comp3/comp1/cnt_finish_s0_carry_i_7_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.301 r  comp3/comp1/cnt_finish_s0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.301    comp3/comp1/cnt_finish_s0_carry_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.187 r  comp3/comp1/cnt_finish_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.187    comp3/comp1/cnt_finish_s0_carry__0_n_0
    SLICE_X110Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.073 r  comp3/comp1/cnt_finish_s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.073    comp3/comp1/cnt_finish_s0_carry__1_n_0
    SLICE_X110Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.041 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.878     1.919    comp3/comp1/load
    SLICE_X111Y58        LUT2 (Prop_lut2_I1_O)        0.124     2.043 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     2.043    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X111Y58        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.575 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.575    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.689 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.689    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.803    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.917    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.031 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.031    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.145 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.145    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.259 r  comp3/comp1/cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.259    comp3/comp1/cnt_s_reg[24]_i_1_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.498 r  comp3/comp1/cnt_s_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.498    comp3/comp1/cnt_s_reg[28]_i_1_n_5
    SLICE_X111Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.683    98.091    comp3/comp1/clk_o
    SLICE_X111Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[30]/C
                         clock pessimism             -0.374    97.717    
                         clock uncertainty           -0.226    97.491    
    SLICE_X111Y65        FDCE (Setup_fdce_C_D)        0.062    97.553    comp3/comp1/cnt_s_reg[30]
  -------------------------------------------------------------------
                         required time                         97.553    
                         arrival time                          -3.498    
  -------------------------------------------------------------------
                         slack                                 94.055    

Slack (MET) :             94.071ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        5.735ns  (logic 3.035ns (52.925%)  route 2.700ns (47.075%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 98.091 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.253ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.867    -2.253    comp3/comp1/clk_o
    SLICE_X111Y58        FDCE                                         r  comp3/comp1/cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDCE (Prop_fdce_C_Q)         0.456    -1.797 r  comp3/comp1/cnt_s_reg[3]/Q
                         net (fo=3, routed)           0.822    -0.975    comp3/comp1/cnt_s_reg[3]
    SLICE_X110Y60        LUT2 (Prop_lut2_I0_O)        0.124    -0.851 r  comp3/comp1/cnt_finish_s0_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.851    comp3/comp1/cnt_finish_s0_carry_i_7_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.301 r  comp3/comp1/cnt_finish_s0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.301    comp3/comp1/cnt_finish_s0_carry_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.187 r  comp3/comp1/cnt_finish_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.187    comp3/comp1/cnt_finish_s0_carry__0_n_0
    SLICE_X110Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.073 r  comp3/comp1/cnt_finish_s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.073    comp3/comp1/cnt_finish_s0_carry__1_n_0
    SLICE_X110Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.041 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.878     1.919    comp3/comp1/load
    SLICE_X111Y58        LUT2 (Prop_lut2_I1_O)        0.124     2.043 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     2.043    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X111Y58        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.575 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.575    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.689 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.689    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.803    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.917    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.031 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.031    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.145 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.145    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.259 r  comp3/comp1/cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.259    comp3/comp1/cnt_s_reg[24]_i_1_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.482 r  comp3/comp1/cnt_s_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.482    comp3/comp1/cnt_s_reg[28]_i_1_n_7
    SLICE_X111Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.683    98.091    comp3/comp1/clk_o
    SLICE_X111Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[28]/C
                         clock pessimism             -0.374    97.717    
                         clock uncertainty           -0.226    97.491    
    SLICE_X111Y65        FDCE (Setup_fdce_C_D)        0.062    97.553    comp3/comp1/cnt_s_reg[28]
  -------------------------------------------------------------------
                         required time                         97.553    
                         arrival time                          -3.482    
  -------------------------------------------------------------------
                         slack                                 94.071    

Slack (MET) :             94.075ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        5.732ns  (logic 3.032ns (52.901%)  route 2.700ns (47.099%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.253ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.867    -2.253    comp3/comp1/clk_o
    SLICE_X111Y58        FDCE                                         r  comp3/comp1/cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDCE (Prop_fdce_C_Q)         0.456    -1.797 r  comp3/comp1/cnt_s_reg[3]/Q
                         net (fo=3, routed)           0.822    -0.975    comp3/comp1/cnt_s_reg[3]
    SLICE_X110Y60        LUT2 (Prop_lut2_I0_O)        0.124    -0.851 r  comp3/comp1/cnt_finish_s0_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.851    comp3/comp1/cnt_finish_s0_carry_i_7_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.301 r  comp3/comp1/cnt_finish_s0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.301    comp3/comp1/cnt_finish_s0_carry_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.187 r  comp3/comp1/cnt_finish_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.187    comp3/comp1/cnt_finish_s0_carry__0_n_0
    SLICE_X110Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.073 r  comp3/comp1/cnt_finish_s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.073    comp3/comp1/cnt_finish_s0_carry__1_n_0
    SLICE_X110Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.041 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.878     1.919    comp3/comp1/load
    SLICE_X111Y58        LUT2 (Prop_lut2_I1_O)        0.124     2.043 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     2.043    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X111Y58        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.575 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.575    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.689 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.689    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.803    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.917    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.031 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.031    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.145 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.145    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.479 r  comp3/comp1/cnt_s_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.479    comp3/comp1/cnt_s_reg[24]_i_1_n_6
    SLICE_X111Y64        FDCE                                         r  comp3/comp1/cnt_s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.684    98.092    comp3/comp1/clk_o
    SLICE_X111Y64        FDCE                                         r  comp3/comp1/cnt_s_reg[25]/C
                         clock pessimism             -0.374    97.718    
                         clock uncertainty           -0.226    97.492    
    SLICE_X111Y64        FDCE (Setup_fdce_C_D)        0.062    97.554    comp3/comp1/cnt_s_reg[25]
  -------------------------------------------------------------------
                         required time                         97.554    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                 94.075    

Slack (MET) :             94.096ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 3.011ns (52.727%)  route 2.700ns (47.273%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.253ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.867    -2.253    comp3/comp1/clk_o
    SLICE_X111Y58        FDCE                                         r  comp3/comp1/cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDCE (Prop_fdce_C_Q)         0.456    -1.797 r  comp3/comp1/cnt_s_reg[3]/Q
                         net (fo=3, routed)           0.822    -0.975    comp3/comp1/cnt_s_reg[3]
    SLICE_X110Y60        LUT2 (Prop_lut2_I0_O)        0.124    -0.851 r  comp3/comp1/cnt_finish_s0_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.851    comp3/comp1/cnt_finish_s0_carry_i_7_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.301 r  comp3/comp1/cnt_finish_s0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.301    comp3/comp1/cnt_finish_s0_carry_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.187 r  comp3/comp1/cnt_finish_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.187    comp3/comp1/cnt_finish_s0_carry__0_n_0
    SLICE_X110Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.073 r  comp3/comp1/cnt_finish_s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.073    comp3/comp1/cnt_finish_s0_carry__1_n_0
    SLICE_X110Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.041 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.878     1.919    comp3/comp1/load
    SLICE_X111Y58        LUT2 (Prop_lut2_I1_O)        0.124     2.043 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     2.043    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X111Y58        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.575 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.575    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.689 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.689    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.803    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.917    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.031 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.031    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.145 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.145    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.458 r  comp3/comp1/cnt_s_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.458    comp3/comp1/cnt_s_reg[24]_i_1_n_4
    SLICE_X111Y64        FDCE                                         r  comp3/comp1/cnt_s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.684    98.092    comp3/comp1/clk_o
    SLICE_X111Y64        FDCE                                         r  comp3/comp1/cnt_s_reg[27]/C
                         clock pessimism             -0.374    97.718    
                         clock uncertainty           -0.226    97.492    
    SLICE_X111Y64        FDCE (Setup_fdce_C_D)        0.062    97.554    comp3/comp1/cnt_s_reg[27]
  -------------------------------------------------------------------
                         required time                         97.554    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                 94.096    

Slack (MET) :             94.170ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        5.637ns  (logic 2.937ns (52.107%)  route 2.700ns (47.893%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.253ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.867    -2.253    comp3/comp1/clk_o
    SLICE_X111Y58        FDCE                                         r  comp3/comp1/cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDCE (Prop_fdce_C_Q)         0.456    -1.797 r  comp3/comp1/cnt_s_reg[3]/Q
                         net (fo=3, routed)           0.822    -0.975    comp3/comp1/cnt_s_reg[3]
    SLICE_X110Y60        LUT2 (Prop_lut2_I0_O)        0.124    -0.851 r  comp3/comp1/cnt_finish_s0_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.851    comp3/comp1/cnt_finish_s0_carry_i_7_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.301 r  comp3/comp1/cnt_finish_s0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.301    comp3/comp1/cnt_finish_s0_carry_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.187 r  comp3/comp1/cnt_finish_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.187    comp3/comp1/cnt_finish_s0_carry__0_n_0
    SLICE_X110Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.073 r  comp3/comp1/cnt_finish_s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.073    comp3/comp1/cnt_finish_s0_carry__1_n_0
    SLICE_X110Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.041 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.878     1.919    comp3/comp1/load
    SLICE_X111Y58        LUT2 (Prop_lut2_I1_O)        0.124     2.043 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     2.043    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X111Y58        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.575 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.575    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.689 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.689    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.803    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.917    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.031 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.031    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.145 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.145    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.384 r  comp3/comp1/cnt_s_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.384    comp3/comp1/cnt_s_reg[24]_i_1_n_5
    SLICE_X111Y64        FDCE                                         r  comp3/comp1/cnt_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.684    98.092    comp3/comp1/clk_o
    SLICE_X111Y64        FDCE                                         r  comp3/comp1/cnt_s_reg[26]/C
                         clock pessimism             -0.374    97.718    
                         clock uncertainty           -0.226    97.492    
    SLICE_X111Y64        FDCE (Setup_fdce_C_D)        0.062    97.554    comp3/comp1/cnt_s_reg[26]
  -------------------------------------------------------------------
                         required time                         97.554    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                 94.170    

Slack (MET) :             94.186ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 2.921ns (51.970%)  route 2.700ns (48.030%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.253ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.867    -2.253    comp3/comp1/clk_o
    SLICE_X111Y58        FDCE                                         r  comp3/comp1/cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDCE (Prop_fdce_C_Q)         0.456    -1.797 r  comp3/comp1/cnt_s_reg[3]/Q
                         net (fo=3, routed)           0.822    -0.975    comp3/comp1/cnt_s_reg[3]
    SLICE_X110Y60        LUT2 (Prop_lut2_I0_O)        0.124    -0.851 r  comp3/comp1/cnt_finish_s0_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.851    comp3/comp1/cnt_finish_s0_carry_i_7_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.301 r  comp3/comp1/cnt_finish_s0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.301    comp3/comp1/cnt_finish_s0_carry_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.187 r  comp3/comp1/cnt_finish_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.187    comp3/comp1/cnt_finish_s0_carry__0_n_0
    SLICE_X110Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.073 r  comp3/comp1/cnt_finish_s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.073    comp3/comp1/cnt_finish_s0_carry__1_n_0
    SLICE_X110Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.041 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.878     1.919    comp3/comp1/load
    SLICE_X111Y58        LUT2 (Prop_lut2_I1_O)        0.124     2.043 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     2.043    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X111Y58        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.575 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.575    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.689 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.689    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.803    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.917    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.031 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.031    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.145 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.145    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.368 r  comp3/comp1/cnt_s_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.368    comp3/comp1/cnt_s_reg[24]_i_1_n_7
    SLICE_X111Y64        FDCE                                         r  comp3/comp1/cnt_s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.684    98.092    comp3/comp1/clk_o
    SLICE_X111Y64        FDCE                                         r  comp3/comp1/cnt_s_reg[24]/C
                         clock pessimism             -0.374    97.718    
                         clock uncertainty           -0.226    97.492    
    SLICE_X111Y64        FDCE (Setup_fdce_C_D)        0.062    97.554    comp3/comp1/cnt_s_reg[24]
  -------------------------------------------------------------------
                         required time                         97.554    
                         arrival time                          -3.368    
  -------------------------------------------------------------------
                         slack                                 94.186    

Slack (MET) :             94.189ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 2.918ns (51.945%)  route 2.700ns (48.055%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.253ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.867    -2.253    comp3/comp1/clk_o
    SLICE_X111Y58        FDCE                                         r  comp3/comp1/cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDCE (Prop_fdce_C_Q)         0.456    -1.797 r  comp3/comp1/cnt_s_reg[3]/Q
                         net (fo=3, routed)           0.822    -0.975    comp3/comp1/cnt_s_reg[3]
    SLICE_X110Y60        LUT2 (Prop_lut2_I0_O)        0.124    -0.851 r  comp3/comp1/cnt_finish_s0_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.851    comp3/comp1/cnt_finish_s0_carry_i_7_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.301 r  comp3/comp1/cnt_finish_s0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.301    comp3/comp1/cnt_finish_s0_carry_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.187 r  comp3/comp1/cnt_finish_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.187    comp3/comp1/cnt_finish_s0_carry__0_n_0
    SLICE_X110Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.073 r  comp3/comp1/cnt_finish_s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.073    comp3/comp1/cnt_finish_s0_carry__1_n_0
    SLICE_X110Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.041 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.878     1.919    comp3/comp1/load
    SLICE_X111Y58        LUT2 (Prop_lut2_I1_O)        0.124     2.043 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     2.043    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X111Y58        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.575 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.575    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.689 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.689    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.803    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.917    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.031 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.031    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.365 r  comp3/comp1/cnt_s_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.365    comp3/comp1/cnt_s_reg[20]_i_1_n_6
    SLICE_X111Y63        FDCE                                         r  comp3/comp1/cnt_s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.684    98.092    comp3/comp1/clk_o
    SLICE_X111Y63        FDCE                                         r  comp3/comp1/cnt_s_reg[21]/C
                         clock pessimism             -0.374    97.718    
                         clock uncertainty           -0.226    97.492    
    SLICE_X111Y63        FDCE (Setup_fdce_C_D)        0.062    97.554    comp3/comp1/cnt_s_reg[21]
  -------------------------------------------------------------------
                         required time                         97.554    
                         arrival time                          -3.365    
  -------------------------------------------------------------------
                         slack                                 94.189    

Slack (MET) :             94.210ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 2.897ns (51.764%)  route 2.700ns (48.236%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.253ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.867    -2.253    comp3/comp1/clk_o
    SLICE_X111Y58        FDCE                                         r  comp3/comp1/cnt_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y58        FDCE (Prop_fdce_C_Q)         0.456    -1.797 r  comp3/comp1/cnt_s_reg[3]/Q
                         net (fo=3, routed)           0.822    -0.975    comp3/comp1/cnt_s_reg[3]
    SLICE_X110Y60        LUT2 (Prop_lut2_I0_O)        0.124    -0.851 r  comp3/comp1/cnt_finish_s0_carry_i_7/O
                         net (fo=1, routed)           0.000    -0.851    comp3/comp1/cnt_finish_s0_carry_i_7_n_0
    SLICE_X110Y60        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.301 r  comp3/comp1/cnt_finish_s0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.301    comp3/comp1/cnt_finish_s0_carry_n_0
    SLICE_X110Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.187 r  comp3/comp1/cnt_finish_s0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.187    comp3/comp1/cnt_finish_s0_carry__0_n_0
    SLICE_X110Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.073 r  comp3/comp1/cnt_finish_s0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.073    comp3/comp1/cnt_finish_s0_carry__1_n_0
    SLICE_X110Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.041 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.878     1.919    comp3/comp1/load
    SLICE_X111Y58        LUT2 (Prop_lut2_I1_O)        0.124     2.043 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     2.043    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X111Y58        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.575 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.575    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.689 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.689    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.803    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.917    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.031 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.031    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.344 r  comp3/comp1/cnt_s_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.344    comp3/comp1/cnt_s_reg[20]_i_1_n_4
    SLICE_X111Y63        FDCE                                         r  comp3/comp1/cnt_s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.684    98.092    comp3/comp1/clk_o
    SLICE_X111Y63        FDCE                                         r  comp3/comp1/cnt_s_reg[23]/C
                         clock pessimism             -0.374    97.718    
                         clock uncertainty           -0.226    97.492    
    SLICE_X111Y63        FDCE (Setup_fdce_C_D)        0.062    97.554    comp3/comp1/cnt_s_reg[23]
  -------------------------------------------------------------------
                         required time                         97.554    
                         arrival time                          -3.344    
  -------------------------------------------------------------------
                         slack                                 94.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.455ns  (arrival time - required time)
  Source:                 comp3/FSM_sequential_current_state_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[2].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.514ns (60.055%)  route 0.342ns (39.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.466ns
    Source Clock Delay      (SCD):    -1.911ns
    Clock Pessimism Removal (CPR):    -0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.681    -1.911    comp3/clk_o
    SLICE_X112Y67        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDCE (Prop_fdce_C_Q)         0.418    -1.493 r  comp3/FSM_sequential_current_state_s_reg[0]/Q
                         net (fo=13, routed)          0.342    -1.151    comp3/current_state_s[0]
    SLICE_X112Y68        LUT5 (Prop_lut5_I1_O)        0.096    -1.055 r  comp3/Q_o_i_1__0/O
                         net (fo=1, routed)           0.000    -1.055    comp2/PISO[2].PISO_reg/PISO_data_after_mux_s_2
    SLICE_X112Y68        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.715    -1.405    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.124    -1.281 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.815    -0.466    comp2/PISO[2].PISO_reg/clk_i1_out
    SLICE_X112Y68        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/C
                         clock pessimism              0.528     0.062    
    SLICE_X112Y68        FDCE (Hold_fdce_C_D)         0.338     0.400    comp2/PISO[2].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                          -1.055    
  -------------------------------------------------------------------
                         slack                                 -1.455    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 comp3/FSM_sequential_current_state_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[3].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.209ns (17.133%)  route 1.011ns (82.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.498ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.632    -0.495    comp3/clk_o
    SLICE_X112Y67        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDCE (Prop_fdce_C_Q)         0.164    -0.331 r  comp3/FSM_sequential_current_state_s_reg[0]/Q
                         net (fo=13, routed)          1.011     0.680    comp3/current_state_s[0]
    SLICE_X112Y68        LUT5 (Prop_lut5_I1_O)        0.045     0.725 r  comp3/Q_o_i_1__1/O
                         net (fo=1, routed)           0.000     0.725    comp2/PISO[3].PISO_reg/PISO_data_after_mux_s_3
    SLICE_X112Y68        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.354     0.498    comp2/PISO[3].PISO_reg/clk_i1_out
    SLICE_X112Y68        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/C
                         clock pessimism              0.038     0.535    
    SLICE_X112Y68        FDCE (Hold_fdce_C_D)         0.120     0.655    comp2/PISO[3].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.725    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 comp3/FSM_sequential_current_state_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[4].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        1.145ns  (logic 0.209ns (18.246%)  route 0.936ns (81.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.422ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.632    -0.495    comp3/clk_o
    SLICE_X112Y67        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDCE (Prop_fdce_C_Q)         0.164    -0.331 r  comp3/FSM_sequential_current_state_s_reg[0]/Q
                         net (fo=13, routed)          0.936     0.606    comp3/current_state_s[0]
    SLICE_X112Y69        LUT5 (Prop_lut5_I1_O)        0.045     0.651 r  comp3/Q_o_i_1__2/O
                         net (fo=1, routed)           0.000     0.651    comp2/PISO[4].PISO_reg/PISO_data_after_mux_s_4
    SLICE_X112Y69        FDCE                                         r  comp2/PISO[4].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.278     0.422    comp2/PISO[4].PISO_reg/clk_i1_out
    SLICE_X112Y69        FDCE                                         r  comp2/PISO[4].PISO_reg/Q_o_reg/C
                         clock pessimism              0.038     0.460    
    SLICE_X112Y69        FDCE (Hold_fdce_C_D)         0.120     0.580    comp2/PISO[4].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.580    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 comp3/FSM_sequential_current_state_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[7].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.209ns (17.765%)  route 0.967ns (82.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.422ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.632    -0.495    comp3/clk_o
    SLICE_X112Y67        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDCE (Prop_fdce_C_Q)         0.164    -0.331 r  comp3/FSM_sequential_current_state_s_reg[0]/Q
                         net (fo=13, routed)          0.967     0.637    comp3/current_state_s[0]
    SLICE_X112Y69        LUT5 (Prop_lut5_I1_O)        0.045     0.682 r  comp3/Q_o_i_1__5/O
                         net (fo=1, routed)           0.000     0.682    comp2/PISO[7].PISO_reg/PISO_data_after_mux_s_7
    SLICE_X112Y69        FDCE                                         r  comp2/PISO[7].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.278     0.422    comp2/PISO[7].PISO_reg/clk_i1_out
    SLICE_X112Y69        FDCE                                         r  comp2/PISO[7].PISO_reg/Q_o_reg/C
                         clock pessimism              0.038     0.460    
    SLICE_X112Y69        FDCE (Hold_fdce_C_D)         0.121     0.581    comp2/PISO[7].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 comp3/FSM_sequential_current_state_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[6].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.209ns (17.309%)  route 0.998ns (82.691%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.422ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.632    -0.495    comp3/clk_o
    SLICE_X112Y67        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDCE (Prop_fdce_C_Q)         0.164    -0.331 r  comp3/FSM_sequential_current_state_s_reg[0]/Q
                         net (fo=13, routed)          0.998     0.668    comp3/current_state_s[0]
    SLICE_X112Y69        LUT5 (Prop_lut5_I1_O)        0.045     0.713 r  comp3/Q_o_i_1__4/O
                         net (fo=1, routed)           0.000     0.713    comp2/PISO[6].PISO_reg/PISO_data_after_mux_s_6
    SLICE_X112Y69        FDCE                                         r  comp2/PISO[6].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.278     0.422    comp2/PISO[6].PISO_reg/clk_i1_out
    SLICE_X112Y69        FDCE                                         r  comp2/PISO[6].PISO_reg/Q_o_reg/C
                         clock pessimism              0.038     0.460    
    SLICE_X112Y69        FDCE (Hold_fdce_C_D)         0.121     0.581    comp2/PISO[6].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           0.713    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 comp1/SIPO[1].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[2].SIPO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.265%)  route 0.169ns (50.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.920    -0.207    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.045    -0.162 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.307     0.146    comp1/SIPO[1].SIPO_reg/clk_i1_out
    SLICE_X112Y64        FDCE                                         r  comp1/SIPO[1].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.164     0.310 r  comp1/SIPO[1].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.169     0.479    comp1/SIPO[2].SIPO_reg/Q_o_reg_1
    SLICE_X110Y62        FDCE                                         r  comp1/SIPO[2].SIPO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.430     0.574    comp1/SIPO[2].SIPO_reg/clk_i1_out
    SLICE_X110Y62        FDCE                                         r  comp1/SIPO[2].SIPO_reg/Q_o_reg/C
                         clock pessimism             -0.306     0.269    
    SLICE_X110Y62        FDCE (Hold_fdce_C_D)         0.070     0.339    comp1/SIPO[2].SIPO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.339    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 comp3/FSM_sequential_current_state_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[5].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.209ns (16.457%)  route 1.061ns (83.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.422ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.632    -0.495    comp3/clk_o
    SLICE_X112Y67        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDCE (Prop_fdce_C_Q)         0.164    -0.331 r  comp3/FSM_sequential_current_state_s_reg[0]/Q
                         net (fo=13, routed)          1.061     0.730    comp3/current_state_s[0]
    SLICE_X112Y69        LUT5 (Prop_lut5_I1_O)        0.045     0.775 r  comp3/Q_o_i_1__3/O
                         net (fo=1, routed)           0.000     0.775    comp2/PISO[5].PISO_reg/PISO_data_after_mux_s_5
    SLICE_X112Y69        FDCE                                         r  comp2/PISO[5].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.278     0.422    comp2/PISO[5].PISO_reg/clk_i1_out
    SLICE_X112Y69        FDCE                                         r  comp2/PISO[5].PISO_reg/Q_o_reg/C
                         clock pessimism              0.038     0.460    
    SLICE_X112Y69        FDCE (Hold_fdce_C_D)         0.121     0.581    comp2/PISO[5].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.581    
                         arrival time                           0.775    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 comp3/comp1/cnt_finish_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/FSM_sequential_current_state_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.212ns (57.217%)  route 0.159ns (42.783%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.634    -0.493    comp3/comp1/clk_o
    SLICE_X112Y65        FDRE                                         r  comp3/comp1/cnt_finish_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  comp3/comp1/cnt_finish_s_reg/Q
                         net (fo=3, routed)           0.159    -0.170    comp3/comp1/cnt_finish_o
    SLICE_X112Y67        LUT4 (Prop_lut4_I1_O)        0.048    -0.122 r  comp3/comp1/FSM_sequential_current_state_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.122    comp3/comp1_n_1
    SLICE_X112Y67        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.902    -0.262    comp3/clk_o
    SLICE_X112Y67        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[1]/C
                         clock pessimism             -0.219    -0.481    
    SLICE_X112Y67        FDCE (Hold_fdce_C_D)         0.131    -0.350    comp3/FSM_sequential_current_state_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 comp3/comp1/cnt_finish_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/FSM_sequential_current_state_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.868%)  route 0.159ns (43.132%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.634    -0.493    comp3/comp1/clk_o
    SLICE_X112Y65        FDRE                                         r  comp3/comp1/cnt_finish_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y65        FDRE (Prop_fdre_C_Q)         0.164    -0.329 f  comp3/comp1/cnt_finish_s_reg/Q
                         net (fo=3, routed)           0.159    -0.170    comp3/comp1/cnt_finish_o
    SLICE_X112Y67        LUT4 (Prop_lut4_I1_O)        0.045    -0.125 r  comp3/comp1/FSM_sequential_current_state_s[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    comp3/comp1_n_2
    SLICE_X112Y67        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.902    -0.262    comp3/clk_o
    SLICE_X112Y67        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/C
                         clock pessimism             -0.219    -0.481    
    SLICE_X112Y67        FDCE (Hold_fdce_C_D)         0.120    -0.361    comp3/FSM_sequential_current_state_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 comp1/SIPO[3].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[4].SIPO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.345%)  route 0.184ns (56.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.574ns
    Source Clock Delay      (SCD):    0.213ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.920    -0.207    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.045    -0.162 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.374     0.213    comp1/SIPO[3].SIPO_reg/clk_i1_out
    SLICE_X110Y62        FDCE                                         r  comp1/SIPO[3].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDCE (Prop_fdce_C_Q)         0.141     0.354 r  comp1/SIPO[3].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.184     0.538    comp1/SIPO[4].SIPO_reg/Q_o_reg_1
    SLICE_X110Y62        FDCE                                         r  comp1/SIPO[4].SIPO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.430     0.574    comp1/SIPO[4].SIPO_reg/clk_i1_out
    SLICE_X110Y62        FDCE                                         r  comp1/SIPO[4].SIPO_reg/Q_o_reg/C
                         clock pessimism             -0.362     0.213    
    SLICE_X110Y62        FDCE (Hold_fdce_C_D)         0.070     0.283    comp1/SIPO[4].SIPO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.283    
                         arrival time                           0.538    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_o_Int_PLL
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { comp4/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   comp4/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X112Y64   comp1/SIPO[1].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X110Y62   comp1/SIPO[2].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X110Y62   comp1/SIPO[3].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X110Y62   comp1/SIPO[4].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X110Y61   comp1/SIPO[5].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X110Y61   comp1/SIPO[6].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X110Y61   comp1/SIPO[7].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X110Y61   comp1/SIPO[8].SIPO_reg/Q_o_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y64   comp1/SIPO[1].SIPO_reg/Q_o_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y64   comp1/SIPO[1].SIPO_reg/Q_o_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X110Y62   comp1/SIPO[2].SIPO_reg/Q_o_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X110Y62   comp1/SIPO[2].SIPO_reg/Q_o_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X110Y62   comp1/SIPO[3].SIPO_reg/Q_o_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X110Y62   comp1/SIPO[3].SIPO_reg/Q_o_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X110Y62   comp1/SIPO[4].SIPO_reg/Q_o_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X110Y62   comp1/SIPO[4].SIPO_reg/Q_o_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X110Y61   comp1/SIPO[5].SIPO_reg/Q_o_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X110Y61   comp1/SIPO[5].SIPO_reg/Q_o_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y64   comp1/SIPO[1].SIPO_reg/Q_o_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y64   comp1/SIPO[1].SIPO_reg/Q_o_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X110Y62   comp1/SIPO[2].SIPO_reg/Q_o_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X110Y62   comp1/SIPO[2].SIPO_reg/Q_o_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X110Y62   comp1/SIPO[3].SIPO_reg/Q_o_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X110Y62   comp1/SIPO[3].SIPO_reg/Q_o_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X110Y62   comp1/SIPO[4].SIPO_reg/Q_o_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X110Y62   comp1/SIPO[4].SIPO_reg/Q_o_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X110Y61   comp1/SIPO[5].SIPO_reg/Q_o_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X110Y61   comp1/SIPO[5].SIPO_reg/Q_o_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Int_PLL
  To Clock:  clkfbout_Int_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Int_PLL
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { comp4/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   comp4/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp1/SIPO[8].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.762ns  (logic 4.020ns (51.793%)  route 3.742ns (48.207%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  comp1/SIPO[8].memory_reg/Q_o_reg/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  comp1/SIPO[8].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           3.742     4.260    led_o_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502     7.762 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.762    led_o[7]
    U14                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[1].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.308ns  (logic 4.040ns (64.048%)  route 2.268ns (35.952%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  comp1/SIPO[1].memory_reg/Q_o_reg/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  comp1/SIPO[1].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.268     2.786    led_o_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     6.308 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.308    led_o[0]
    T22                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[6].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.264ns  (logic 3.987ns (63.646%)  route 2.277ns (36.354%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE                         0.000     0.000 r  comp1/SIPO[6].memory_reg/Q_o_reg/C
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  comp1/SIPO[6].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.277     2.733    led_o_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531     6.264 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.264    led_o[5]
    W22                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[3].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.251ns  (logic 3.987ns (63.779%)  route 2.264ns (36.221%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE                         0.000     0.000 r  comp1/SIPO[3].memory_reg/Q_o_reg/C
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  comp1/SIPO[3].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.264     2.720    led_o_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     6.251 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.251    led_o[2]
    U22                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[2].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.234ns  (logic 3.970ns (63.678%)  route 2.264ns (36.322%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y63        FDCE                         0.000     0.000 r  comp1/SIPO[2].memory_reg/Q_o_reg/C
    SLICE_X110Y63        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  comp1/SIPO[2].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.264     2.720    led_o_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514     6.234 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.234    led_o[1]
    T21                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[4].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.129ns  (logic 4.048ns (66.039%)  route 2.082ns (33.961%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  comp1/SIPO[4].memory_reg/Q_o_reg/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  comp1/SIPO[4].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.082     2.600    led_o_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530     6.129 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.129    led_o[3]
    U21                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[5].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.119ns  (logic 3.993ns (65.252%)  route 2.126ns (34.748%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE                         0.000     0.000 r  comp1/SIPO[5].memory_reg/Q_o_reg/C
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  comp1/SIPO[5].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.126     2.582    led_o_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537     6.119 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.119    led_o[4]
    V22                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[7].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.043ns  (logic 3.968ns (65.663%)  route 2.075ns (34.337%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE                         0.000     0.000 r  comp1/SIPO[7].memory_reg/Q_o_reg/C
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  comp1/SIPO[7].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.075     2.531    led_o_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512     6.043 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.043    led_o[6]
    U19                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[2].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.702ns  (logic 0.124ns (2.175%)  route 5.578ns (97.825%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           4.186     4.186    comp3/comp1/locked
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.393     5.702    comp1/SIPO[2].memory_reg/Q_o_reg_2
    SLICE_X110Y63        FDCE                                         f  comp1/SIPO[2].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[3].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.475ns  (logic 0.124ns (2.265%)  route 5.351ns (97.735%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           4.186     4.186    comp3/comp1/locked
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.165     5.475    comp1/SIPO[3].memory_reg/Q_o_reg_2
    SLICE_X110Y60        FDCE                                         f  comp1/SIPO[3].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp1/SIPO[7].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.851ns  (logic 1.354ns (73.188%)  route 0.496ns (26.812%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE                         0.000     0.000 r  comp1/SIPO[7].memory_reg/Q_o_reg/C
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp1/SIPO[7].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.496     0.637    led_o_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     1.851 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.851    led_o[6]
    U19                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[4].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.395ns (73.048%)  route 0.515ns (26.952%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  comp1/SIPO[4].memory_reg/Q_o_reg/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  comp1/SIPO[4].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.515     0.679    led_o_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     1.909 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.909    led_o[3]
    U21                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[5].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.379ns (71.881%)  route 0.539ns (28.119%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE                         0.000     0.000 r  comp1/SIPO[5].memory_reg/Q_o_reg/C
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp1/SIPO[5].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.539     0.680    led_o_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     1.918 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.918    led_o[4]
    V22                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[2].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.942ns  (logic 1.356ns (69.810%)  route 0.586ns (30.190%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y63        FDCE                         0.000     0.000 r  comp1/SIPO[2].memory_reg/Q_o_reg/C
    SLICE_X110Y63        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp1/SIPO[2].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.586     0.727    led_o_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     1.942 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.942    led_o[1]
    T21                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[6].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.373ns (70.396%)  route 0.577ns (29.604%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE                         0.000     0.000 r  comp1/SIPO[6].memory_reg/Q_o_reg/C
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp1/SIPO[6].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.577     0.718    led_o_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     1.950 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.950    led_o[5]
    W22                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[3].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.373ns (70.076%)  route 0.586ns (29.924%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y60        FDCE                         0.000     0.000 r  comp1/SIPO[3].memory_reg/Q_o_reg/C
    SLICE_X110Y60        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp1/SIPO[3].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.586     0.727    led_o_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     1.959 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.959    led_o[2]
    U22                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[1].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.959ns  (logic 1.387ns (70.808%)  route 0.572ns (29.192%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y61        FDCE                         0.000     0.000 r  comp1/SIPO[1].memory_reg/Q_o_reg/C
    SLICE_X112Y61        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  comp1/SIPO[1].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.572     0.736    led_o_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     1.959 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.959    led_o[0]
    T22                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[1].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 0.045ns (2.143%)  route 2.055ns (97.857%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           1.868     1.868    comp3/comp1/locked
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045     1.913 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          0.188     2.100    comp1/SIPO[1].memory_reg/Q_o_reg_2
    SLICE_X112Y61        FDCE                                         f  comp1/SIPO[1].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[4].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 0.045ns (2.143%)  route 2.055ns (97.857%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           1.868     1.868    comp3/comp1/locked
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045     1.913 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          0.188     2.100    comp1/SIPO[4].memory_reg/Q_o_reg_2
    SLICE_X112Y61        FDCE                                         f  comp1/SIPO[4].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[8].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 0.045ns (2.143%)  route 2.055ns (97.857%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           1.868     1.868    comp3/comp1/locked
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.045     1.913 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          0.188     2.100    comp1/SIPO[8].memory_reg/Q_o_reg_2
    SLICE_X112Y61        FDCE                                         f  comp1/SIPO[8].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_o_Int_PLL
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp3/FSM_sequential_current_state_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/enSIPO_s_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.580ns  (logic 0.307ns (19.427%)  route 1.273ns (80.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.902    -0.262    comp3/clk_o
    SLICE_X112Y67        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDCE (Prop_fdce_C_Q)         0.184    -0.078 f  comp3/FSM_sequential_current_state_s_reg[1]/Q
                         net (fo=13, routed)          1.134     1.056    comp3/current_state_s[1]
    SLICE_X112Y68        LUT2 (Prop_lut2_I1_O)        0.123     1.179 r  comp3/enSIPO_s_reg_i_1/O
                         net (fo=1, routed)           0.139     1.318    comp3/enSIPO_s_reg_i_1_n_0
    SLICE_X113Y68        LDCE                                         r  comp3/enSIPO_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[4].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[4].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.175ns (39.820%)  route 0.264ns (60.180%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.430     0.574    comp1/SIPO[4].SIPO_reg/clk_i1_out
    SLICE_X110Y62        FDCE                                         r  comp1/SIPO[4].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDCE (Prop_fdce_C_Q)         0.175     0.749 r  comp1/SIPO[4].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.264     1.014    comp1/SIPO[4].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[4].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[3].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[3].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.175ns (43.605%)  route 0.226ns (56.395%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.430     0.574    comp1/SIPO[3].SIPO_reg/clk_i1_out
    SLICE_X110Y62        FDCE                                         r  comp1/SIPO[3].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDCE (Prop_fdce_C_Q)         0.175     0.749 r  comp1/SIPO[3].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.226     0.976    comp1/SIPO[3].memory_reg/Q_o_reg_0
    SLICE_X110Y60        FDCE                                         r  comp1/SIPO[3].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[1].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[1].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.204ns (49.271%)  route 0.210ns (50.729%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.350     0.494    comp1/SIPO[1].SIPO_reg/clk_i1_out
    SLICE_X112Y64        FDCE                                         r  comp1/SIPO[1].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.204     0.698 r  comp1/SIPO[1].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.210     0.908    comp1/SIPO[1].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[1].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[7].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[7].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.175ns (44.163%)  route 0.221ns (55.837%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.363     0.507    comp1/SIPO[7].SIPO_reg/clk_i1_out
    SLICE_X110Y61        FDCE                                         r  comp1/SIPO[7].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.175     0.682 r  comp1/SIPO[7].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.221     0.903    comp1/SIPO[7].memory_reg/Q_o_reg_0
    SLICE_X110Y60        FDCE                                         r  comp1/SIPO[7].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[2].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[2].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.175ns (53.260%)  route 0.154ns (46.740%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.430     0.574    comp1/SIPO[2].SIPO_reg/clk_i1_out
    SLICE_X110Y62        FDCE                                         r  comp1/SIPO[2].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDCE (Prop_fdce_C_Q)         0.175     0.749 r  comp1/SIPO[2].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.154     0.903    comp1/SIPO[2].memory_reg/Q_o_reg_0
    SLICE_X110Y63        FDCE                                         r  comp1/SIPO[2].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[5].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[5].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.175ns (44.588%)  route 0.217ns (55.412%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.363     0.507    comp1/SIPO[5].SIPO_reg/clk_i1_out
    SLICE_X110Y61        FDCE                                         r  comp1/SIPO[5].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.175     0.682 r  comp1/SIPO[5].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.217     0.899    comp1/SIPO[5].memory_reg/Q_o_reg_0
    SLICE_X110Y60        FDCE                                         r  comp1/SIPO[5].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[8].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[8].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.175ns (47.671%)  route 0.192ns (52.329%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.363     0.507    comp1/SIPO[8].SIPO_reg/clk_i1_out
    SLICE_X110Y61        FDCE                                         r  comp1/SIPO[8].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.175     0.682 r  comp1/SIPO[8].SIPO_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.192     0.874    comp1/SIPO[8].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[8].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[6].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[6].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.175ns (54.343%)  route 0.147ns (45.657%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.363     0.507    comp1/SIPO[6].SIPO_reg/clk_i1_out
    SLICE_X110Y61        FDCE                                         r  comp1/SIPO[6].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.175     0.682 r  comp1/SIPO[6].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.147     0.829    comp1/SIPO[6].memory_reg/Q_o_reg_0
    SLICE_X110Y60        FDCE                                         r  comp1/SIPO[6].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp1/SIPO[6].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[6].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.666ns  (logic 0.367ns (55.103%)  route 0.299ns (44.897%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.374    -1.218    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.100    -1.118 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.675    -0.443    comp1/SIPO[6].SIPO_reg/clk_i1_out
    SLICE_X110Y61        FDCE                                         r  comp1/SIPO[6].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.367    -0.076 r  comp1/SIPO[6].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.299     0.223    comp1/SIPO[6].memory_reg/Q_o_reg_0
    SLICE_X110Y60        FDCE                                         r  comp1/SIPO[6].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[1].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[1].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.826ns  (logic 0.418ns (50.603%)  route 0.408ns (49.397%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.374    -1.218    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.100    -1.118 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.618    -0.500    comp1/SIPO[1].SIPO_reg/clk_i1_out
    SLICE_X112Y64        FDCE                                         r  comp1/SIPO[1].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y64        FDCE (Prop_fdce_C_Q)         0.418    -0.082 r  comp1/SIPO[1].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.408     0.326    comp1/SIPO[1].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[1].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[2].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[2].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.667ns  (logic 0.367ns (55.058%)  route 0.300ns (44.942%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.374    -1.218    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.100    -1.118 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.794    -0.324    comp1/SIPO[2].SIPO_reg/clk_i1_out
    SLICE_X110Y62        FDCE                                         r  comp1/SIPO[2].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDCE (Prop_fdce_C_Q)         0.367     0.043 r  comp1/SIPO[2].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.300     0.343    comp1/SIPO[2].memory_reg/Q_o_reg_0
    SLICE_X110Y63        FDCE                                         r  comp1/SIPO[2].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[8].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[8].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.799ns  (logic 0.367ns (45.927%)  route 0.432ns (54.073%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.374    -1.218    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.100    -1.118 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.675    -0.443    comp1/SIPO[8].SIPO_reg/clk_i1_out
    SLICE_X110Y61        FDCE                                         r  comp1/SIPO[8].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.367    -0.076 r  comp1/SIPO[8].SIPO_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.432     0.356    comp1/SIPO[8].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[8].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[5].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[5].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.808ns  (logic 0.367ns (45.394%)  route 0.441ns (54.606%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.374    -1.218    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.100    -1.118 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.675    -0.443    comp1/SIPO[5].SIPO_reg/clk_i1_out
    SLICE_X110Y61        FDCE                                         r  comp1/SIPO[5].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.367    -0.076 r  comp1/SIPO[5].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.441     0.365    comp1/SIPO[5].memory_reg/Q_o_reg_0
    SLICE_X110Y60        FDCE                                         r  comp1/SIPO[5].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[7].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[7].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.828ns  (logic 0.367ns (44.310%)  route 0.461ns (55.690%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.374    -1.218    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.100    -1.118 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.675    -0.443    comp1/SIPO[7].SIPO_reg/clk_i1_out
    SLICE_X110Y61        FDCE                                         r  comp1/SIPO[7].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y61        FDCE (Prop_fdce_C_Q)         0.367    -0.076 r  comp1/SIPO[7].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.461     0.385    comp1/SIPO[7].memory_reg/Q_o_reg_0
    SLICE_X110Y60        FDCE                                         r  comp1/SIPO[7].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[3].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[3].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.825ns  (logic 0.367ns (44.467%)  route 0.458ns (55.533%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.374    -1.218    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.100    -1.118 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.794    -0.324    comp1/SIPO[3].SIPO_reg/clk_i1_out
    SLICE_X110Y62        FDCE                                         r  comp1/SIPO[3].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDCE (Prop_fdce_C_Q)         0.367     0.043 r  comp1/SIPO[3].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.458     0.502    comp1/SIPO[3].memory_reg/Q_o_reg_0
    SLICE_X110Y60        FDCE                                         r  comp1/SIPO[3].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[4].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[4].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.895ns  (logic 0.367ns (40.984%)  route 0.528ns (59.016%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.374    -1.218    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.100    -1.118 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.794    -0.324    comp1/SIPO[4].SIPO_reg/clk_i1_out
    SLICE_X110Y62        FDCE                                         r  comp1/SIPO[4].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDCE (Prop_fdce_C_Q)         0.367     0.043 r  comp1/SIPO[4].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.528     0.572    comp1/SIPO[4].memory_reg/Q_o_reg_0
    SLICE_X112Y61        FDCE                                         r  comp1/SIPO[4].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp3/FSM_sequential_current_state_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/enSIPO_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.338ns  (logic 0.208ns (15.544%)  route 1.130ns (84.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.632    -0.495    comp3/clk_o
    SLICE_X112Y67        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y67        FDCE (Prop_fdce_C_Q)         0.164    -0.331 r  comp3/FSM_sequential_current_state_s_reg[0]/Q
                         net (fo=13, routed)          1.011     0.680    comp3/current_state_s[0]
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.044     0.724 r  comp3/enSIPO_s_reg_i_1/O
                         net (fo=1, routed)           0.119     0.844    comp3/enSIPO_s_reg_i_1_n_0
    SLICE_X113Y68        LDCE                                         r  comp3/enSIPO_s_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Int_PLL
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Int_PLL'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            comp4/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.458ns  (logic 0.029ns (1.989%)  route 1.429ns (98.011%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Int_PLL fall edge)
                                                     25.000    25.000 f  
    Y9                                                0.000    25.000 f  clk_i (IN)
                         net (fo=0)                   0.000    25.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    25.446 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.927    comp4/inst/clk_i_Int_PLL
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.700    23.227 f  comp4/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.580    23.807    comp4/inst/clkfbout_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.836 f  comp4/inst/clkf_buf/O
                         net (fo=1, routed)           0.849    24.685    comp4/inst/clkfbout_buf_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  comp4/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Int_PLL'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            comp4/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.366ns  (logic 0.091ns (2.703%)  route 3.275ns (97.297%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clkfbout_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkf_buf/O
                         net (fo=1, routed)           1.589    -2.002    comp4/inst/clkfbout_buf_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  comp4/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_o_Int_PLL

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp2/PISO[4].PISO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.387ns  (logic 0.124ns (1.942%)  route 6.263ns (98.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           4.186     4.186    comp3/comp1/locked
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          2.077     6.387    comp2/PISO[4].PISO_reg/Q_o_reg_0
    SLICE_X112Y69        FDCE                                         f  comp2/PISO[4].PISO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.374    -1.218    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.100    -1.118 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.500    -0.618    comp2/PISO[4].PISO_reg/clk_i1_out
    SLICE_X112Y69        FDCE                                         r  comp2/PISO[4].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp2/PISO[5].PISO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.387ns  (logic 0.124ns (1.942%)  route 6.263ns (98.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           4.186     4.186    comp3/comp1/locked
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          2.077     6.387    comp2/PISO[5].PISO_reg/Q_o_reg_0
    SLICE_X112Y69        FDCE                                         f  comp2/PISO[5].PISO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.374    -1.218    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.100    -1.118 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.500    -0.618    comp2/PISO[5].PISO_reg/clk_i1_out
    SLICE_X112Y69        FDCE                                         r  comp2/PISO[5].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp2/PISO[6].PISO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.387ns  (logic 0.124ns (1.942%)  route 6.263ns (98.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           4.186     4.186    comp3/comp1/locked
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          2.077     6.387    comp2/PISO[6].PISO_reg/Q_o_reg_0
    SLICE_X112Y69        FDCE                                         f  comp2/PISO[6].PISO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.374    -1.218    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.100    -1.118 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.500    -0.618    comp2/PISO[6].PISO_reg/clk_i1_out
    SLICE_X112Y69        FDCE                                         r  comp2/PISO[6].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp2/PISO[7].PISO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.387ns  (logic 0.124ns (1.942%)  route 6.263ns (98.058%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           4.186     4.186    comp3/comp1/locked
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          2.077     6.387    comp2/PISO[7].PISO_reg/Q_o_reg_1
    SLICE_X112Y69        FDCE                                         f  comp2/PISO[7].PISO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.374    -1.218    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.100    -1.118 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.500    -0.618    comp2/PISO[7].PISO_reg/clk_i1_out
    SLICE_X112Y69        FDCE                                         r  comp2/PISO[7].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp2/PISO[0].PISO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.216ns  (logic 0.124ns (1.995%)  route 6.092ns (98.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           4.186     4.186    comp3/comp1/locked
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.906     6.216    comp2/PISO[0].PISO_reg/Q_o_reg_0
    SLICE_X112Y68        FDCE                                         f  comp2/PISO[0].PISO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.374    -1.218    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.100    -1.118 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.700    -0.418    comp2/PISO[0].PISO_reg/clk_i1_out
    SLICE_X112Y68        FDCE                                         r  comp2/PISO[0].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp2/PISO[1].PISO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.216ns  (logic 0.124ns (1.995%)  route 6.092ns (98.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           4.186     4.186    comp3/comp1/locked
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.906     6.216    comp2/PISO[1].PISO_reg/Q_o_reg_0
    SLICE_X112Y68        FDCE                                         f  comp2/PISO[1].PISO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.374    -1.218    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.100    -1.118 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.700    -0.418    comp2/PISO[1].PISO_reg/clk_i1_out
    SLICE_X112Y68        FDCE                                         r  comp2/PISO[1].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp2/PISO[2].PISO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.216ns  (logic 0.124ns (1.995%)  route 6.092ns (98.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           4.186     4.186    comp3/comp1/locked
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.906     6.216    comp2/PISO[2].PISO_reg/Q_o_reg_0
    SLICE_X112Y68        FDCE                                         f  comp2/PISO[2].PISO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.374    -1.218    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.100    -1.118 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.700    -0.418    comp2/PISO[2].PISO_reg/clk_i1_out
    SLICE_X112Y68        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp2/PISO[3].PISO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.216ns  (logic 0.124ns (1.995%)  route 6.092ns (98.005%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           4.186     4.186    comp3/comp1/locked
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.906     6.216    comp2/PISO[3].PISO_reg/Q_o_reg_0
    SLICE_X112Y68        FDCE                                         f  comp2/PISO[3].PISO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.374    -1.218    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.100    -1.118 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.700    -0.418    comp2/PISO[3].PISO_reg/clk_i1_out
    SLICE_X112Y68        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp3/FSM_sequential_current_state_s_reg[0]/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.926ns  (logic 0.124ns (2.093%)  route 5.802ns (97.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           4.186     4.186    comp3/comp1/locked
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.616     5.926    comp3/bbstub_locked
    SLICE_X112Y67        FDCE                                         f  comp3/FSM_sequential_current_state_s_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.681    -1.911    comp3/clk_o
    SLICE_X112Y67        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp3/FSM_sequential_current_state_s_reg[1]/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.926ns  (logic 0.124ns (2.093%)  route 5.802ns (97.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           4.186     4.186    comp3/comp1/locked
    SLICE_X112Y61        LUT1 (Prop_lut1_I0_O)        0.124     4.310 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.616     5.926    comp3/bbstub_locked
    SLICE_X112Y67        FDCE                                         f  comp3/FSM_sequential_current_state_s_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.681    -1.911    comp3/clk_o
    SLICE_X112Y67        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp3/enSIPO_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[3].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.203ns (64.785%)  route 0.110ns (35.215%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        LDCE                         0.000     0.000 r  comp3/enSIPO_s_reg/G
    SLICE_X113Y68        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  comp3/enSIPO_s_reg/Q
                         net (fo=10, routed)          0.110     0.268    comp3/enPISO_s
    SLICE_X112Y68        LUT5 (Prop_lut5_I3_O)        0.045     0.313 r  comp3/Q_o_i_1__1/O
                         net (fo=1, routed)           0.000     0.313    comp2/PISO[3].PISO_reg/PISO_data_after_mux_s_3
    SLICE_X112Y68        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.354     0.498    comp2/PISO[3].PISO_reg/clk_i1_out
    SLICE_X112Y68        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp3/enSIPO_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[7].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.203ns (47.161%)  route 0.227ns (52.839%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        LDCE                         0.000     0.000 r  comp3/enSIPO_s_reg/G
    SLICE_X113Y68        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  comp3/enSIPO_s_reg/Q
                         net (fo=10, routed)          0.227     0.385    comp3/enPISO_s
    SLICE_X112Y69        LUT5 (Prop_lut5_I3_O)        0.045     0.430 r  comp3/Q_o_i_1__5/O
                         net (fo=1, routed)           0.000     0.430    comp2/PISO[7].PISO_reg/PISO_data_after_mux_s_7
    SLICE_X112Y69        FDCE                                         r  comp2/PISO[7].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.278     0.422    comp2/PISO[7].PISO_reg/clk_i1_out
    SLICE_X112Y69        FDCE                                         r  comp2/PISO[7].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp3/enSIPO_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[5].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.203ns (46.942%)  route 0.229ns (53.058%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        LDCE                         0.000     0.000 r  comp3/enSIPO_s_reg/G
    SLICE_X113Y68        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  comp3/enSIPO_s_reg/Q
                         net (fo=10, routed)          0.229     0.387    comp3/enPISO_s
    SLICE_X112Y69        LUT5 (Prop_lut5_I3_O)        0.045     0.432 r  comp3/Q_o_i_1__3/O
                         net (fo=1, routed)           0.000     0.432    comp2/PISO[5].PISO_reg/PISO_data_after_mux_s_5
    SLICE_X112Y69        FDCE                                         r  comp2/PISO[5].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.278     0.422    comp2/PISO[5].PISO_reg/clk_i1_out
    SLICE_X112Y69        FDCE                                         r  comp2/PISO[5].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp3/enSIPO_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[6].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.203ns (46.942%)  route 0.229ns (53.058%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        LDCE                         0.000     0.000 r  comp3/enSIPO_s_reg/G
    SLICE_X113Y68        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  comp3/enSIPO_s_reg/Q
                         net (fo=10, routed)          0.229     0.387    comp3/enPISO_s
    SLICE_X112Y69        LUT5 (Prop_lut5_I3_O)        0.045     0.432 r  comp3/Q_o_i_1__4/O
                         net (fo=1, routed)           0.000     0.432    comp2/PISO[6].PISO_reg/PISO_data_after_mux_s_6
    SLICE_X112Y69        FDCE                                         r  comp2/PISO[6].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.278     0.422    comp2/PISO[6].PISO_reg/clk_i1_out
    SLICE_X112Y69        FDCE                                         r  comp2/PISO[6].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp3/enSIPO_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[2].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.434ns  (logic 0.202ns (46.512%)  route 0.232ns (53.488%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        LDCE                         0.000     0.000 r  comp3/enSIPO_s_reg/G
    SLICE_X113Y68        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  comp3/enSIPO_s_reg/Q
                         net (fo=10, routed)          0.232     0.390    comp3/enPISO_s
    SLICE_X112Y68        LUT5 (Prop_lut5_I3_O)        0.044     0.434 r  comp3/Q_o_i_1__0/O
                         net (fo=1, routed)           0.000     0.434    comp2/PISO[2].PISO_reg/PISO_data_after_mux_s_2
    SLICE_X112Y68        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.354     0.498    comp2/PISO[2].PISO_reg/clk_i1_out
    SLICE_X112Y68        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp3/enSIPO_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[4].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.203ns (39.156%)  route 0.315ns (60.844%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        LDCE                         0.000     0.000 r  comp3/enSIPO_s_reg/G
    SLICE_X113Y68        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  comp3/enSIPO_s_reg/Q
                         net (fo=10, routed)          0.315     0.473    comp3/enPISO_s
    SLICE_X112Y69        LUT5 (Prop_lut5_I3_O)        0.045     0.518 r  comp3/Q_o_i_1__2/O
                         net (fo=1, routed)           0.000     0.518    comp2/PISO[4].PISO_reg/PISO_data_after_mux_s_4
    SLICE_X112Y69        FDCE                                         r  comp2/PISO[4].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.278     0.422    comp2/PISO[4].PISO_reg/clk_i1_out
    SLICE_X112Y69        FDCE                                         r  comp2/PISO[4].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp3/enSIPO_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[1].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.206ns (24.979%)  route 0.619ns (75.021%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        LDCE                         0.000     0.000 r  comp3/enSIPO_s_reg/G
    SLICE_X113Y68        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  comp3/enSIPO_s_reg/Q
                         net (fo=10, routed)          0.114     0.272    comp3/enPISO_s
    SLICE_X112Y68        LUT5 (Prop_lut5_I3_O)        0.048     0.320 r  comp3/Q_o_i_1/O
                         net (fo=1, routed)           0.504     0.825    comp2/PISO[1].PISO_reg/PISO_data_after_mux_s_1
    SLICE_X112Y68        FDCE                                         r  comp2/PISO[1].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.354     0.498    comp2/PISO[1].PISO_reg/clk_i1_out
    SLICE_X112Y68        FDCE                                         r  comp2/PISO[1].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            comp3/FSM_sequential_current_state_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.282ns (31.781%)  route 0.606ns (68.219%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  en_i_IBUF_inst/O
                         net (fo=2, routed)           0.606     0.844    comp3/comp1/en_i_IBUF
    SLICE_X112Y67        LUT4 (Prop_lut4_I0_O)        0.045     0.889 r  comp3/comp1/FSM_sequential_current_state_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.889    comp3/comp1_n_2
    SLICE_X112Y67        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.902    -0.262    comp3/clk_o
    SLICE_X112Y67        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/C

Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            comp3/FSM_sequential_current_state_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.283ns (31.857%)  route 0.606ns (68.143%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.262ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  en_i_IBUF_inst/O
                         net (fo=2, routed)           0.606     0.844    comp3/comp1/en_i_IBUF
    SLICE_X112Y67        LUT4 (Prop_lut4_I0_O)        0.046     0.890 r  comp3/comp1/FSM_sequential_current_state_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.890    comp3/comp1_n_1
    SLICE_X112Y67        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.902    -0.262    comp3/clk_o
    SLICE_X112Y67        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[1]/C

Slack:                    inf
  Source:                 comp3/enSIPO_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[0].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.201ns (20.207%)  route 0.794ns (79.793%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y68        LDCE                         0.000     0.000 r  comp3/enSIPO_s_reg/G
    SLICE_X113Y68        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  comp3/enSIPO_s_reg/Q
                         net (fo=10, routed)          0.257     0.415    comp3/enPISO_s
    SLICE_X112Y68        LUT4 (Prop_lut4_I0_O)        0.043     0.458 r  comp3/Q_o_i_1__6/O
                         net (fo=1, routed)           0.536     0.995    comp2/PISO[0].PISO_reg/PISO_data_after_mux_s_0
    SLICE_X112Y68        FDCE                                         r  comp2/PISO[0].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.252     0.088    comp3/clk_o
    SLICE_X112Y68        LUT2 (Prop_lut2_I0_O)        0.056     0.144 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.354     0.498    comp2/PISO[0].PISO_reg/clk_i1_out
    SLICE_X112Y68        FDCE                                         r  comp2/PISO[0].PISO_reg/Q_o_reg/C





