// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module calculateLayer34_generic_tanh_double_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        t_in,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [63:0] t_in;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_state27_pp0_stage0_iter26;
wire    ap_block_state28_pp0_stage0_iter27;
wire    ap_block_state29_pp0_stage0_iter28;
wire    ap_block_state30_pp0_stage0_iter29;
wire    ap_block_state31_pp0_stage0_iter30;
wire    ap_block_state32_pp0_stage0_iter31;
wire    ap_block_state33_pp0_stage0_iter32;
wire    ap_block_state34_pp0_stage0_iter33;
wire    ap_block_state35_pp0_stage0_iter34;
wire    ap_block_state36_pp0_stage0_iter35;
wire    ap_block_state37_pp0_stage0_iter36;
wire    ap_block_state38_pp0_stage0_iter37;
wire    ap_block_state39_pp0_stage0_iter38;
wire    ap_block_pp0_stage0_11001;
reg   [63:0] expx_reg_58;
reg   [63:0] expx_reg_58_pp0_iter19_reg;
reg   [63:0] expx_reg_58_pp0_iter20_reg;
wire   [63:0] grp_fu_133_p2;
reg   [63:0] reg_148;
reg   [0:0] icmp_ln824_reg_368;
reg   [0:0] icmp_ln824_reg_368_pp0_iter33_reg;
reg   [0:0] icmp_ln840_reg_372;
reg   [0:0] icmp_ln840_reg_372_pp0_iter33_reg;
reg   [0:0] and_ln75_reg_376;
reg   [0:0] and_ln75_reg_376_pp0_iter33_reg;
reg   [0:0] tmp_5_reg_385;
reg   [0:0] tmp_5_reg_385_pp0_iter33_reg;
reg   [0:0] icmp_ln840_1_reg_389;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter33_reg;
reg   [0:0] p_Result_s_reg_343;
reg   [0:0] p_Result_s_reg_343_pp0_iter1_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter2_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter3_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter4_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter5_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter6_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter7_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter8_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter9_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter10_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter11_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter12_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter13_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter14_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter15_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter16_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter17_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter18_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter19_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter20_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter21_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter22_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter23_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter24_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter25_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter26_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter27_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter28_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter29_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter30_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter31_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter32_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter33_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter34_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter35_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter36_reg;
reg   [0:0] p_Result_s_reg_343_pp0_iter37_reg;
wire   [10:0] tmp_7_fu_166_p4;
reg   [10:0] tmp_7_reg_348;
wire   [62:0] p_Result_1_fu_180_p1;
reg   [62:0] p_Result_1_reg_353;
wire   [63:0] abst_in_fu_188_p1;
reg   [63:0] abst_in_reg_358;
reg   [63:0] abst_in_reg_358_pp0_iter1_reg;
reg   [63:0] abst_in_reg_358_pp0_iter2_reg;
reg   [63:0] abst_in_reg_358_pp0_iter3_reg;
wire   [0:0] icmp_ln824_fu_194_p2;
reg   [0:0] icmp_ln824_reg_368_pp0_iter1_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter2_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter3_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter4_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter5_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter6_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter7_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter8_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter9_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter10_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter11_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter12_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter13_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter14_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter15_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter16_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter17_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter18_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter19_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter20_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter21_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter22_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter23_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter24_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter25_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter26_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter27_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter28_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter29_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter30_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter31_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter32_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter34_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter35_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter36_reg;
reg   [0:0] icmp_ln824_reg_368_pp0_iter37_reg;
wire   [0:0] icmp_ln840_fu_200_p2;
reg   [0:0] icmp_ln840_reg_372_pp0_iter1_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter2_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter3_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter4_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter5_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter6_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter7_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter8_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter9_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter10_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter11_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter12_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter13_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter14_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter15_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter16_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter17_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter18_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter19_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter20_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter21_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter22_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter23_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter24_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter25_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter26_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter27_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter28_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter29_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter30_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter31_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter32_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter34_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter35_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter36_reg;
reg   [0:0] icmp_ln840_reg_372_pp0_iter37_reg;
wire   [0:0] and_ln75_fu_218_p2;
reg   [0:0] and_ln75_reg_376_pp0_iter1_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter2_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter3_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter4_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter5_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter6_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter7_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter8_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter9_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter10_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter11_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter12_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter13_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter14_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter15_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter16_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter17_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter18_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter19_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter20_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter21_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter22_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter23_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter24_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter25_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter26_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter27_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter28_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter29_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter30_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter31_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter32_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter34_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter35_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter36_reg;
reg   [0:0] and_ln75_reg_376_pp0_iter37_reg;
wire   [0:0] icmp_ln828_fu_224_p2;
reg   [0:0] icmp_ln828_reg_380;
reg   [0:0] icmp_ln828_reg_380_pp0_iter1_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter2_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter3_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter4_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter5_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter6_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter7_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter8_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter9_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter10_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter11_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter12_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter13_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter14_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter15_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter16_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter17_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter18_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter19_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter20_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter21_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter22_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter23_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter24_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter25_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter26_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter27_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter28_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter29_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter30_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter31_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter32_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter33_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter34_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter35_reg;
reg   [0:0] icmp_ln828_reg_380_pp0_iter36_reg;
wire   [0:0] grp_fu_138_p2;
reg   [0:0] tmp_5_reg_385_pp0_iter2_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter3_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter4_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter5_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter6_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter7_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter8_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter9_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter10_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter11_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter12_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter13_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter14_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter15_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter16_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter17_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter18_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter19_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter20_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter21_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter22_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter23_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter24_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter25_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter26_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter27_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter28_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter29_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter30_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter31_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter32_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter34_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter35_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter36_reg;
reg   [0:0] tmp_5_reg_385_pp0_iter37_reg;
wire   [0:0] icmp_ln840_1_fu_230_p2;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter2_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter3_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter4_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter5_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter6_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter7_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter8_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter9_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter10_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter11_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter12_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter13_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter14_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter15_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter16_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter17_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter18_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter19_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter20_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter21_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter22_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter23_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter24_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter25_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter26_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter27_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter28_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter29_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter30_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter31_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter32_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter34_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter35_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter36_reg;
reg   [0:0] icmp_ln840_1_reg_389_pp0_iter37_reg;
wire   [63:0] grp_fu_98_p2;
reg   [63:0] add_reg_399;
wire   [63:0] x_3_fu_247_p3;
reg   [63:0] x_3_reg_404;
wire   [0:0] p_Result_2_fu_258_p3;
reg   [0:0] p_Result_2_reg_411;
reg   [0:0] p_Result_2_reg_411_pp0_iter5_reg;
reg   [0:0] p_Result_2_reg_411_pp0_iter6_reg;
reg   [0:0] p_Result_2_reg_411_pp0_iter7_reg;
reg   [0:0] p_Result_2_reg_411_pp0_iter8_reg;
reg   [0:0] p_Result_2_reg_411_pp0_iter9_reg;
reg   [0:0] p_Result_2_reg_411_pp0_iter10_reg;
reg   [0:0] p_Result_2_reg_411_pp0_iter11_reg;
reg   [0:0] p_Result_2_reg_411_pp0_iter12_reg;
reg   [0:0] p_Result_2_reg_411_pp0_iter13_reg;
reg   [0:0] p_Result_2_reg_411_pp0_iter14_reg;
reg   [0:0] p_Result_2_reg_411_pp0_iter15_reg;
reg   [0:0] p_Result_2_reg_411_pp0_iter16_reg;
wire   [0:0] xor_ln10_fu_283_p2;
reg   [0:0] xor_ln10_reg_415;
reg   [0:0] xor_ln10_reg_415_pp0_iter5_reg;
reg   [0:0] xor_ln10_reg_415_pp0_iter6_reg;
reg   [0:0] xor_ln10_reg_415_pp0_iter7_reg;
reg   [0:0] xor_ln10_reg_415_pp0_iter8_reg;
reg   [0:0] xor_ln10_reg_415_pp0_iter9_reg;
reg   [0:0] xor_ln10_reg_415_pp0_iter10_reg;
reg   [0:0] xor_ln10_reg_415_pp0_iter11_reg;
reg   [0:0] xor_ln10_reg_415_pp0_iter12_reg;
reg   [0:0] xor_ln10_reg_415_pp0_iter13_reg;
reg   [0:0] xor_ln10_reg_415_pp0_iter14_reg;
reg   [0:0] xor_ln10_reg_415_pp0_iter15_reg;
reg   [0:0] xor_ln10_reg_415_pp0_iter16_reg;
wire   [0:0] xor_ln9_fu_295_p2;
reg   [0:0] xor_ln9_reg_419;
reg   [0:0] xor_ln9_reg_419_pp0_iter5_reg;
reg   [0:0] xor_ln9_reg_419_pp0_iter6_reg;
reg   [0:0] xor_ln9_reg_419_pp0_iter7_reg;
reg   [0:0] xor_ln9_reg_419_pp0_iter8_reg;
reg   [0:0] xor_ln9_reg_419_pp0_iter9_reg;
reg   [0:0] xor_ln9_reg_419_pp0_iter10_reg;
reg   [0:0] xor_ln9_reg_419_pp0_iter11_reg;
reg   [0:0] xor_ln9_reg_419_pp0_iter12_reg;
reg   [0:0] xor_ln9_reg_419_pp0_iter13_reg;
reg   [0:0] xor_ln9_reg_419_pp0_iter14_reg;
reg   [0:0] xor_ln9_reg_419_pp0_iter15_reg;
reg   [0:0] xor_ln9_reg_419_pp0_iter16_reg;
wire   [63:0] grp_fu_129_p2;
wire   [63:0] grp_exp_generic_double_s_fu_87_ap_return;
wire   [63:0] grp_fu_111_p2;
wire   [63:0] grp_fu_117_p2;
reg   [63:0] add2_reg_438;
wire   [63:0] xor_ln95_fu_305_p2;
reg   [63:0] xor_ln95_reg_443;
wire   [63:0] bitcast_ln95_1_fu_311_p1;
wire   [63:0] select_ln67_fu_315_p3;
reg    ap_block_pp0_stage0_subdone;
wire    grp_exp_generic_double_s_fu_87_ap_start;
wire    grp_exp_generic_double_s_fu_87_ap_done;
wire    grp_exp_generic_double_s_fu_87_ap_idle;
wire    grp_exp_generic_double_s_fu_87_ap_ready;
reg    grp_exp_generic_double_s_fu_87_ap_ce;
reg    ap_predicate_op90_call_state6;
wire    ap_block_state1_pp0_stage0_iter0_ignore_call0;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call0;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call0;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call0;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call0;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call0;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call0;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call0;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call0;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call0;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call0;
wire    ap_block_state12_pp0_stage0_iter11_ignore_call0;
wire    ap_block_state13_pp0_stage0_iter12_ignore_call0;
wire    ap_block_state14_pp0_stage0_iter13_ignore_call0;
wire    ap_block_state15_pp0_stage0_iter14_ignore_call0;
wire    ap_block_state16_pp0_stage0_iter15_ignore_call0;
wire    ap_block_state17_pp0_stage0_iter16_ignore_call0;
wire    ap_block_state18_pp0_stage0_iter17_ignore_call0;
wire    ap_block_state19_pp0_stage0_iter18_ignore_call0;
wire    ap_block_state20_pp0_stage0_iter19_ignore_call0;
wire    ap_block_state21_pp0_stage0_iter20_ignore_call0;
wire    ap_block_state22_pp0_stage0_iter21_ignore_call0;
wire    ap_block_state23_pp0_stage0_iter22_ignore_call0;
wire    ap_block_state24_pp0_stage0_iter23_ignore_call0;
wire    ap_block_state25_pp0_stage0_iter24_ignore_call0;
wire    ap_block_state26_pp0_stage0_iter25_ignore_call0;
wire    ap_block_state27_pp0_stage0_iter26_ignore_call0;
wire    ap_block_state28_pp0_stage0_iter27_ignore_call0;
wire    ap_block_state29_pp0_stage0_iter28_ignore_call0;
wire    ap_block_state30_pp0_stage0_iter29_ignore_call0;
wire    ap_block_state31_pp0_stage0_iter30_ignore_call0;
wire    ap_block_state32_pp0_stage0_iter31_ignore_call0;
wire    ap_block_state33_pp0_stage0_iter32_ignore_call0;
wire    ap_block_state34_pp0_stage0_iter33_ignore_call0;
wire    ap_block_state35_pp0_stage0_iter34_ignore_call0;
wire    ap_block_state36_pp0_stage0_iter35_ignore_call0;
wire    ap_block_state37_pp0_stage0_iter36_ignore_call0;
wire    ap_block_state38_pp0_stage0_iter37_ignore_call0;
wire    ap_block_state39_pp0_stage0_iter38_ignore_call0;
wire    ap_block_pp0_stage0_11001_ignoreCallOp90;
wire   [63:0] ap_phi_reg_pp0_iter0_expx_reg_58;
reg   [63:0] ap_phi_reg_pp0_iter1_expx_reg_58;
reg   [63:0] ap_phi_reg_pp0_iter2_expx_reg_58;
reg   [63:0] ap_phi_reg_pp0_iter3_expx_reg_58;
reg   [63:0] ap_phi_reg_pp0_iter4_expx_reg_58;
reg   [63:0] ap_phi_reg_pp0_iter5_expx_reg_58;
reg   [63:0] ap_phi_reg_pp0_iter6_expx_reg_58;
reg   [63:0] ap_phi_reg_pp0_iter7_expx_reg_58;
reg   [63:0] ap_phi_reg_pp0_iter8_expx_reg_58;
reg   [63:0] ap_phi_reg_pp0_iter9_expx_reg_58;
reg   [63:0] ap_phi_reg_pp0_iter10_expx_reg_58;
reg   [63:0] ap_phi_reg_pp0_iter11_expx_reg_58;
reg   [63:0] ap_phi_reg_pp0_iter12_expx_reg_58;
reg   [63:0] ap_phi_reg_pp0_iter13_expx_reg_58;
reg   [63:0] ap_phi_reg_pp0_iter14_expx_reg_58;
reg   [63:0] ap_phi_reg_pp0_iter15_expx_reg_58;
reg   [63:0] ap_phi_reg_pp0_iter16_expx_reg_58;
reg   [63:0] ap_phi_reg_pp0_iter17_expx_reg_58;
reg   [63:0] ap_phi_reg_pp0_iter18_expx_reg_58;
reg   [63:0] ap_phi_mux_resultf_3_phi_fu_74_p10;
wire   [63:0] ap_phi_reg_pp0_iter0_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter1_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter2_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter3_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter4_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter5_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter6_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter7_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter8_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter9_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter10_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter11_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter12_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter13_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter14_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter15_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter16_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter17_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter18_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter19_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter20_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter21_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter22_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter23_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter24_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter25_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter26_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter27_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter28_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter29_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter30_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter31_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter32_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter33_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter34_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter35_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter36_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter37_resultf_3_reg_70;
reg   [63:0] ap_phi_reg_pp0_iter38_resultf_3_reg_70;
wire   [63:0] grp_fu_123_p2;
reg    grp_exp_generic_double_s_fu_87_ap_start_reg;
reg    ap_predicate_op90_call_state6_state5;
wire   [63:0] grp_fu_103_p0;
reg   [63:0] grp_fu_133_p0;
wire   [10:0] tmp_9_fu_266_p4;
wire   [63:0] data_V_fu_154_p1;
wire   [63:0] zext_ln368_fu_184_p1;
wire   [51:0] tmp_8_fu_176_p1;
wire   [0:0] icmp_ln824_1_fu_206_p2;
wire   [0:0] icmp_ln824_2_fu_212_p2;
wire   [63:0] or_ln_fu_235_p3;
wire   [63:0] grp_fu_103_p2;
wire   [63:0] grp_fu_107_p2;
wire   [63:0] data_V_1_fu_254_p1;
wire   [0:0] grp_fu_143_p2;
wire   [0:0] icmp_ln844_fu_277_p2;
wire   [0:0] icmp_ln832_fu_289_p2;
wire   [63:0] bitcast_ln95_fu_301_p1;
wire   [63:0] bitcast_ln112_fu_322_p1;
wire   [63:0] xor_ln112_fu_326_p2;
wire   [63:0] bitcast_ln112_1_fu_332_p1;
reg    grp_fu_98_ce;
reg    grp_fu_103_ce;
reg    grp_fu_107_ce;
reg    grp_fu_111_ce;
reg    grp_fu_117_ce;
reg    grp_fu_123_ce;
reg    grp_fu_129_ce;
reg    grp_fu_133_ce;
reg    grp_fu_138_ce;
reg    ap_predicate_op56_dcmp_state1;
wire    ap_block_pp0_stage0_00001;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to37;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_664;
reg    ap_condition_1021;
reg    ap_condition_1155;
reg    ap_condition_957;
reg    ap_condition_1139;
reg    ap_condition_1118;
reg    ap_condition_1126;
reg    ap_condition_623;
reg    ap_condition_981;
reg    ap_condition_1900;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 grp_exp_generic_double_s_fu_87_ap_start_reg = 1'b0;
end

calculateLayer34_exp_generic_double_s grp_exp_generic_double_s_fu_87(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_exp_generic_double_s_fu_87_ap_start),
    .ap_done(grp_exp_generic_double_s_fu_87_ap_done),
    .ap_idle(grp_exp_generic_double_s_fu_87_ap_idle),
    .ap_ready(grp_exp_generic_double_s_fu_87_ap_ready),
    .ap_ce(grp_exp_generic_double_s_fu_87_ap_ce),
    .x(x_3_reg_404),
    .ap_return(grp_exp_generic_double_s_fu_87_ap_return)
);

calculateLayer34_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(abst_in_fu_188_p1),
    .din1(64'd4607182418800017408),
    .ce(grp_fu_98_ce),
    .dout(grp_fu_98_p2)
);

calculateLayer34_dsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_4_full_dsp_1_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_103_p0),
    .din1(abst_in_reg_358),
    .ce(grp_fu_103_ce),
    .dout(grp_fu_103_p2)
);

calculateLayer34_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(abst_in_reg_358),
    .din1(abst_in_reg_358),
    .ce(grp_fu_107_ce),
    .dout(grp_fu_107_p2)
);

calculateLayer34_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U18(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_exp_generic_double_s_fu_87_ap_return),
    .din1(64'd13830554455654793216),
    .ce(grp_fu_111_ce),
    .dout(grp_fu_111_p2)
);

calculateLayer34_dadd_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_4_full_dsp_1_U19(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(ap_phi_reg_pp0_iter18_expx_reg_58),
    .din1(64'd4611686018427387904),
    .ce(grp_fu_117_ce),
    .dout(grp_fu_117_p2)
);

calculateLayer34_dsub_64ns_64ns_64_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dsub_64ns_64ns_64_4_full_dsp_1_U20(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(64'd4607182418800017408),
    .din1(reg_148),
    .ce(grp_fu_123_ce),
    .dout(grp_fu_123_p2)
);

calculateLayer34_dmul_64ns_64ns_64_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_4_max_dsp_1_U21(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(abst_in_reg_358_pp0_iter3_reg),
    .din1(add_reg_399),
    .ce(grp_fu_129_ce),
    .dout(grp_fu_129_p2)
);

calculateLayer34_ddiv_64ns_64ns_64_13_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 13 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
ddiv_64ns_64ns_64_13_no_dsp_1_U22(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_133_p0),
    .din1(add2_reg_438),
    .ce(grp_fu_133_ce),
    .dout(grp_fu_133_p2)
);

calculateLayer34_dcmp_64ns_64ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
dcmp_64ns_64ns_1_2_no_dsp_1_U23(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(abst_in_fu_188_p1),
    .din1(64'd4626885667169763328),
    .ce(grp_fu_138_ce),
    .opcode(5'd4),
    .dout(grp_fu_138_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_exp_generic_double_s_fu_87_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_predicate_op90_call_state6_state5 == 1'b1))) begin
            grp_exp_generic_double_s_fu_87_ap_start_reg <= 1'b1;
        end else if ((grp_exp_generic_double_s_fu_87_ap_ready == 1'b1)) begin
            grp_exp_generic_double_s_fu_87_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1021)) begin
        if ((1'b1 == ap_condition_664)) begin
            ap_phi_reg_pp0_iter18_expx_reg_58 <= grp_fu_111_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter18_expx_reg_58 <= ap_phi_reg_pp0_iter17_expx_reg_58;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_957)) begin
        if ((1'b1 == ap_condition_1155)) begin
            ap_phi_reg_pp0_iter2_resultf_3_reg_70 <= 64'd4607182418800017408;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_resultf_3_reg_70 <= ap_phi_reg_pp0_iter1_resultf_3_reg_70;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1118)) begin
        if ((1'b1 == ap_condition_1139)) begin
            ap_phi_reg_pp0_iter36_resultf_3_reg_70 <= reg_148;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter36_resultf_3_reg_70 <= ap_phi_reg_pp0_iter35_resultf_3_reg_70;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1126)) begin
        if ((icmp_ln824_reg_368_pp0_iter36_reg == 1'd1)) begin
            ap_phi_reg_pp0_iter38_resultf_3_reg_70 <= select_ln67_fu_315_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter38_resultf_3_reg_70 <= ap_phi_reg_pp0_iter37_resultf_3_reg_70;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((xor_ln10_fu_283_p2 == 1'd1) & (p_Result_2_fu_258_p3 == 1'd0) & (tmp_5_reg_385_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln840_reg_372_pp0_iter3_reg == 1'd0) & (icmp_ln824_reg_368_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln75_reg_376_pp0_iter3_reg) & (1'b1 == ap_ce)) | ((xor_ln9_fu_295_p2 == 1'd1) & (p_Result_2_fu_258_p3 == 1'd1) & (tmp_5_reg_385_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln840_reg_372_pp0_iter3_reg == 1'd0) & (icmp_ln824_reg_368_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln75_reg_376_pp0_iter3_reg) & (1'b1 == ap_ce)))) begin
        ap_phi_reg_pp0_iter5_expx_reg_58 <= x_3_fu_247_p3;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter5_expx_reg_58 <= ap_phi_reg_pp0_iter4_expx_reg_58;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_981)) begin
        if ((1'b1 == ap_condition_623)) begin
            ap_phi_reg_pp0_iter8_resultf_3_reg_70 <= grp_fu_129_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_resultf_3_reg_70 <= ap_phi_reg_pp0_iter7_resultf_3_reg_70;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        abst_in_reg_358[62 : 0] <= abst_in_fu_188_p1[62 : 0];
        abst_in_reg_358_pp0_iter1_reg[62 : 0] <= abst_in_reg_358[62 : 0];
        and_ln75_reg_376_pp0_iter1_reg <= and_ln75_reg_376;
        icmp_ln824_reg_368 <= icmp_ln824_fu_194_p2;
        icmp_ln824_reg_368_pp0_iter1_reg <= icmp_ln824_reg_368;
        icmp_ln828_reg_380_pp0_iter1_reg <= icmp_ln828_reg_380;
        icmp_ln840_reg_372_pp0_iter1_reg <= icmp_ln840_reg_372;
        p_Result_1_reg_353 <= p_Result_1_fu_180_p1;
        p_Result_s_reg_343 <= data_V_fu_154_p1[32'd63];
        p_Result_s_reg_343_pp0_iter1_reg <= p_Result_s_reg_343;
        tmp_7_reg_348 <= {{data_V_fu_154_p1[62:52]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        abst_in_reg_358_pp0_iter2_reg[62 : 0] <= abst_in_reg_358_pp0_iter1_reg[62 : 0];
        abst_in_reg_358_pp0_iter3_reg[62 : 0] <= abst_in_reg_358_pp0_iter2_reg[62 : 0];
        and_ln75_reg_376_pp0_iter10_reg <= and_ln75_reg_376_pp0_iter9_reg;
        and_ln75_reg_376_pp0_iter11_reg <= and_ln75_reg_376_pp0_iter10_reg;
        and_ln75_reg_376_pp0_iter12_reg <= and_ln75_reg_376_pp0_iter11_reg;
        and_ln75_reg_376_pp0_iter13_reg <= and_ln75_reg_376_pp0_iter12_reg;
        and_ln75_reg_376_pp0_iter14_reg <= and_ln75_reg_376_pp0_iter13_reg;
        and_ln75_reg_376_pp0_iter15_reg <= and_ln75_reg_376_pp0_iter14_reg;
        and_ln75_reg_376_pp0_iter16_reg <= and_ln75_reg_376_pp0_iter15_reg;
        and_ln75_reg_376_pp0_iter17_reg <= and_ln75_reg_376_pp0_iter16_reg;
        and_ln75_reg_376_pp0_iter18_reg <= and_ln75_reg_376_pp0_iter17_reg;
        and_ln75_reg_376_pp0_iter19_reg <= and_ln75_reg_376_pp0_iter18_reg;
        and_ln75_reg_376_pp0_iter20_reg <= and_ln75_reg_376_pp0_iter19_reg;
        and_ln75_reg_376_pp0_iter21_reg <= and_ln75_reg_376_pp0_iter20_reg;
        and_ln75_reg_376_pp0_iter22_reg <= and_ln75_reg_376_pp0_iter21_reg;
        and_ln75_reg_376_pp0_iter23_reg <= and_ln75_reg_376_pp0_iter22_reg;
        and_ln75_reg_376_pp0_iter24_reg <= and_ln75_reg_376_pp0_iter23_reg;
        and_ln75_reg_376_pp0_iter25_reg <= and_ln75_reg_376_pp0_iter24_reg;
        and_ln75_reg_376_pp0_iter26_reg <= and_ln75_reg_376_pp0_iter25_reg;
        and_ln75_reg_376_pp0_iter27_reg <= and_ln75_reg_376_pp0_iter26_reg;
        and_ln75_reg_376_pp0_iter28_reg <= and_ln75_reg_376_pp0_iter27_reg;
        and_ln75_reg_376_pp0_iter29_reg <= and_ln75_reg_376_pp0_iter28_reg;
        and_ln75_reg_376_pp0_iter2_reg <= and_ln75_reg_376_pp0_iter1_reg;
        and_ln75_reg_376_pp0_iter30_reg <= and_ln75_reg_376_pp0_iter29_reg;
        and_ln75_reg_376_pp0_iter31_reg <= and_ln75_reg_376_pp0_iter30_reg;
        and_ln75_reg_376_pp0_iter32_reg <= and_ln75_reg_376_pp0_iter31_reg;
        and_ln75_reg_376_pp0_iter33_reg <= and_ln75_reg_376_pp0_iter32_reg;
        and_ln75_reg_376_pp0_iter34_reg <= and_ln75_reg_376_pp0_iter33_reg;
        and_ln75_reg_376_pp0_iter35_reg <= and_ln75_reg_376_pp0_iter34_reg;
        and_ln75_reg_376_pp0_iter36_reg <= and_ln75_reg_376_pp0_iter35_reg;
        and_ln75_reg_376_pp0_iter37_reg <= and_ln75_reg_376_pp0_iter36_reg;
        and_ln75_reg_376_pp0_iter3_reg <= and_ln75_reg_376_pp0_iter2_reg;
        and_ln75_reg_376_pp0_iter4_reg <= and_ln75_reg_376_pp0_iter3_reg;
        and_ln75_reg_376_pp0_iter5_reg <= and_ln75_reg_376_pp0_iter4_reg;
        and_ln75_reg_376_pp0_iter6_reg <= and_ln75_reg_376_pp0_iter5_reg;
        and_ln75_reg_376_pp0_iter7_reg <= and_ln75_reg_376_pp0_iter6_reg;
        and_ln75_reg_376_pp0_iter8_reg <= and_ln75_reg_376_pp0_iter7_reg;
        and_ln75_reg_376_pp0_iter9_reg <= and_ln75_reg_376_pp0_iter8_reg;
        expx_reg_58_pp0_iter19_reg <= expx_reg_58;
        expx_reg_58_pp0_iter20_reg <= expx_reg_58_pp0_iter19_reg;
        icmp_ln824_reg_368_pp0_iter10_reg <= icmp_ln824_reg_368_pp0_iter9_reg;
        icmp_ln824_reg_368_pp0_iter11_reg <= icmp_ln824_reg_368_pp0_iter10_reg;
        icmp_ln824_reg_368_pp0_iter12_reg <= icmp_ln824_reg_368_pp0_iter11_reg;
        icmp_ln824_reg_368_pp0_iter13_reg <= icmp_ln824_reg_368_pp0_iter12_reg;
        icmp_ln824_reg_368_pp0_iter14_reg <= icmp_ln824_reg_368_pp0_iter13_reg;
        icmp_ln824_reg_368_pp0_iter15_reg <= icmp_ln824_reg_368_pp0_iter14_reg;
        icmp_ln824_reg_368_pp0_iter16_reg <= icmp_ln824_reg_368_pp0_iter15_reg;
        icmp_ln824_reg_368_pp0_iter17_reg <= icmp_ln824_reg_368_pp0_iter16_reg;
        icmp_ln824_reg_368_pp0_iter18_reg <= icmp_ln824_reg_368_pp0_iter17_reg;
        icmp_ln824_reg_368_pp0_iter19_reg <= icmp_ln824_reg_368_pp0_iter18_reg;
        icmp_ln824_reg_368_pp0_iter20_reg <= icmp_ln824_reg_368_pp0_iter19_reg;
        icmp_ln824_reg_368_pp0_iter21_reg <= icmp_ln824_reg_368_pp0_iter20_reg;
        icmp_ln824_reg_368_pp0_iter22_reg <= icmp_ln824_reg_368_pp0_iter21_reg;
        icmp_ln824_reg_368_pp0_iter23_reg <= icmp_ln824_reg_368_pp0_iter22_reg;
        icmp_ln824_reg_368_pp0_iter24_reg <= icmp_ln824_reg_368_pp0_iter23_reg;
        icmp_ln824_reg_368_pp0_iter25_reg <= icmp_ln824_reg_368_pp0_iter24_reg;
        icmp_ln824_reg_368_pp0_iter26_reg <= icmp_ln824_reg_368_pp0_iter25_reg;
        icmp_ln824_reg_368_pp0_iter27_reg <= icmp_ln824_reg_368_pp0_iter26_reg;
        icmp_ln824_reg_368_pp0_iter28_reg <= icmp_ln824_reg_368_pp0_iter27_reg;
        icmp_ln824_reg_368_pp0_iter29_reg <= icmp_ln824_reg_368_pp0_iter28_reg;
        icmp_ln824_reg_368_pp0_iter2_reg <= icmp_ln824_reg_368_pp0_iter1_reg;
        icmp_ln824_reg_368_pp0_iter30_reg <= icmp_ln824_reg_368_pp0_iter29_reg;
        icmp_ln824_reg_368_pp0_iter31_reg <= icmp_ln824_reg_368_pp0_iter30_reg;
        icmp_ln824_reg_368_pp0_iter32_reg <= icmp_ln824_reg_368_pp0_iter31_reg;
        icmp_ln824_reg_368_pp0_iter33_reg <= icmp_ln824_reg_368_pp0_iter32_reg;
        icmp_ln824_reg_368_pp0_iter34_reg <= icmp_ln824_reg_368_pp0_iter33_reg;
        icmp_ln824_reg_368_pp0_iter35_reg <= icmp_ln824_reg_368_pp0_iter34_reg;
        icmp_ln824_reg_368_pp0_iter36_reg <= icmp_ln824_reg_368_pp0_iter35_reg;
        icmp_ln824_reg_368_pp0_iter37_reg <= icmp_ln824_reg_368_pp0_iter36_reg;
        icmp_ln824_reg_368_pp0_iter3_reg <= icmp_ln824_reg_368_pp0_iter2_reg;
        icmp_ln824_reg_368_pp0_iter4_reg <= icmp_ln824_reg_368_pp0_iter3_reg;
        icmp_ln824_reg_368_pp0_iter5_reg <= icmp_ln824_reg_368_pp0_iter4_reg;
        icmp_ln824_reg_368_pp0_iter6_reg <= icmp_ln824_reg_368_pp0_iter5_reg;
        icmp_ln824_reg_368_pp0_iter7_reg <= icmp_ln824_reg_368_pp0_iter6_reg;
        icmp_ln824_reg_368_pp0_iter8_reg <= icmp_ln824_reg_368_pp0_iter7_reg;
        icmp_ln824_reg_368_pp0_iter9_reg <= icmp_ln824_reg_368_pp0_iter8_reg;
        icmp_ln828_reg_380_pp0_iter10_reg <= icmp_ln828_reg_380_pp0_iter9_reg;
        icmp_ln828_reg_380_pp0_iter11_reg <= icmp_ln828_reg_380_pp0_iter10_reg;
        icmp_ln828_reg_380_pp0_iter12_reg <= icmp_ln828_reg_380_pp0_iter11_reg;
        icmp_ln828_reg_380_pp0_iter13_reg <= icmp_ln828_reg_380_pp0_iter12_reg;
        icmp_ln828_reg_380_pp0_iter14_reg <= icmp_ln828_reg_380_pp0_iter13_reg;
        icmp_ln828_reg_380_pp0_iter15_reg <= icmp_ln828_reg_380_pp0_iter14_reg;
        icmp_ln828_reg_380_pp0_iter16_reg <= icmp_ln828_reg_380_pp0_iter15_reg;
        icmp_ln828_reg_380_pp0_iter17_reg <= icmp_ln828_reg_380_pp0_iter16_reg;
        icmp_ln828_reg_380_pp0_iter18_reg <= icmp_ln828_reg_380_pp0_iter17_reg;
        icmp_ln828_reg_380_pp0_iter19_reg <= icmp_ln828_reg_380_pp0_iter18_reg;
        icmp_ln828_reg_380_pp0_iter20_reg <= icmp_ln828_reg_380_pp0_iter19_reg;
        icmp_ln828_reg_380_pp0_iter21_reg <= icmp_ln828_reg_380_pp0_iter20_reg;
        icmp_ln828_reg_380_pp0_iter22_reg <= icmp_ln828_reg_380_pp0_iter21_reg;
        icmp_ln828_reg_380_pp0_iter23_reg <= icmp_ln828_reg_380_pp0_iter22_reg;
        icmp_ln828_reg_380_pp0_iter24_reg <= icmp_ln828_reg_380_pp0_iter23_reg;
        icmp_ln828_reg_380_pp0_iter25_reg <= icmp_ln828_reg_380_pp0_iter24_reg;
        icmp_ln828_reg_380_pp0_iter26_reg <= icmp_ln828_reg_380_pp0_iter25_reg;
        icmp_ln828_reg_380_pp0_iter27_reg <= icmp_ln828_reg_380_pp0_iter26_reg;
        icmp_ln828_reg_380_pp0_iter28_reg <= icmp_ln828_reg_380_pp0_iter27_reg;
        icmp_ln828_reg_380_pp0_iter29_reg <= icmp_ln828_reg_380_pp0_iter28_reg;
        icmp_ln828_reg_380_pp0_iter2_reg <= icmp_ln828_reg_380_pp0_iter1_reg;
        icmp_ln828_reg_380_pp0_iter30_reg <= icmp_ln828_reg_380_pp0_iter29_reg;
        icmp_ln828_reg_380_pp0_iter31_reg <= icmp_ln828_reg_380_pp0_iter30_reg;
        icmp_ln828_reg_380_pp0_iter32_reg <= icmp_ln828_reg_380_pp0_iter31_reg;
        icmp_ln828_reg_380_pp0_iter33_reg <= icmp_ln828_reg_380_pp0_iter32_reg;
        icmp_ln828_reg_380_pp0_iter34_reg <= icmp_ln828_reg_380_pp0_iter33_reg;
        icmp_ln828_reg_380_pp0_iter35_reg <= icmp_ln828_reg_380_pp0_iter34_reg;
        icmp_ln828_reg_380_pp0_iter36_reg <= icmp_ln828_reg_380_pp0_iter35_reg;
        icmp_ln828_reg_380_pp0_iter3_reg <= icmp_ln828_reg_380_pp0_iter2_reg;
        icmp_ln828_reg_380_pp0_iter4_reg <= icmp_ln828_reg_380_pp0_iter3_reg;
        icmp_ln828_reg_380_pp0_iter5_reg <= icmp_ln828_reg_380_pp0_iter4_reg;
        icmp_ln828_reg_380_pp0_iter6_reg <= icmp_ln828_reg_380_pp0_iter5_reg;
        icmp_ln828_reg_380_pp0_iter7_reg <= icmp_ln828_reg_380_pp0_iter6_reg;
        icmp_ln828_reg_380_pp0_iter8_reg <= icmp_ln828_reg_380_pp0_iter7_reg;
        icmp_ln828_reg_380_pp0_iter9_reg <= icmp_ln828_reg_380_pp0_iter8_reg;
        icmp_ln840_1_reg_389_pp0_iter10_reg <= icmp_ln840_1_reg_389_pp0_iter9_reg;
        icmp_ln840_1_reg_389_pp0_iter11_reg <= icmp_ln840_1_reg_389_pp0_iter10_reg;
        icmp_ln840_1_reg_389_pp0_iter12_reg <= icmp_ln840_1_reg_389_pp0_iter11_reg;
        icmp_ln840_1_reg_389_pp0_iter13_reg <= icmp_ln840_1_reg_389_pp0_iter12_reg;
        icmp_ln840_1_reg_389_pp0_iter14_reg <= icmp_ln840_1_reg_389_pp0_iter13_reg;
        icmp_ln840_1_reg_389_pp0_iter15_reg <= icmp_ln840_1_reg_389_pp0_iter14_reg;
        icmp_ln840_1_reg_389_pp0_iter16_reg <= icmp_ln840_1_reg_389_pp0_iter15_reg;
        icmp_ln840_1_reg_389_pp0_iter17_reg <= icmp_ln840_1_reg_389_pp0_iter16_reg;
        icmp_ln840_1_reg_389_pp0_iter18_reg <= icmp_ln840_1_reg_389_pp0_iter17_reg;
        icmp_ln840_1_reg_389_pp0_iter19_reg <= icmp_ln840_1_reg_389_pp0_iter18_reg;
        icmp_ln840_1_reg_389_pp0_iter20_reg <= icmp_ln840_1_reg_389_pp0_iter19_reg;
        icmp_ln840_1_reg_389_pp0_iter21_reg <= icmp_ln840_1_reg_389_pp0_iter20_reg;
        icmp_ln840_1_reg_389_pp0_iter22_reg <= icmp_ln840_1_reg_389_pp0_iter21_reg;
        icmp_ln840_1_reg_389_pp0_iter23_reg <= icmp_ln840_1_reg_389_pp0_iter22_reg;
        icmp_ln840_1_reg_389_pp0_iter24_reg <= icmp_ln840_1_reg_389_pp0_iter23_reg;
        icmp_ln840_1_reg_389_pp0_iter25_reg <= icmp_ln840_1_reg_389_pp0_iter24_reg;
        icmp_ln840_1_reg_389_pp0_iter26_reg <= icmp_ln840_1_reg_389_pp0_iter25_reg;
        icmp_ln840_1_reg_389_pp0_iter27_reg <= icmp_ln840_1_reg_389_pp0_iter26_reg;
        icmp_ln840_1_reg_389_pp0_iter28_reg <= icmp_ln840_1_reg_389_pp0_iter27_reg;
        icmp_ln840_1_reg_389_pp0_iter29_reg <= icmp_ln840_1_reg_389_pp0_iter28_reg;
        icmp_ln840_1_reg_389_pp0_iter2_reg <= icmp_ln840_1_reg_389;
        icmp_ln840_1_reg_389_pp0_iter30_reg <= icmp_ln840_1_reg_389_pp0_iter29_reg;
        icmp_ln840_1_reg_389_pp0_iter31_reg <= icmp_ln840_1_reg_389_pp0_iter30_reg;
        icmp_ln840_1_reg_389_pp0_iter32_reg <= icmp_ln840_1_reg_389_pp0_iter31_reg;
        icmp_ln840_1_reg_389_pp0_iter33_reg <= icmp_ln840_1_reg_389_pp0_iter32_reg;
        icmp_ln840_1_reg_389_pp0_iter34_reg <= icmp_ln840_1_reg_389_pp0_iter33_reg;
        icmp_ln840_1_reg_389_pp0_iter35_reg <= icmp_ln840_1_reg_389_pp0_iter34_reg;
        icmp_ln840_1_reg_389_pp0_iter36_reg <= icmp_ln840_1_reg_389_pp0_iter35_reg;
        icmp_ln840_1_reg_389_pp0_iter37_reg <= icmp_ln840_1_reg_389_pp0_iter36_reg;
        icmp_ln840_1_reg_389_pp0_iter3_reg <= icmp_ln840_1_reg_389_pp0_iter2_reg;
        icmp_ln840_1_reg_389_pp0_iter4_reg <= icmp_ln840_1_reg_389_pp0_iter3_reg;
        icmp_ln840_1_reg_389_pp0_iter5_reg <= icmp_ln840_1_reg_389_pp0_iter4_reg;
        icmp_ln840_1_reg_389_pp0_iter6_reg <= icmp_ln840_1_reg_389_pp0_iter5_reg;
        icmp_ln840_1_reg_389_pp0_iter7_reg <= icmp_ln840_1_reg_389_pp0_iter6_reg;
        icmp_ln840_1_reg_389_pp0_iter8_reg <= icmp_ln840_1_reg_389_pp0_iter7_reg;
        icmp_ln840_1_reg_389_pp0_iter9_reg <= icmp_ln840_1_reg_389_pp0_iter8_reg;
        icmp_ln840_reg_372_pp0_iter10_reg <= icmp_ln840_reg_372_pp0_iter9_reg;
        icmp_ln840_reg_372_pp0_iter11_reg <= icmp_ln840_reg_372_pp0_iter10_reg;
        icmp_ln840_reg_372_pp0_iter12_reg <= icmp_ln840_reg_372_pp0_iter11_reg;
        icmp_ln840_reg_372_pp0_iter13_reg <= icmp_ln840_reg_372_pp0_iter12_reg;
        icmp_ln840_reg_372_pp0_iter14_reg <= icmp_ln840_reg_372_pp0_iter13_reg;
        icmp_ln840_reg_372_pp0_iter15_reg <= icmp_ln840_reg_372_pp0_iter14_reg;
        icmp_ln840_reg_372_pp0_iter16_reg <= icmp_ln840_reg_372_pp0_iter15_reg;
        icmp_ln840_reg_372_pp0_iter17_reg <= icmp_ln840_reg_372_pp0_iter16_reg;
        icmp_ln840_reg_372_pp0_iter18_reg <= icmp_ln840_reg_372_pp0_iter17_reg;
        icmp_ln840_reg_372_pp0_iter19_reg <= icmp_ln840_reg_372_pp0_iter18_reg;
        icmp_ln840_reg_372_pp0_iter20_reg <= icmp_ln840_reg_372_pp0_iter19_reg;
        icmp_ln840_reg_372_pp0_iter21_reg <= icmp_ln840_reg_372_pp0_iter20_reg;
        icmp_ln840_reg_372_pp0_iter22_reg <= icmp_ln840_reg_372_pp0_iter21_reg;
        icmp_ln840_reg_372_pp0_iter23_reg <= icmp_ln840_reg_372_pp0_iter22_reg;
        icmp_ln840_reg_372_pp0_iter24_reg <= icmp_ln840_reg_372_pp0_iter23_reg;
        icmp_ln840_reg_372_pp0_iter25_reg <= icmp_ln840_reg_372_pp0_iter24_reg;
        icmp_ln840_reg_372_pp0_iter26_reg <= icmp_ln840_reg_372_pp0_iter25_reg;
        icmp_ln840_reg_372_pp0_iter27_reg <= icmp_ln840_reg_372_pp0_iter26_reg;
        icmp_ln840_reg_372_pp0_iter28_reg <= icmp_ln840_reg_372_pp0_iter27_reg;
        icmp_ln840_reg_372_pp0_iter29_reg <= icmp_ln840_reg_372_pp0_iter28_reg;
        icmp_ln840_reg_372_pp0_iter2_reg <= icmp_ln840_reg_372_pp0_iter1_reg;
        icmp_ln840_reg_372_pp0_iter30_reg <= icmp_ln840_reg_372_pp0_iter29_reg;
        icmp_ln840_reg_372_pp0_iter31_reg <= icmp_ln840_reg_372_pp0_iter30_reg;
        icmp_ln840_reg_372_pp0_iter32_reg <= icmp_ln840_reg_372_pp0_iter31_reg;
        icmp_ln840_reg_372_pp0_iter33_reg <= icmp_ln840_reg_372_pp0_iter32_reg;
        icmp_ln840_reg_372_pp0_iter34_reg <= icmp_ln840_reg_372_pp0_iter33_reg;
        icmp_ln840_reg_372_pp0_iter35_reg <= icmp_ln840_reg_372_pp0_iter34_reg;
        icmp_ln840_reg_372_pp0_iter36_reg <= icmp_ln840_reg_372_pp0_iter35_reg;
        icmp_ln840_reg_372_pp0_iter37_reg <= icmp_ln840_reg_372_pp0_iter36_reg;
        icmp_ln840_reg_372_pp0_iter3_reg <= icmp_ln840_reg_372_pp0_iter2_reg;
        icmp_ln840_reg_372_pp0_iter4_reg <= icmp_ln840_reg_372_pp0_iter3_reg;
        icmp_ln840_reg_372_pp0_iter5_reg <= icmp_ln840_reg_372_pp0_iter4_reg;
        icmp_ln840_reg_372_pp0_iter6_reg <= icmp_ln840_reg_372_pp0_iter5_reg;
        icmp_ln840_reg_372_pp0_iter7_reg <= icmp_ln840_reg_372_pp0_iter6_reg;
        icmp_ln840_reg_372_pp0_iter8_reg <= icmp_ln840_reg_372_pp0_iter7_reg;
        icmp_ln840_reg_372_pp0_iter9_reg <= icmp_ln840_reg_372_pp0_iter8_reg;
        p_Result_2_reg_411_pp0_iter10_reg <= p_Result_2_reg_411_pp0_iter9_reg;
        p_Result_2_reg_411_pp0_iter11_reg <= p_Result_2_reg_411_pp0_iter10_reg;
        p_Result_2_reg_411_pp0_iter12_reg <= p_Result_2_reg_411_pp0_iter11_reg;
        p_Result_2_reg_411_pp0_iter13_reg <= p_Result_2_reg_411_pp0_iter12_reg;
        p_Result_2_reg_411_pp0_iter14_reg <= p_Result_2_reg_411_pp0_iter13_reg;
        p_Result_2_reg_411_pp0_iter15_reg <= p_Result_2_reg_411_pp0_iter14_reg;
        p_Result_2_reg_411_pp0_iter16_reg <= p_Result_2_reg_411_pp0_iter15_reg;
        p_Result_2_reg_411_pp0_iter5_reg <= p_Result_2_reg_411;
        p_Result_2_reg_411_pp0_iter6_reg <= p_Result_2_reg_411_pp0_iter5_reg;
        p_Result_2_reg_411_pp0_iter7_reg <= p_Result_2_reg_411_pp0_iter6_reg;
        p_Result_2_reg_411_pp0_iter8_reg <= p_Result_2_reg_411_pp0_iter7_reg;
        p_Result_2_reg_411_pp0_iter9_reg <= p_Result_2_reg_411_pp0_iter8_reg;
        p_Result_s_reg_343_pp0_iter10_reg <= p_Result_s_reg_343_pp0_iter9_reg;
        p_Result_s_reg_343_pp0_iter11_reg <= p_Result_s_reg_343_pp0_iter10_reg;
        p_Result_s_reg_343_pp0_iter12_reg <= p_Result_s_reg_343_pp0_iter11_reg;
        p_Result_s_reg_343_pp0_iter13_reg <= p_Result_s_reg_343_pp0_iter12_reg;
        p_Result_s_reg_343_pp0_iter14_reg <= p_Result_s_reg_343_pp0_iter13_reg;
        p_Result_s_reg_343_pp0_iter15_reg <= p_Result_s_reg_343_pp0_iter14_reg;
        p_Result_s_reg_343_pp0_iter16_reg <= p_Result_s_reg_343_pp0_iter15_reg;
        p_Result_s_reg_343_pp0_iter17_reg <= p_Result_s_reg_343_pp0_iter16_reg;
        p_Result_s_reg_343_pp0_iter18_reg <= p_Result_s_reg_343_pp0_iter17_reg;
        p_Result_s_reg_343_pp0_iter19_reg <= p_Result_s_reg_343_pp0_iter18_reg;
        p_Result_s_reg_343_pp0_iter20_reg <= p_Result_s_reg_343_pp0_iter19_reg;
        p_Result_s_reg_343_pp0_iter21_reg <= p_Result_s_reg_343_pp0_iter20_reg;
        p_Result_s_reg_343_pp0_iter22_reg <= p_Result_s_reg_343_pp0_iter21_reg;
        p_Result_s_reg_343_pp0_iter23_reg <= p_Result_s_reg_343_pp0_iter22_reg;
        p_Result_s_reg_343_pp0_iter24_reg <= p_Result_s_reg_343_pp0_iter23_reg;
        p_Result_s_reg_343_pp0_iter25_reg <= p_Result_s_reg_343_pp0_iter24_reg;
        p_Result_s_reg_343_pp0_iter26_reg <= p_Result_s_reg_343_pp0_iter25_reg;
        p_Result_s_reg_343_pp0_iter27_reg <= p_Result_s_reg_343_pp0_iter26_reg;
        p_Result_s_reg_343_pp0_iter28_reg <= p_Result_s_reg_343_pp0_iter27_reg;
        p_Result_s_reg_343_pp0_iter29_reg <= p_Result_s_reg_343_pp0_iter28_reg;
        p_Result_s_reg_343_pp0_iter2_reg <= p_Result_s_reg_343_pp0_iter1_reg;
        p_Result_s_reg_343_pp0_iter30_reg <= p_Result_s_reg_343_pp0_iter29_reg;
        p_Result_s_reg_343_pp0_iter31_reg <= p_Result_s_reg_343_pp0_iter30_reg;
        p_Result_s_reg_343_pp0_iter32_reg <= p_Result_s_reg_343_pp0_iter31_reg;
        p_Result_s_reg_343_pp0_iter33_reg <= p_Result_s_reg_343_pp0_iter32_reg;
        p_Result_s_reg_343_pp0_iter34_reg <= p_Result_s_reg_343_pp0_iter33_reg;
        p_Result_s_reg_343_pp0_iter35_reg <= p_Result_s_reg_343_pp0_iter34_reg;
        p_Result_s_reg_343_pp0_iter36_reg <= p_Result_s_reg_343_pp0_iter35_reg;
        p_Result_s_reg_343_pp0_iter37_reg <= p_Result_s_reg_343_pp0_iter36_reg;
        p_Result_s_reg_343_pp0_iter3_reg <= p_Result_s_reg_343_pp0_iter2_reg;
        p_Result_s_reg_343_pp0_iter4_reg <= p_Result_s_reg_343_pp0_iter3_reg;
        p_Result_s_reg_343_pp0_iter5_reg <= p_Result_s_reg_343_pp0_iter4_reg;
        p_Result_s_reg_343_pp0_iter6_reg <= p_Result_s_reg_343_pp0_iter5_reg;
        p_Result_s_reg_343_pp0_iter7_reg <= p_Result_s_reg_343_pp0_iter6_reg;
        p_Result_s_reg_343_pp0_iter8_reg <= p_Result_s_reg_343_pp0_iter7_reg;
        p_Result_s_reg_343_pp0_iter9_reg <= p_Result_s_reg_343_pp0_iter8_reg;
        tmp_5_reg_385_pp0_iter10_reg <= tmp_5_reg_385_pp0_iter9_reg;
        tmp_5_reg_385_pp0_iter11_reg <= tmp_5_reg_385_pp0_iter10_reg;
        tmp_5_reg_385_pp0_iter12_reg <= tmp_5_reg_385_pp0_iter11_reg;
        tmp_5_reg_385_pp0_iter13_reg <= tmp_5_reg_385_pp0_iter12_reg;
        tmp_5_reg_385_pp0_iter14_reg <= tmp_5_reg_385_pp0_iter13_reg;
        tmp_5_reg_385_pp0_iter15_reg <= tmp_5_reg_385_pp0_iter14_reg;
        tmp_5_reg_385_pp0_iter16_reg <= tmp_5_reg_385_pp0_iter15_reg;
        tmp_5_reg_385_pp0_iter17_reg <= tmp_5_reg_385_pp0_iter16_reg;
        tmp_5_reg_385_pp0_iter18_reg <= tmp_5_reg_385_pp0_iter17_reg;
        tmp_5_reg_385_pp0_iter19_reg <= tmp_5_reg_385_pp0_iter18_reg;
        tmp_5_reg_385_pp0_iter20_reg <= tmp_5_reg_385_pp0_iter19_reg;
        tmp_5_reg_385_pp0_iter21_reg <= tmp_5_reg_385_pp0_iter20_reg;
        tmp_5_reg_385_pp0_iter22_reg <= tmp_5_reg_385_pp0_iter21_reg;
        tmp_5_reg_385_pp0_iter23_reg <= tmp_5_reg_385_pp0_iter22_reg;
        tmp_5_reg_385_pp0_iter24_reg <= tmp_5_reg_385_pp0_iter23_reg;
        tmp_5_reg_385_pp0_iter25_reg <= tmp_5_reg_385_pp0_iter24_reg;
        tmp_5_reg_385_pp0_iter26_reg <= tmp_5_reg_385_pp0_iter25_reg;
        tmp_5_reg_385_pp0_iter27_reg <= tmp_5_reg_385_pp0_iter26_reg;
        tmp_5_reg_385_pp0_iter28_reg <= tmp_5_reg_385_pp0_iter27_reg;
        tmp_5_reg_385_pp0_iter29_reg <= tmp_5_reg_385_pp0_iter28_reg;
        tmp_5_reg_385_pp0_iter2_reg <= tmp_5_reg_385;
        tmp_5_reg_385_pp0_iter30_reg <= tmp_5_reg_385_pp0_iter29_reg;
        tmp_5_reg_385_pp0_iter31_reg <= tmp_5_reg_385_pp0_iter30_reg;
        tmp_5_reg_385_pp0_iter32_reg <= tmp_5_reg_385_pp0_iter31_reg;
        tmp_5_reg_385_pp0_iter33_reg <= tmp_5_reg_385_pp0_iter32_reg;
        tmp_5_reg_385_pp0_iter34_reg <= tmp_5_reg_385_pp0_iter33_reg;
        tmp_5_reg_385_pp0_iter35_reg <= tmp_5_reg_385_pp0_iter34_reg;
        tmp_5_reg_385_pp0_iter36_reg <= tmp_5_reg_385_pp0_iter35_reg;
        tmp_5_reg_385_pp0_iter37_reg <= tmp_5_reg_385_pp0_iter36_reg;
        tmp_5_reg_385_pp0_iter3_reg <= tmp_5_reg_385_pp0_iter2_reg;
        tmp_5_reg_385_pp0_iter4_reg <= tmp_5_reg_385_pp0_iter3_reg;
        tmp_5_reg_385_pp0_iter5_reg <= tmp_5_reg_385_pp0_iter4_reg;
        tmp_5_reg_385_pp0_iter6_reg <= tmp_5_reg_385_pp0_iter5_reg;
        tmp_5_reg_385_pp0_iter7_reg <= tmp_5_reg_385_pp0_iter6_reg;
        tmp_5_reg_385_pp0_iter8_reg <= tmp_5_reg_385_pp0_iter7_reg;
        tmp_5_reg_385_pp0_iter9_reg <= tmp_5_reg_385_pp0_iter8_reg;
        xor_ln10_reg_415_pp0_iter10_reg <= xor_ln10_reg_415_pp0_iter9_reg;
        xor_ln10_reg_415_pp0_iter11_reg <= xor_ln10_reg_415_pp0_iter10_reg;
        xor_ln10_reg_415_pp0_iter12_reg <= xor_ln10_reg_415_pp0_iter11_reg;
        xor_ln10_reg_415_pp0_iter13_reg <= xor_ln10_reg_415_pp0_iter12_reg;
        xor_ln10_reg_415_pp0_iter14_reg <= xor_ln10_reg_415_pp0_iter13_reg;
        xor_ln10_reg_415_pp0_iter15_reg <= xor_ln10_reg_415_pp0_iter14_reg;
        xor_ln10_reg_415_pp0_iter16_reg <= xor_ln10_reg_415_pp0_iter15_reg;
        xor_ln10_reg_415_pp0_iter5_reg <= xor_ln10_reg_415;
        xor_ln10_reg_415_pp0_iter6_reg <= xor_ln10_reg_415_pp0_iter5_reg;
        xor_ln10_reg_415_pp0_iter7_reg <= xor_ln10_reg_415_pp0_iter6_reg;
        xor_ln10_reg_415_pp0_iter8_reg <= xor_ln10_reg_415_pp0_iter7_reg;
        xor_ln10_reg_415_pp0_iter9_reg <= xor_ln10_reg_415_pp0_iter8_reg;
        xor_ln9_reg_419_pp0_iter10_reg <= xor_ln9_reg_419_pp0_iter9_reg;
        xor_ln9_reg_419_pp0_iter11_reg <= xor_ln9_reg_419_pp0_iter10_reg;
        xor_ln9_reg_419_pp0_iter12_reg <= xor_ln9_reg_419_pp0_iter11_reg;
        xor_ln9_reg_419_pp0_iter13_reg <= xor_ln9_reg_419_pp0_iter12_reg;
        xor_ln9_reg_419_pp0_iter14_reg <= xor_ln9_reg_419_pp0_iter13_reg;
        xor_ln9_reg_419_pp0_iter15_reg <= xor_ln9_reg_419_pp0_iter14_reg;
        xor_ln9_reg_419_pp0_iter16_reg <= xor_ln9_reg_419_pp0_iter15_reg;
        xor_ln9_reg_419_pp0_iter5_reg <= xor_ln9_reg_419;
        xor_ln9_reg_419_pp0_iter6_reg <= xor_ln9_reg_419_pp0_iter5_reg;
        xor_ln9_reg_419_pp0_iter7_reg <= xor_ln9_reg_419_pp0_iter6_reg;
        xor_ln9_reg_419_pp0_iter8_reg <= xor_ln9_reg_419_pp0_iter7_reg;
        xor_ln9_reg_419_pp0_iter9_reg <= xor_ln9_reg_419_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_385_pp0_iter20_reg == 1'd1) & (icmp_ln840_reg_372_pp0_iter20_reg == 1'd0) & (icmp_ln824_reg_368_pp0_iter20_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln75_reg_376_pp0_iter20_reg) & (1'b1 == ap_ce))) begin
        add2_reg_438 <= grp_fu_117_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (((icmp_ln840_reg_372_pp0_iter2_reg == 1'd1) & (icmp_ln824_reg_368_pp0_iter2_reg == 1'd0)) | ((icmp_ln824_reg_368_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln75_reg_376_pp0_iter2_reg))))) begin
        add_reg_399 <= grp_fu_98_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_fu_200_p2 == 1'd0) & (icmp_ln824_fu_194_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln75_reg_376 <= and_ln75_fu_218_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter10_expx_reg_58 <= ap_phi_reg_pp0_iter9_expx_reg_58;
        ap_phi_reg_pp0_iter10_resultf_3_reg_70 <= ap_phi_reg_pp0_iter9_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter11_expx_reg_58 <= ap_phi_reg_pp0_iter10_expx_reg_58;
        ap_phi_reg_pp0_iter11_resultf_3_reg_70 <= ap_phi_reg_pp0_iter10_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter12_expx_reg_58 <= ap_phi_reg_pp0_iter11_expx_reg_58;
        ap_phi_reg_pp0_iter12_resultf_3_reg_70 <= ap_phi_reg_pp0_iter11_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter13_expx_reg_58 <= ap_phi_reg_pp0_iter12_expx_reg_58;
        ap_phi_reg_pp0_iter13_resultf_3_reg_70 <= ap_phi_reg_pp0_iter12_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter14_expx_reg_58 <= ap_phi_reg_pp0_iter13_expx_reg_58;
        ap_phi_reg_pp0_iter14_resultf_3_reg_70 <= ap_phi_reg_pp0_iter13_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter15_expx_reg_58 <= ap_phi_reg_pp0_iter14_expx_reg_58;
        ap_phi_reg_pp0_iter15_resultf_3_reg_70 <= ap_phi_reg_pp0_iter14_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter16_expx_reg_58 <= ap_phi_reg_pp0_iter15_expx_reg_58;
        ap_phi_reg_pp0_iter16_resultf_3_reg_70 <= ap_phi_reg_pp0_iter15_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter17_expx_reg_58 <= ap_phi_reg_pp0_iter16_expx_reg_58;
        ap_phi_reg_pp0_iter17_resultf_3_reg_70 <= ap_phi_reg_pp0_iter16_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter18_resultf_3_reg_70 <= ap_phi_reg_pp0_iter17_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter19_resultf_3_reg_70 <= ap_phi_reg_pp0_iter18_resultf_3_reg_70;
        expx_reg_58 <= ap_phi_reg_pp0_iter18_expx_reg_58;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_expx_reg_58 <= ap_phi_reg_pp0_iter0_expx_reg_58;
        ap_phi_reg_pp0_iter1_resultf_3_reg_70 <= ap_phi_reg_pp0_iter0_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter20_resultf_3_reg_70 <= ap_phi_reg_pp0_iter19_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter21_resultf_3_reg_70 <= ap_phi_reg_pp0_iter20_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter22_resultf_3_reg_70 <= ap_phi_reg_pp0_iter21_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter23_resultf_3_reg_70 <= ap_phi_reg_pp0_iter22_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter24_resultf_3_reg_70 <= ap_phi_reg_pp0_iter23_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter25_resultf_3_reg_70 <= ap_phi_reg_pp0_iter24_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter25 == 1'b1))) begin
        ap_phi_reg_pp0_iter26_resultf_3_reg_70 <= ap_phi_reg_pp0_iter25_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter26 == 1'b1))) begin
        ap_phi_reg_pp0_iter27_resultf_3_reg_70 <= ap_phi_reg_pp0_iter26_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter27 == 1'b1))) begin
        ap_phi_reg_pp0_iter28_resultf_3_reg_70 <= ap_phi_reg_pp0_iter27_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter28 == 1'b1))) begin
        ap_phi_reg_pp0_iter29_resultf_3_reg_70 <= ap_phi_reg_pp0_iter28_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_expx_reg_58 <= ap_phi_reg_pp0_iter1_expx_reg_58;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter29 == 1'b1))) begin
        ap_phi_reg_pp0_iter30_resultf_3_reg_70 <= ap_phi_reg_pp0_iter29_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter30 == 1'b1))) begin
        ap_phi_reg_pp0_iter31_resultf_3_reg_70 <= ap_phi_reg_pp0_iter30_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter31 == 1'b1))) begin
        ap_phi_reg_pp0_iter32_resultf_3_reg_70 <= ap_phi_reg_pp0_iter31_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter32 == 1'b1))) begin
        ap_phi_reg_pp0_iter33_resultf_3_reg_70 <= ap_phi_reg_pp0_iter32_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter33 == 1'b1))) begin
        ap_phi_reg_pp0_iter34_resultf_3_reg_70 <= ap_phi_reg_pp0_iter33_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_phi_reg_pp0_iter35_resultf_3_reg_70 <= ap_phi_reg_pp0_iter34_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter36 == 1'b1))) begin
        ap_phi_reg_pp0_iter37_resultf_3_reg_70 <= ap_phi_reg_pp0_iter36_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter3_expx_reg_58 <= ap_phi_reg_pp0_iter2_expx_reg_58;
        ap_phi_reg_pp0_iter3_resultf_3_reg_70 <= ap_phi_reg_pp0_iter2_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter4_expx_reg_58 <= ap_phi_reg_pp0_iter3_expx_reg_58;
        ap_phi_reg_pp0_iter4_resultf_3_reg_70 <= ap_phi_reg_pp0_iter3_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter5_resultf_3_reg_70 <= ap_phi_reg_pp0_iter4_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter6_expx_reg_58 <= ap_phi_reg_pp0_iter5_expx_reg_58;
        ap_phi_reg_pp0_iter6_resultf_3_reg_70 <= ap_phi_reg_pp0_iter5_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter7_expx_reg_58 <= ap_phi_reg_pp0_iter6_expx_reg_58;
        ap_phi_reg_pp0_iter7_resultf_3_reg_70 <= ap_phi_reg_pp0_iter6_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter8_expx_reg_58 <= ap_phi_reg_pp0_iter7_expx_reg_58;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        ap_phi_reg_pp0_iter9_expx_reg_58 <= ap_phi_reg_pp0_iter8_expx_reg_58;
        ap_phi_reg_pp0_iter9_resultf_3_reg_70 <= ap_phi_reg_pp0_iter8_resultf_3_reg_70;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln824_fu_194_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln828_reg_380 <= icmp_ln828_fu_224_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fu_138_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln840_reg_372 == 1'd0) & (1'd0 == and_ln75_reg_376) & (icmp_ln824_reg_368 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln840_1_reg_389 <= icmp_ln840_1_fu_230_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln824_fu_194_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln840_reg_372 <= icmp_ln840_fu_200_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_5_reg_385_pp0_iter3_reg == 1'd1) & (icmp_ln840_reg_372_pp0_iter3_reg == 1'd0) & (icmp_ln824_reg_368_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln75_reg_376_pp0_iter3_reg) & (1'b1 == ap_ce))) begin
        p_Result_2_reg_411 <= data_V_1_fu_254_p1[32'd63];
        x_3_reg_404 <= x_3_fu_247_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln840_1_reg_389_pp0_iter33_reg == 1'd1) & (tmp_5_reg_385_pp0_iter33_reg == 1'd1) & (icmp_ln840_reg_372_pp0_iter33_reg == 1'd0) & (1'd0 == and_ln75_reg_376_pp0_iter33_reg) & (icmp_ln824_reg_368_pp0_iter33_reg == 1'd0) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter34 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln840_1_reg_389_pp0_iter33_reg == 1'd0) & (tmp_5_reg_385_pp0_iter33_reg == 1'd1) & (icmp_ln840_reg_372_pp0_iter33_reg == 1'd0) & (1'd0 == and_ln75_reg_376_pp0_iter33_reg) & (icmp_ln824_reg_368_pp0_iter33_reg == 1'd0) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter34 == 1'b1)))) begin
        reg_148 <= grp_fu_133_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln840_reg_372 == 1'd0) & (1'd0 == and_ln75_reg_376) & (icmp_ln824_reg_368 == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_5_reg_385 <= grp_fu_138_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_2_fu_258_p3 == 1'd0) & (tmp_5_reg_385_pp0_iter3_reg == 1'd1) & (icmp_ln840_reg_372_pp0_iter3_reg == 1'd0) & (icmp_ln824_reg_368_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln75_reg_376_pp0_iter3_reg) & (1'b1 == ap_ce))) begin
        xor_ln10_reg_415 <= xor_ln10_fu_283_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln840_1_reg_389_pp0_iter20_reg == 1'd1) & (tmp_5_reg_385_pp0_iter20_reg == 1'd1) & (icmp_ln840_reg_372_pp0_iter20_reg == 1'd0) & (icmp_ln824_reg_368_pp0_iter20_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln75_reg_376_pp0_iter20_reg) & (1'b1 == ap_ce))) begin
        xor_ln95_reg_443 <= xor_ln95_fu_305_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_2_fu_258_p3 == 1'd1) & (tmp_5_reg_385_pp0_iter3_reg == 1'd1) & (icmp_ln840_reg_372_pp0_iter3_reg == 1'd0) & (icmp_ln824_reg_368_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd0 == and_ln75_reg_376_pp0_iter3_reg) & (1'b1 == ap_ce))) begin
        xor_ln9_reg_419 <= xor_ln9_fu_295_p2;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter38 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0))) begin
        ap_idle_pp0_0to37 = 1'b1;
    end else begin
        ap_idle_pp0_0to37 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln840_1_reg_389_pp0_iter37_reg == 1'd0) & (tmp_5_reg_385_pp0_iter37_reg == 1'd1) & (icmp_ln840_reg_372_pp0_iter37_reg == 1'd0) & (icmp_ln824_reg_368_pp0_iter37_reg == 1'd0) & (1'd0 == and_ln75_reg_376_pp0_iter37_reg))) begin
        ap_phi_mux_resultf_3_phi_fu_74_p10 = grp_fu_123_p2;
    end else begin
        ap_phi_mux_resultf_3_phi_fu_74_p10 = ap_phi_reg_pp0_iter38_resultf_3_reg_70;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to37 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp90) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_exp_generic_double_s_fu_87_ap_ce = 1'b1;
    end else begin
        grp_exp_generic_double_s_fu_87_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_103_ce = 1'b1;
    end else begin
        grp_fu_103_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_107_ce = 1'b1;
    end else begin
        grp_fu_107_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_111_ce = 1'b1;
    end else begin
        grp_fu_111_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_117_ce = 1'b1;
    end else begin
        grp_fu_117_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_123_ce = 1'b1;
    end else begin
        grp_fu_123_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_129_ce = 1'b1;
    end else begin
        grp_fu_129_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_133_ce = 1'b1;
    end else begin
        grp_fu_133_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1900)) begin
        if ((icmp_ln840_1_reg_389_pp0_iter21_reg == 1'd1)) begin
            grp_fu_133_p0 = bitcast_ln95_1_fu_311_p1;
        end else if ((icmp_ln840_1_reg_389_pp0_iter21_reg == 1'd0)) begin
            grp_fu_133_p0 = 64'd4611686018427387904;
        end else begin
            grp_fu_133_p0 = 'bx;
        end
    end else begin
        grp_fu_133_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_138_ce = 1'b1;
    end else begin
        grp_fu_138_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_98_ce = 1'b1;
    end else begin
        grp_fu_98_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign abst_in_fu_188_p1 = zext_ln368_fu_184_p1;

assign and_ln75_fu_218_p2 = (icmp_ln824_2_fu_212_p2 & icmp_ln824_1_fu_206_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp90 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter26_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage0_iter27_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter28_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage0_iter29_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage0_iter30_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage0_iter31_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter32_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage0_iter33_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage0_iter34_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage0_iter35_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter36_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage0_iter37_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage0_iter38_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1021 = ((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce));
end

always @ (*) begin
    ap_condition_1118 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter35 == 1'b1));
end

always @ (*) begin
    ap_condition_1126 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (ap_enable_reg_pp0_iter37 == 1'b1));
end

always @ (*) begin
    ap_condition_1139 = ((icmp_ln840_1_reg_389_pp0_iter34_reg == 1'd1) & (tmp_5_reg_385_pp0_iter34_reg == 1'd1) & (icmp_ln840_reg_372_pp0_iter34_reg == 1'd0) & (icmp_ln824_reg_368_pp0_iter34_reg == 1'd0) & (1'd0 == and_ln75_reg_376_pp0_iter34_reg));
end

always @ (*) begin
    ap_condition_1155 = ((grp_fu_138_p2 == 1'd0) & (icmp_ln840_reg_372 == 1'd0) & (1'd0 == and_ln75_reg_376) & (icmp_ln824_reg_368 == 1'd0));
end

always @ (*) begin
    ap_condition_1900 = ((ap_enable_reg_pp0_iter22 == 1'b1) & (tmp_5_reg_385_pp0_iter21_reg == 1'd1) & (icmp_ln840_reg_372_pp0_iter21_reg == 1'd0) & (icmp_ln824_reg_368_pp0_iter21_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'd0 == and_ln75_reg_376_pp0_iter21_reg));
end

always @ (*) begin
    ap_condition_623 = (((icmp_ln840_reg_372_pp0_iter6_reg == 1'd1) & (icmp_ln824_reg_368_pp0_iter6_reg == 1'd0)) | ((icmp_ln824_reg_368_pp0_iter6_reg == 1'd0) & (1'd1 == and_ln75_reg_376_pp0_iter6_reg)));
end

always @ (*) begin
    ap_condition_664 = (((xor_ln10_reg_415_pp0_iter16_reg == 1'd0) & (p_Result_2_reg_411_pp0_iter16_reg == 1'd0) & (tmp_5_reg_385_pp0_iter16_reg == 1'd1) & (icmp_ln840_reg_372_pp0_iter16_reg == 1'd0) & (icmp_ln824_reg_368_pp0_iter16_reg == 1'd0) & (1'd0 == and_ln75_reg_376_pp0_iter16_reg)) | ((xor_ln9_reg_419_pp0_iter16_reg == 1'd0) & (p_Result_2_reg_411_pp0_iter16_reg == 1'd1) & (tmp_5_reg_385_pp0_iter16_reg == 1'd1) & (icmp_ln840_reg_372_pp0_iter16_reg == 1'd0) & (icmp_ln824_reg_368_pp0_iter16_reg == 1'd0) & (1'd0 == and_ln75_reg_376_pp0_iter16_reg)));
end

always @ (*) begin
    ap_condition_957 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_981 = ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_expx_reg_58 = 'bx;

assign ap_phi_reg_pp0_iter0_resultf_3_reg_70 = 'bx;

always @ (*) begin
    ap_predicate_op56_dcmp_state1 = ((icmp_ln840_fu_200_p2 == 1'd0) & (icmp_ln824_fu_194_p2 == 1'd0) & (1'd0 == and_ln75_fu_218_p2));
end

always @ (*) begin
    ap_predicate_op90_call_state6 = (((xor_ln10_reg_415 == 1'd0) & (p_Result_2_reg_411 == 1'd0) & (tmp_5_reg_385_pp0_iter4_reg == 1'd1) & (icmp_ln840_reg_372_pp0_iter4_reg == 1'd0) & (icmp_ln824_reg_368_pp0_iter4_reg == 1'd0) & (1'd0 == and_ln75_reg_376_pp0_iter4_reg)) | ((xor_ln9_reg_419 == 1'd0) & (p_Result_2_reg_411 == 1'd1) & (tmp_5_reg_385_pp0_iter4_reg == 1'd1) & (icmp_ln840_reg_372_pp0_iter4_reg == 1'd0) & (icmp_ln824_reg_368_pp0_iter4_reg == 1'd0) & (1'd0 == and_ln75_reg_376_pp0_iter4_reg)));
end

always @ (*) begin
    ap_predicate_op90_call_state6_state5 = (((xor_ln10_fu_283_p2 == 1'd0) & (p_Result_2_fu_258_p3 == 1'd0) & (tmp_5_reg_385_pp0_iter3_reg == 1'd1) & (icmp_ln840_reg_372_pp0_iter3_reg == 1'd0) & (icmp_ln824_reg_368_pp0_iter3_reg == 1'd0) & (1'd0 == and_ln75_reg_376_pp0_iter3_reg)) | ((xor_ln9_fu_295_p2 == 1'd0) & (p_Result_2_fu_258_p3 == 1'd1) & (tmp_5_reg_385_pp0_iter3_reg == 1'd1) & (icmp_ln840_reg_372_pp0_iter3_reg == 1'd0) & (icmp_ln824_reg_368_pp0_iter3_reg == 1'd0) & (1'd0 == and_ln75_reg_376_pp0_iter3_reg)));
end

assign ap_return = ((p_Result_s_reg_343_pp0_iter37_reg[0:0] == 1'b1) ? bitcast_ln112_1_fu_332_p1 : ap_phi_mux_resultf_3_phi_fu_74_p10);

assign bitcast_ln112_1_fu_332_p1 = xor_ln112_fu_326_p2;

assign bitcast_ln112_fu_322_p1 = ap_phi_mux_resultf_3_phi_fu_74_p10;

assign bitcast_ln95_1_fu_311_p1 = xor_ln95_reg_443;

assign bitcast_ln95_fu_301_p1 = expx_reg_58_pp0_iter20_reg;

assign data_V_1_fu_254_p1 = x_3_fu_247_p3;

assign data_V_fu_154_p1 = t_in;

assign grp_exp_generic_double_s_fu_87_ap_start = grp_exp_generic_double_s_fu_87_ap_start_reg;

assign grp_fu_103_p0 = or_ln_fu_235_p3;

assign grp_fu_143_p2 = ((tmp_9_fu_266_p4 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln824_1_fu_206_p2 = ((tmp_7_fu_166_p4 == 11'd968) ? 1'b1 : 1'b0);

assign icmp_ln824_2_fu_212_p2 = ((tmp_8_fu_176_p1 == 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln824_fu_194_p2 = ((tmp_7_fu_166_p4 == 11'd2047) ? 1'b1 : 1'b0);

assign icmp_ln828_fu_224_p2 = ((tmp_8_fu_176_p1 != 52'd0) ? 1'b1 : 1'b0);

assign icmp_ln832_fu_289_p2 = ((tmp_9_fu_266_p4 < 11'd996) ? 1'b1 : 1'b0);

assign icmp_ln840_1_fu_230_p2 = ((tmp_7_reg_348 < 11'd1023) ? 1'b1 : 1'b0);

assign icmp_ln840_fu_200_p2 = ((tmp_7_fu_166_p4 < 11'd968) ? 1'b1 : 1'b0);

assign icmp_ln844_fu_277_p2 = ((tmp_9_fu_266_p4 < 11'd997) ? 1'b1 : 1'b0);

assign or_ln_fu_235_p3 = {{1'd1}, {p_Result_1_reg_353}};

assign p_Result_1_fu_180_p1 = data_V_fu_154_p1[62:0];

assign p_Result_2_fu_258_p3 = data_V_1_fu_254_p1[32'd63];

assign select_ln67_fu_315_p3 = ((icmp_ln828_reg_380_pp0_iter36_reg[0:0] == 1'b1) ? 64'd9223372036854775807 : 64'd4607182418800017408);

assign tmp_7_fu_166_p4 = {{data_V_fu_154_p1[62:52]}};

assign tmp_8_fu_176_p1 = data_V_fu_154_p1[51:0];

assign tmp_9_fu_266_p4 = {{data_V_1_fu_254_p1[62:52]}};

assign x_3_fu_247_p3 = ((icmp_ln840_1_reg_389_pp0_iter3_reg[0:0] == 1'b1) ? grp_fu_103_p2 : grp_fu_107_p2);

assign xor_ln10_fu_283_p2 = (icmp_ln844_fu_277_p2 ^ grp_fu_143_p2);

assign xor_ln112_fu_326_p2 = (bitcast_ln112_fu_322_p1 ^ 64'd9223372036854775808);

assign xor_ln95_fu_305_p2 = (bitcast_ln95_fu_301_p1 ^ 64'd9223372036854775808);

assign xor_ln9_fu_295_p2 = (icmp_ln832_fu_289_p2 ^ grp_fu_143_p2);

assign zext_ln368_fu_184_p1 = p_Result_1_fu_180_p1;

always @ (posedge ap_clk) begin
    abst_in_reg_358[63] <= 1'b0;
    abst_in_reg_358_pp0_iter1_reg[63] <= 1'b0;
    abst_in_reg_358_pp0_iter2_reg[63] <= 1'b0;
    abst_in_reg_358_pp0_iter3_reg[63] <= 1'b0;
end

endmodule //calculateLayer34_generic_tanh_double_s
