Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Sun Dec 22 16:32:36 2024
| Host             : DESKTOP-MU42VMQ running 64-bit major release  (build 9200)
| Command          : report_power -file zedboard_dpu_wrapper_power_routed.rpt -pb zedboard_dpu_wrapper_power_summary_routed.pb -rpx zedboard_dpu_wrapper_power_routed.rpx
| Design           : zedboard_dpu_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.447        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.141        |
| Device Static (W)        | 0.305        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 33.7         |
| Junction Temperature (C) | 76.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.367 |        7 |       --- |             --- |
| Slice Logic              |     0.425 |   114981 |       --- |             --- |
|   LUT as Logic           |     0.336 |    33753 |     53200 |           63.45 |
|   Register               |     0.048 |    63494 |    106400 |           59.67 |
|   CARRY4                 |     0.031 |     2939 |     13300 |           22.10 |
|   LUT as Shift Register  |     0.006 |      352 |     17400 |            2.02 |
|   LUT as Distributed RAM |     0.003 |     1394 |     17400 |            8.01 |
|   F7/F8 Muxes            |    <0.001 |      307 |     53200 |            0.58 |
|   Others                 |     0.000 |     2289 |       --- |             --- |
| Signals                  |     1.104 |    94019 |       --- |             --- |
| Block RAM                |     0.147 |      123 |       140 |           87.86 |
| MMCM                     |     0.102 |        1 |         4 |           25.00 |
| DSPs                     |     0.451 |      212 |       220 |           96.36 |
| PS7                      |     1.545 |        1 |       --- |             --- |
| Static Power             |     0.305 |          |           |                 |
| Total                    |     4.447 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     2.552 |       2.485 |      0.067 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.087 |       0.056 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.038 |       0.011 |      0.027 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.821 |       0.734 |      0.088 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------+--------------------------------------------------------------------+-----------------+
| Clock                                | Domain                                                             | Constraint (ns) |
+--------------------------------------+--------------------------------------------------------------------+-----------------+
| clk_fpga_0                           | zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK0                 |            10.0 |
| clk_fpga_0                           | zedboard_dpu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]    |            10.0 |
| clk_out150M_zedboard_dpu_clk_wiz_0_0 | zedboard_dpu_i/clk_wiz_0/inst/clk_out150M_zedboard_dpu_clk_wiz_0_0 |             6.7 |
| clk_out300M_zedboard_dpu_clk_wiz_0_0 | zedboard_dpu_i/clk_wiz_0/inst/clk_out300M_zedboard_dpu_clk_wiz_0_0 |             3.3 |
| clkfbout_zedboard_dpu_clk_wiz_0_0    | zedboard_dpu_i/clk_wiz_0/inst/clkfbout_zedboard_dpu_clk_wiz_0_0    |            10.0 |
+--------------------------------------+--------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| zedboard_dpu_wrapper     |     4.141 |
|   zedboard_dpu_i         |     4.141 |
|     clk_wiz_0            |     0.103 |
|       inst               |     0.103 |
|     dpu_eu_0             |     2.491 |
|       inst               |     2.491 |
|     processing_system7_0 |     1.547 |
|       inst               |     1.547 |
+--------------------------+-----------+


