#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Nov 30 11:28:21 2021
# Process ID: 350472
# Current directory: /media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/3_Simple_HW/SDUAM.tmp/gpio_reg_array_v1_0_project/gpio_reg_array_v1_0_project.runs/synth_1
# Command line: vivado -log gpio_reg_array.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source gpio_reg_array.tcl
# Log file: /media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/3_Simple_HW/SDUAM.tmp/gpio_reg_array_v1_0_project/gpio_reg_array_v1_0_project.runs/synth_1/gpio_reg_array.vds
# Journal file: /media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/3_Simple_HW/SDUAM.tmp/gpio_reg_array_v1_0_project/gpio_reg_array_v1_0_project.runs/synth_1/vivado.jou
# Running On: saad-17Z90N-R-AAC8U1, OS: Linux, CPU Frequency: 2796.102 MHz, CPU Physical cores: 4, Host memory: 16390 MB
#-----------------------------------------------------------
source gpio_reg_array.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/saad/NVMe2/Xilinx/Vivado/2021.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/3_Simple_HW/SDUAM.tmp/gpio_reg_array_v1_0_project/gpio_reg_array_v1_0_project.srcs/utils_1/imports/synth_1/gpio_reg_array.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/3_Simple_HW/SDUAM.tmp/gpio_reg_array_v1_0_project/gpio_reg_array_v1_0_project.srcs/utils_1/imports/synth_1/gpio_reg_array.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top gpio_reg_array -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 350502
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2862.504 ; gain = 0.000 ; free physical = 2742 ; free virtual = 8724
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gpio_reg_array' [/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/gpio_reg_array_1.0/src/gpio_reg_array.v:1]
INFO: [Synth 8-251] r_out[x] = xxxxxxxx [/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/gpio_reg_array_1.0/src/gpio_reg_array.v:242]
INFO: [Synth 8-251] w_in[x] = xxxxxxxx [/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/gpio_reg_array_1.0/src/gpio_reg_array.v:243]
INFO: [Synth 8-6155] done synthesizing module 'gpio_reg_array' (1#1) [/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/ip_repo/gpio_reg_array_1.0/src/gpio_reg_array.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2862.504 ; gain = 0.000 ; free physical = 1842 ; free virtual = 7825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2862.504 ; gain = 0.000 ; free physical = 1835 ; free virtual = 7818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2870.383 ; gain = 7.879 ; free physical = 1835 ; free virtual = 7818
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2870.383 ; gain = 7.879 ; free physical = 1808 ; free virtual = 7791
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 21    
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 22    
	   3 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2870.383 ; gain = 7.879 ; free physical = 2497 ; free virtual = 8483
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2870.383 ; gain = 7.879 ; free physical = 2496 ; free virtual = 8483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2870.383 ; gain = 7.879 ; free physical = 2497 ; free virtual = 8483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2870.383 ; gain = 7.879 ; free physical = 2497 ; free virtual = 8483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2870.383 ; gain = 7.879 ; free physical = 2497 ; free virtual = 8483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2870.383 ; gain = 7.879 ; free physical = 2497 ; free virtual = 8483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2870.383 ; gain = 7.879 ; free physical = 2497 ; free virtual = 8483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2870.383 ; gain = 7.879 ; free physical = 2497 ; free virtual = 8483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2870.383 ; gain = 7.879 ; free physical = 2497 ; free virtual = 8483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     3|
|3     |LUT2 |     3|
|4     |LUT3 |     1|
|5     |LUT4 |    22|
|6     |LUT5 |     9|
|7     |LUT6 |     7|
|8     |FDRE |   648|
|9     |IBUF |    35|
|10    |OBUF |   690|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1419|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2870.383 ; gain = 7.879 ; free physical = 2497 ; free virtual = 8483
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2870.383 ; gain = 7.879 ; free physical = 2498 ; free virtual = 8484
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2870.391 ; gain = 7.879 ; free physical = 2498 ; free virtual = 8484
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.391 ; gain = 0.000 ; free physical = 2581 ; free virtual = 8567
WARNING: [Netlist 29-101] Netlist 'gpio_reg_array' is not ideal for floorplanning, since the cellview 'gpio_reg_array' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2926.410 ; gain = 0.000 ; free physical = 2491 ; free virtual = 8478
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6aefd69
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2926.410 ; gain = 64.031 ; free physical = 2694 ; free virtual = 8680
INFO: [Common 17-1381] The checkpoint '/media/saad/NVMe2/UnderwaterModem/Updated_MyXilinx/3_Simple_HW/SDUAM.tmp/gpio_reg_array_v1_0_project/gpio_reg_array_v1_0_project.runs/synth_1/gpio_reg_array.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file gpio_reg_array_utilization_synth.rpt -pb gpio_reg_array_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 30 11:28:45 2021...
