$date
	Sat Feb 05 14:15:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module half_adder_top $end
$scope module half_adder $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cry $end
$var wire 1 $ sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1$
1"
#20
1!
0"
#30
0$
1#
1"
#40
