// Seed: 1874544558
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    output id_6,
    input id_7,
    output id_8,
    input id_9,
    output wor id_10,
    output logic id_11,
    output reg id_12
);
  assign id_10[1] = id_0;
  always @(id_5) begin
    id_12 = 1;
    id_12 <= 1'b0;
  end
  type_0 id_13 (
      .id_0(id_12),
      .id_1(1'b0),
      .id_2(id_5),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(id_6)
  );
endmodule
