FILE: .\boot.asm                        (0001) ;  Generated by PSoC Designer 5.4.2946
                                        (0002) ;
                                        (0003) ;@Id: boot.tpl#903 @
                                        (0004) ;=============================================================================
                                        (0005) ;  FILENAME:   boot.asm
                                        (0006) ;  Version:    4.30
                                        (0007) ;
                                        (0008) ;  DESCRIPTION:
                                        (0009) ;  M8C Boot Code for CY8C29xxx microcontroller family.
                                        (0010) ;
                                        (0011) ;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0012) ;
                                        (0013) ; NOTES:
                                        (0014) ; PSoC Designer's Device Editor uses a template file, BOOT.TPL, located in
                                        (0015) ; the project's root directory to create BOOT.ASM. Any changes made to
                                        (0016) ; BOOT.ASM will be  overwritten every time the project is generated; therefore
                                        (0017) ; changes should be made to BOOT.TPL not BOOT.ASM. Care must be taken when
                                        (0018) ; modifying BOOT.TPL so that replacement strings (such as @PROJECT_NAME)
                                        (0019) ; are not accidentally modified.
                                        (0020) ;
                                        (0021) ;=============================================================================
                                        (0022) 
                                        (0023) include ".\lib\GlobalParams.inc"	;File generated by PSoC Designer (Project dependent)
                                        (0024) include "m8c.inc"			;Part specific file
                                        (0025) include "m8ssc.inc"			;Part specific file
                                        (0026) include "memory.inc"			;File generated by PSoC Designer (Project dependent)
                                        (0027) 
                                        (0028) ;--------------------------------------
                                        (0029) ; Export Declarations
                                        (0030) ;--------------------------------------
                                        (0031) 
                                        (0032) export __Start
                                        (0033) IF	(TOOLCHAIN & HITECH)
                                        (0034) ELSE
                                        (0035) export __bss_start
                                        (0036) export __data_start
                                        (0037) export __idata_start
                                        (0038) export __func_lit_start
                                        (0039) export __text_start
                                        (0040) ENDIF
                                        (0041) export  _bGetPowerSetting
                                        (0042) export   bGetPowerSetting
                                        (0043) 
                                        (0044) 
                                        (0045) ;--------------------------------------
                                        (0046) ; Optimization flags
                                        (0047) ;--------------------------------------
                                        (0048) ;
                                        (0049) ; To change the value of these flags, modify the file boot.tpl, not
                                        (0050) ; boot.asm. See the notes in the banner comment at the beginning of
                                        (0051) ; this file.
                                        (0052) 
                                        (0053) ; Optimization for Assembly language (only) projects and C-language projects
                                        (0054) ; that do not depend on the C compiler to initialize the values of RAM variables.
                                        (0055) ;   Set to 1: Support for C Run-time Environment initialization
                                        (0056) ;   Set to 0: Support for C not included. Faster start up, smaller code space.
                                        (0057) ;
                                        (0058) IF	(TOOLCHAIN & HITECH)
                                        (0059) ; The C compiler will customize the startup code - it's not required here
                                        (0060) 
                                        (0061) C_LANGUAGE_SUPPORT:              equ 0
                                        (0062) ELSE
                                        (0063) C_LANGUAGE_SUPPORT:              equ 1
                                        (0064) ENDIF
                                        (0065) 
                                        (0066) 
                                        (0067) ; The following equate is required for proper operation. Reseting its value
                                        (0068) ; is discouraged.  WAIT_FOR_32K is effective only if the crystal oscillator is
                                        (0069) ; selected.  If the designer chooses to not wait then stabilization of the ECO
                                        (0070) ; and PLL_Lock must take place within user code. See the family data sheet for
                                        (0071) ; the requirements of starting the ECO and PLL lock mode.
                                        (0072) ;
                                        (0073) ;   Set to 1: Wait for XTAL (& PLL if selected) to stabilize before
                                        (0074) ;                invoking main
                                        (0075) ;   Set to 0: Boot code does not wait; clock may not have stabilized by
                                        (0076) ;               the time code in main starts executing.
                                        (0077) ;
                                        (0078) WAIT_FOR_32K:                    equ 1
                                        (0079) 
                                        (0080) 
                                        (0081) ; For historical reasons, by default the boot code uses an lcall instruction
                                        (0082) ; to invoke the user's _main code. If _main executes a return instruction,
                                        (0083) ; boot provides an infinite loop. By changing the following equate from zero
                                        (0084) ; to 1, boot's lcall will be replaced by a ljmp instruction, saving two
                                        (0085) ; bytes on the stack which are otherwise required for the return address. If
                                        (0086) ; this option is enabled, _main must not return. (Beginning with the 4.2
                                        (0087) ; release, the C compiler automatically places an infinite loop at the end
                                        (0088) ; of main, rather than a return instruction.)
                                        (0089) ;
                                        (0090) ENABLE_LJMP_TO_MAIN:             equ 0
                                        (0091) 
                                        (0092) 
                                        (0093) ;-----------------------------------------------------------------------------
                                        (0094) ; Interrupt Vector Table
                                        (0095) ;-----------------------------------------------------------------------------
                                        (0096) ;
                                        (0097) ; Interrupt vector table entries are 4 bytes long.  Each one contains
                                        (0098) ; a jump instruction to an ISR (Interrupt Service Routine), although
                                        (0099) ; very short ISRs could be encoded within the table itself. Normally,
                                        (0100) ; vector jump targets are modified automatically according to the user
                                        (0101) ; modules selected. This occurs when the 'Generate Application' opera-
                                        (0102) ; tion is run causing PSoC Designer to create boot.asm and the other
                                        (0103) ; configuration files. If you need to hard code a vector, update the
                                        (0104) ; file boot.tpl, not boot.asm. See the banner comment at the beginning
                                        (0105) ; of this file.
                                        (0106) ;-----------------------------------------------------------------------------
                                        (0107) 
                                        (0108)     AREA TOP (ROM, ABS, CON)
                                        (0109) 
                                        (0110)     org   0                        ;Reset Interrupt Vector
                                        (0111) IF	(TOOLCHAIN & HITECH)
                                        (0112) ;   jmp   __Start                  ;C compiler fills in this vector
                                        (0113) ELSE
0000: 80 67    JMP   0x0068             (0114)     jmp   __Start                  ;First instruction executed following a Reset
                                        (0115) ENDIF
                                        (0116)     ;@PSoC_BOOT_ISR_UserCode_START@
                                        (0117)     ;---------------------------------------------------
                                        (0118)     ; Insert your custom code below this banner
                                        (0119)     ;---------------------------------------------------
                                        (0120) 
                                        (0121)     org   04h                      ;Low Voltage Detect (LVD) Interrupt Vector
0004: 30       HALT                     (0122)     halt                           ;Stop execution if power falls too low
                                        (0123) 
                                        (0124)     org   08h                      ;Analog Column 0 Interrupt Vector
                                        (0125)     // call	void_handler
0008: 7E       RETI                     (0126)     reti
                                        (0127) 
                                        (0128)     org   0Ch                      ;Analog Column 1 Interrupt Vector
                                        (0129)     // call	void_handler
000C: 7E       RETI                     (0130)     reti
                                        (0131) 
                                        (0132)     org   10h                      ;Analog Column 2 Interrupt Vector
                                        (0133)     // call	void_handler
0010: 7E       RETI                     (0134)     reti
                                        (0135) 
                                        (0136)     org   14h                      ;Analog Column 3 Interrupt Vector
                                        (0137)     // call	void_handler
0014: 7E       RETI                     (0138)     reti
                                        (0139) 
                                        (0140)     org   18h                      ;VC3 Interrupt Vector
                                        (0141)     // call	void_handler
0018: 7E       RETI                     (0142)     reti
                                        (0143) 
                                        (0144)     org   1Ch                      ;GPIO Interrupt Vector
                                        (0145)     // call	void_handler
001C: 7E       RETI                     (0146)     reti
                                        (0147) 
                                        (0148)     org   20h                      ;PSoC Block DBB00 Interrupt Vector
                                        (0149)     // call	void_handler
0020: 7E       RETI                     (0150)     reti
                                        (0151) 
                                        (0152)     org   24h                      ;PSoC Block DBB01 Interrupt Vector
                                        (0153)     // call	void_handler
0024: 7E       RETI                     (0154)     reti
                                        (0155) 
                                        (0156)     org   28h                      ;PSoC Block DCB02 Interrupt Vector
                                        (0157)     // call	void_handler
0028: 7E       RETI                     (0158)     reti
                                        (0159) 
                                        (0160)     org   2Ch                      ;PSoC Block DCB03 Interrupt Vector
                                        (0161)     // call	void_handler
002C: 7E       RETI                     (0162)     reti
                                        (0163) 
                                        (0164)     org   30h                      ;PSoC Block DBB10 Interrupt Vector
                                        (0165)     // call	void_handler
0030: 7E       RETI                     (0166)     reti
                                        (0167) 
                                        (0168)     org   34h                      ;PSoC Block DBB11 Interrupt Vector
                                        (0169)     // call	void_handler
0034: 7E       RETI                     (0170)     reti
                                        (0171) 
                                        (0172)     org   38h                      ;PSoC Block DCB12 Interrupt Vector
                                        (0173)     // call	void_handler
0038: 7E       RETI                     (0174)     reti
                                        (0175) 
                                        (0176)     org   3Ch                      ;PSoC Block DCB13 Interrupt Vector
                                        (0177)     // call	void_handler
003C: 7E       RETI                     (0178)     reti
                                        (0179) 
                                        (0180)     org   40h                      ;PSoC Block DBB20 Interrupt Vector
                                        (0181)     // call	void_handler
0040: 7E       RETI                     (0182)     reti
                                        (0183) 
                                        (0184)     org   44h                      ;PSoC Block DBB21 Interrupt Vector
                                        (0185)     // call	void_handler
0044: 7E       RETI                     (0186)     reti
                                        (0187) 
                                        (0188)     org   48h                      ;PSoC Block DCB22 Interrupt Vector
                                        (0189)     // call	void_handler
0048: 7E       RETI                     (0190)     reti
                                        (0191) 
                                        (0192)     org   4Ch                      ;PSoC Block DCB23 Interrupt Vector
                                        (0193)     // call	void_handler
004C: 7E       RETI                     (0194)     reti
                                        (0195) 
                                        (0196)     org   50h                      ;PSoC Block DBB30 Interrupt Vector
                                        (0197)     // call	void_handler
0050: 7E       RETI                     (0198)     reti
                                        (0199) 
                                        (0200)     org   54h                      ;PSoC Block DBB31 Interrupt Vector
                                        (0201)     // call	void_handler
0054: 7E       RETI                     (0202)     reti
                                        (0203) 
                                        (0204)     org   58h                      ;PSoC Block DCB32 Interrupt Vector
                                        (0205)     // call	void_handler
0058: 7E       RETI                     (0206)     reti
                                        (0207) 
                                        (0208)     org   5Ch                      ;PSoC Block DCB33 Interrupt Vector
                                        (0209)     // call	void_handler
005C: 7E       RETI                     (0210)     reti
                                        (0211) 
                                        (0212)     org   60h                      ;PSoC I2C Interrupt Vector
0060: 7D 07 D2 LJMP  _EzI2Cs_1_ISR      (0213)     ljmp	_EzI2Cs_1_ISR
0063: 7E       RETI                     (0214)     reti
                                        (0215) 
                                        (0216)     org   64h                      ;Sleep Timer Interrupt Vector
                                        (0217)     // call	void_handler
0064: 7E       RETI                     (0218)     reti
0068: 71 10    OR    F,0x10             
                                        (0219)     ;---------------------------------------------------
                                        (0220)     ; Insert your custom code above this banner
                                        (0221)     ;---------------------------------------------------
                                        (0222)     ;@PSoC_BOOT_ISR_UserCode_END@
                                        (0223) 
                                        (0224) ;-----------------------------------------------------------------------------
                                        (0225) ;  Start of Execution.
                                        (0226) ;-----------------------------------------------------------------------------
                                        (0227) ;  The Supervisory ROM SWBootReset function has already completed the
                                        (0228) ;  calibrate1 process, loading trim values for 5 volt operation.
                                        (0229) ;
                                        (0230) 
                                        (0231) IF	(TOOLCHAIN & HITECH)
                                        (0232)  	AREA PD_startup(CODE, REL, CON)
                                        (0233) ELSE
                                        (0234)     org 68h
                                        (0235) ENDIF
                                        (0236) __Start:
                                        (0237) 
                                        (0238)     ; initialize SMP values for voltage stabilization, if required,
                                        (0239)     ; leaving power-on reset (POR) level at the default (low) level, at
                                        (0240)     ; least for now. 
                                        (0241)     ;
                                        (0242)     M8C_SetBank1
006A: 62 FA 00 MOV   REG[0xFA],0x0      (0243)     mov reg[0FAh], 0				;Reset flash location
006D: 62 E3 87 MOV   REG[0xE3],0x87     (0244)     mov   reg[VLT_CR], SWITCH_MODE_PUMP_JUST | LVD_TBEN_JUST | TRIP_VOLTAGE_JUST
0070: 70 EF    AND   F,0xEF             
                                        (0245)     M8C_SetBank0
                                        (0246) 
                                        (0247)     ; %53%20%46%46% Apply Erratum 001-05137 workaround
0072: 50 20    MOV   A,0x20             (0248)     mov   A, 20h
0074: 28       ROMX                     (0249)     romx
0075: 50 40    MOV   A,0x40             (0250)     mov   A, 40h
0077: 28       ROMX                     (0251)     romx
0078: 50 60    MOV   A,0x60             (0252)     mov   A, 60h
007A: 28       ROMX                     (0253)     romx
007B: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0254)     ; %45%20%46%46% End workaround
                                        (0255) 
                                        (0256) M8C_ClearWDTAndSleep			   ; Clear WDT before enabling it.
                                        (0257) IF ( WATCHDOG_ENABLE )             ; WDT selected in Global Params
                                        (0258)     M8C_EnableWatchDog
                                        (0259) ENDIF
                                        (0260) 
                                        (0261) IF ( SELECT_32K )
                                        (0262)     or   reg[CPU_SCR1],  CPU_SCR1_ECO_ALLOWED  ; ECO will be used in this project
                                        (0263) ELSE
007E: 41 FE FB AND   REG[0xFE],0xFB     (0264)     and  reg[CPU_SCR1], ~CPU_SCR1_ECO_ALLOWED  ; Prevent ECO from being enabled
                                        (0265) ENDIF
                                        (0266) 
                                        (0267)     ;---------------------------
                                        (0268)     ; Set up the Temporary stack
                                        (0269)     ;---------------------------
                                        (0270)     ; A temporary stack is set up for the SSC instructions.
                                        (0271)     ; The real stack start will be assigned later.
                                        (0272)     ;
                                        (0273) _stack_start:          equ 80h
0081: 50 80    MOV   A,0x80             (0274)     mov   A, _stack_start          ; Set top of stack to end of used RAM
0083: 4E       SWAP  SP,A               (0275)     swap  SP, A                    ; This is only temporary if going to LMM
0084: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0276) 
                                        (0277)     ;-----------------------------------------------
                                        (0278)     ; Set Power-related Trim & the AGND Bypass bit.
                                        (0279)     ;-----------------------------------------------
                                        (0280) M8C_ClearWDTAndSleep ; Clear WDT before enabling it.
                                        (0281) 
                                        (0282) IF ( POWER_SETTING & POWER_SET_5V0)            ; *** 5.0 Volt operation   ***
                                        (0283)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0284)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0285)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_5V_6MHZ, 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0286)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0287)   IF ( AGND_BYPASS )
                                        (0288)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0289)     ; The 5V trim has already been set, but we need to update the AGNDBYP
                                        (0290)     ; bit in the write-only BDG_TR register. Recalculate the register
                                        (0291)     ; value using the proper trim values.
                                        (0292)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0293)     M8SSC_SetTableVoltageTrim 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0294)   ENDIF
                                        (0295)  ENDIF
                                        (0296) ENDIF ; 5.0 V Operation
                                        (0297) 
                                        (0298) IF ( POWER_SETTING & POWER_SET_3V3)            ; *** 3.3 Volt operation   ***
                                        (0299)  IF ( POWER_SETTING & POWER_SET_SLOW_IMO)      ; *** 6MHZ Main Oscillator ***
                                        (0300)     or  reg[CPU_SCR1], CPU_SCR1_SLIMO
                                        (0301)     M8SSC_Set2TableTrims 2, SSCTBL2_TRIM_IMO_3V_6MHZ, 1, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0302)  ELSE                                          ; *** 12MHZ Main Oscillator ***
                                        (0303)     M8SSC_SetTableTrims  1, SSCTBL1_TRIM_IMO_3V_24MHZ, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0304)  ENDIF
                                        (0305) ENDIF ; 3.3 Volt Operation
                                        (0306) 
0087: 55 F8 00 MOV   [MyI2C_Servos+202],0x0(0307)     mov  [bSSC_KEY1],  0           ; Lock out Flash and Supervisiory operations
008A: 55 F9 00 MOV   [MyI2C_Servos+203],0x0(0308)     mov  [bSSC_KEYSP], 0
008D: 71 10    OR    F,0x10             
                                        (0309) 
                                        (0310)     ;---------------------------------------
                                        (0311)     ; Initialize Crystal Oscillator and PLL
                                        (0312)     ;---------------------------------------
                                        (0313) 
                                        (0314) IF ( SELECT_32K & WAIT_FOR_32K )
                                        (0315)     ; If the user has requested the External Crystal Oscillator (ECO) then turn it
                                        (0316)     ; on and wait for it to stabilize and the system to switch over to it. The PLL
                                        (0317)     ; is left off. Set the SleepTimer period is set to 1 sec to time the wait for
                                        (0318)     ; the ECO to stabilize.
                                        (0319)     ;
                                        (0320)     M8C_SetBank1
                                        (0321)     mov   reg[OSC_CR0], (SELECT_32K_JUST | OSC_CR0_SLEEP_1Hz | OSC_CR0_CPU_12MHz)
                                        (0322)     M8C_SetBank0
                                        (0323)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get a full second
                                        (0324)     or    reg[INT_MSK0], INT_MSK0_SLEEP   ; Enable latching of SleepTimer interrupt
                                        (0325)     mov   reg[INT_VC],   0                ; Clear all pending interrupts
                                        (0326) .WaitFor1s:
                                        (0327)     tst   reg[INT_CLR0], INT_MSK0_SLEEP   ; Test the SleepTimer Interrupt Status
                                        (0328)     jz   .WaitFor1s                       ; Interrupt will latch but will not dispatch
                                        (0329)                                           ;   since interrupts are not globally enabled
                                        (0330) ELSE ; !( SELECT_32K & WAIT_FOR_32K )
                                        (0331)     ; Either no ECO, or waiting for stable clock is to be done in main
                                        (0332)     M8C_SetBank1
008F: 62 E0 02 MOV   REG[0xE0],0x2      (0333)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | OSC_CR0_CPU_12MHz)
0092: 70 EF    AND   F,0xEF             
0094: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0334)     M8C_SetBank0
                                        (0335)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                        (0336) 
                                        (0337) ENDIF ;( SELECT_32K & WAIT_FOR_32K )
                                        (0338) 
                                        (0339) IF ( PLL_MODE )
                                        (0340)     ; Crystal is now fully operational (assuming WAIT_FOR_32K was enabled).
                                        (0341)     ; Now start up PLL if selected, and wait 16 msec for it to stabilize.
                                        (0342)     ;
                                        (0343)     M8C_SetBank1
                                        (0344)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_3MHz)
                                        (0345)     M8C_SetBank0
                                        (0346)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get full period
                                        (0347)     mov   reg[INT_VC], 0                  ; Clear all pending interrupts
                                        (0348) 
                                        (0349) .WaitFor16ms:
                                        (0350)     tst   reg[INT_CLR0],INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0351)     jz   .WaitFor16ms
                                        (0352)     M8C_SetBank1                          ; continue boot at CPU Speed of SYSCLK/2
                                        (0353)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_12MHz)
                                        (0354)     M8C_SetBank0
                                        (0355) 
                                        (0356) IF      ( WAIT_FOR_32K )
                                        (0357) ELSE ; !( WAIT_FOR_32K )
                                        (0358)     ; Option settings (PLL-Yes, ECO-No) are incompatible - force a syntax error
                                        (0359)     ERROR_PSoC Disabling WAIT_FOR_32K requires that the PLL_Lock must be enabled in user code.
                                        (0360) ENDIF ;(WAIT_FOR_32K)
                                        (0361) ENDIF ;(PLL_MODE)
                                        (0362) 
                                        (0363) 	;-------------------------------------------------------
                                        (0364)     ; Initialize Proper Drive Mode for External Clock Pin
                                        (0365)     ;-------------------------------------------------------
                                        (0366) 
                                        (0367)     ; Change EXTCLK pin from Hi-Z Analog (110b) drive mode to Hi-Z (010b) drive mode
                                        (0368) 
                                        (0369) IF (SYSCLK_SOURCE)
                                        (0370)     and reg[PRT1DM2],  ~0x10        ; Clear bit 4 of EXTCLK pin's DM2 register 
                                        (0371) ENDIF
                                        (0372)     ; EXTCLK pin is now in proper drive mode to input the external clock signal
                                        (0373) 
                                        (0374)     ;------------------------
                                        (0375)     ; Close CT leakage path.
                                        (0376)     ;------------------------
0097: 62 71 05 MOV   REG[0x71],0x5      (0377)     mov   reg[ACB00CR0], 05h
009A: 62 75 05 MOV   REG[0x75],0x5      (0378)     mov   reg[ACB01CR0], 05h
009D: 62 79 05 MOV   REG[0x79],0x5      (0379)     mov   reg[ACB02CR0], 05h
00A0: 62 7D 05 MOV   REG[0x7D],0x5      (0380)     mov   reg[ACB03CR0], 05h
00A3: 62 D1 07 MOV   REG[0xD1],0x7      
                                        (0381) 
                                        (0382) 
                                        (0383) IF	(TOOLCHAIN & HITECH)
                                        (0384)     ;---------------------------------------------
                                        (0385)     ; HI-TECH initialization: Enter the Large Memory Model, if applicable
                                        (0386)     ;---------------------------------------------
                                        (0387) 	global		__Lstackps
                                        (0388) 	mov     a,low __Lstackps
                                        (0389) 	swap    a,sp
                                        (0390) 
                                        (0391) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0392)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
                                        (0393)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0394)     RAM_SETPAGE_CUR 0
                                        (0395)     RAM_SETPAGE_MVW 0
                                        (0396)     RAM_SETPAGE_MVR 0
                                        (0397)     IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
                                        (0398)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0399)     ELSE
                                        (0400)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0401)     ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0402) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0403) ELSE
                                        (0404)     ;---------------------------------------------
                                        (0405)     ; ImageCraft Enter the Large Memory Model, if applicable
                                        (0406)     ;---------------------------------------------
                                        (0407) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0408)     RAM_SETPAGE_STK SYSTEM_STACK_PAGE      ; relocate stack page ...
00A6: 50 00    MOV   A,0x0              (0409)     mov   A, SYSTEM_STACK_BASE_ADDR        ;   and offset, if any
00A8: 4E       SWAP  SP,A               (0410)     swap  A, SP
00A9: 62 D3 07 MOV   REG[0xD3],0x7      
00AC: 62 D0 00 MOV   REG[0xD0],0x0      
00AF: 62 D5 00 MOV   REG[0xD5],0x0      
00B2: 62 D4 00 MOV   REG[0xD4],0x0      
                                        (0411)     RAM_SETPAGE_IDX2STK            ; initialize other page pointers
                                        (0412)     RAM_SETPAGE_CUR 0
                                        (0413)     RAM_SETPAGE_MVW 0
                                        (0414)     RAM_SETPAGE_MVR 0
                                        (0415) 
                                        (0416)   IF ( SYSTEM_IDXPG_TRACKS_STK_PP ); Now enable paging:
00B5: 71 C0    OR    F,0xC0             (0417)     or    F, FLAG_PGMODE_11b       ; LMM w/ IndexPage<==>StackPage
                                        (0418)   ELSE
                                        (0419)     or    F, FLAG_PGMODE_10b       ; LMM w/ independent IndexPage
                                        (0420)   ENDIF ;  SYSTEM_IDXPG_TRACKS_STK_PP
                                        (0421) ELSE
                                        (0422)     mov   A, __ramareas_end        ; Set top of stack to end of used RAM
                                        (0423)     swap  SP, A
                                        (0424) ENDIF ;  SYSTEM_LARGE_MEMORY_MODEL
                                        (0425) ENDIF ;	TOOLCHAIN
                                        (0426) 
                                        (0427)     ;@PSoC_BOOT_LOADCFG_UserCode_START@
                                        (0428)     ;---------------------------------------------------
                                        (0429)     ; Insert your custom code below this banner
                                        (0430)     ;---------------------------------------------------
                                        (0431) 
                                        (0432)     ;---------------------------------------------------
                                        (0433)     ; Insert your custom code above this banner
                                        (0434)     ;---------------------------------------------------
                                        (0435)     ;@PSoC_BOOT_LOADCFG_UserCode_END@ 
                                        (0436) 
                                        (0437)     ;-------------------------
                                        (0438)     ; Load Base Configuration
                                        (0439)     ;-------------------------
                                        (0440)     ; Load global parameter settings and load the user modules in the
                                        (0441)     ; base configuration. Exceptions: (1) Leave CPU Speed fast as possible
                                        (0442)     ; to minimize start up time; (2) We may still need to play with the
                                        (0443)     ; Sleep Timer.
                                        (0444)     ;
00B7: 7C 05 70 LCALL 0x0570             (0445)     lcall LoadConfigInit
                                        (0446) 
                                        (0447)     ;-----------------------------------
                                        (0448)     ; Initialize C Run-Time Environment
                                        (0449)     ;-----------------------------------
                                        (0450) IF ( C_LANGUAGE_SUPPORT )
                                        (0451) IF ( SYSTEM_SMALL_MEMORY_MODEL )
                                        (0452)     mov  A,0                           ; clear the 'bss' segment to zero
                                        (0453)     mov  [__r0],<__bss_start
                                        (0454) BssLoop:
                                        (0455)     cmp  [__r0],<__bss_end
                                        (0456)     jz   BssDone
                                        (0457)     mvi  [__r0],A
                                        (0458)     jmp  BssLoop
                                        (0459) BssDone:
                                        (0460)     mov  A,>__idata_start              ; copy idata to data segment
                                        (0461)     mov  X,<__idata_start
                                        (0462)     mov  [__r0],<__data_start
                                        (0463) IDataLoop:
                                        (0464)     cmp  [__r0],<__data_end
                                        (0465)     jz   C_RTE_Done
                                        (0466)     push A
                                        (0467)     romx
                                        (0468)     mvi  [__r0],A
                                        (0469)     pop  A
                                        (0470)     inc  X
                                        (0471)     adc  A,0
                                        (0472)     jmp  IDataLoop
                                        (0473) 
                                        (0474) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0475) 
                                        (0476) IF ( SYSTEM_LARGE_MEMORY_MODEL )
00BA: 62 D0 00 MOV   REG[0xD0],0x0      (0477)     mov   reg[CUR_PP], >__r0           ; force direct addr mode instructions
                                        (0478)                                        ; to use the Virtual Register page.
                                        (0479) 
                                        (0480)     ; Dereference the constant (flash) pointer pXIData to access the start
                                        (0481)     ; of the extended idata area, "xidata." Xidata follows the end of the
                                        (0482)     ; text segment and may have been relocated by the Code Compressor.
                                        (0483)     ;
00BD: 50 04    MOV   A,0x4              (0484)     mov   A, >__pXIData                ; Get the address of the flash
00BF: 57 67    MOV   X,0x67             (0485)     mov   X, <__pXIData                ;   pointer to the xidata area.
00C1: 08       PUSH  A                  (0486)     push  A
00C2: 28       ROMX                     (0487)     romx                               ; get the MSB of xidata's address
00C3: 53 2D    MOV   [__r0],A           (0488)     mov   [__r0], A
00C5: 18       POP   A                  (0489)     pop   A
00C6: 75       INC   X                  (0490)     inc   X
00C7: 09 00    ADC   A,0x0              (0491)     adc   A, 0
00C9: 28       ROMX                     (0492)     romx                               ; get the LSB of xidata's address
00CA: 4B       SWAP  A,X                (0493)     swap  A, X
00CB: 51 2D    MOV   A,[__r0]           (0494)     mov   A, [__r0]                    ; pXIData (in [A,X]) points to the
                                        (0495)                                        ;   XIData structure list in flash
00CD: 80 04    JMP   0x00D2             (0496)     jmp   .AccessStruct
                                        (0497) 
                                        (0498)     ; Unpack one element in the xidata "structure list" that specifies the
                                        (0499)     ; values of C variables. Each structure contains 3 member elements.
                                        (0500)     ; The first is a pointer to a contiguous block of RAM to be initial-
                                        (0501)     ; ized. Blocks are always 255 bytes or less in length and never cross
                                        (0502)     ; RAM page boundaries. The list terminates when the MSB of the pointer
                                        (0503)     ; contains 0xFF. There are two formats for the struct depending on the
                                        (0504)     ; value in the second member element, an unsigned byte:
                                        (0505)     ; (1) If the value of the second element is non-zero, it represents
                                        (0506)     ; the 'size' of the block of RAM to be initialized. In this case, the
                                        (0507)     ; third member of the struct is an array of bytes of length 'size' and
                                        (0508)     ; the bytes are copied to the block of RAM.
                                        (0509)     ; (2) If the value of the second element is zero, the block of RAM is
                                        (0510)     ; to be cleared to zero. In this case, the third member of the struct
                                        (0511)     ; is an unsigned byte containing the number of bytes to clear.
                                        (0512) 
                                        (0513) .AccessNextStructLoop:
00CF: 75       INC   X                  (0514)     inc   X                            ; pXIData++
00D0: 09 00    ADC   A,0x0              (0515)     adc   A, 0
00D2: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0516) .AccessStruct:                         ; Entry point for first block
                                        (0517)     ;
                                        (0518)     ; Assert: pXIData in [A,X] points to the beginning of an XIData struct.
                                        (0519)     ;
                                        (0520)     M8C_ClearWDT                       ; Clear the watchdog for long inits
00D5: 08       PUSH  A                  (0521)     push  A
00D6: 28       ROMX                     (0522)     romx                               ; MSB of RAM addr (CPU.A <- *pXIData)
00D7: 60 D5    MOV   REG[0xD5],A        (0523)     mov   reg[MVW_PP], A               ;   for use with MVI write operations
00D9: 74       INC   A                  (0524)     inc   A                            ; End of Struct List? (MSB==0xFF?)
00DA: A0 4B    JZ    0x0126             (0525)     jz    .C_RTE_WrapUp                ;   Yes, C runtime environment complete
00DC: 18       POP   A                  (0526)     pop   A                            ; restore pXIData to [A,X]
00DD: 75       INC   X                  (0527)     inc   X                            ; pXIData++
00DE: 09 00    ADC   A,0x0              (0528)     adc   A, 0
00E0: 08       PUSH  A                  (0529)     push  A
00E1: 28       ROMX                     (0530)     romx                               ; LSB of RAM addr (CPU.A <- *pXIData)
00E2: 53 2D    MOV   [__r0],A           (0531)     mov   [__r0], A                    ; RAM Addr now in [reg[MVW_PP],[__r0]]
00E4: 18       POP   A                  (0532)     pop   A                            ; restore pXIData to [A,X]
00E5: 75       INC   X                  (0533)     inc   X                            ; pXIData++ (point to size)
00E6: 09 00    ADC   A,0x0              (0534)     adc   A, 0
00E8: 08       PUSH  A                  (0535)     push  A
00E9: 28       ROMX                     (0536)     romx                               ; Get the size (CPU.A <- *pXIData)
00EA: A0 1C    JZ    0x0107             (0537)     jz    .ClearRAMBlockToZero         ; If Size==0, then go clear RAM
00EC: 53 2C    MOV   [__r1],A           (0538)     mov   [__r1], A                    ;             else downcount in __r1
00EE: 18       POP   A                  (0539)     pop   A                            ; restore pXIData to [A,X]
                                        (0540) 
                                        (0541) .CopyNextByteLoop:
                                        (0542)     ; For each byte in the structure's array member, copy from flash to RAM.
                                        (0543)     ; Assert: pXIData in [A,X] points to previous byte of flash source;
                                        (0544)     ;         [reg[MVW_PP],[__r0]] points to next RAM destination;
                                        (0545)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0546)     ;
00EF: 75       INC   X                  (0547)     inc   X                            ; pXIData++ (point to next data byte)
00F0: 09 00    ADC   A,0x0              (0548)     adc   A, 0
00F2: 08       PUSH  A                  (0549)     push  A
00F3: 28       ROMX                     (0550)     romx                               ; Get the data value (CPU.A <- *pXIData)
00F4: 3F 2D    MVI   [__r0],A           (0551)     mvi   [__r0], A                    ; Transfer the data to RAM
00F6: 47 2D FF TST   [__r0],0xFF        (0552)     tst   [__r0], 0xff                 ; Check for page crossing
00F9: B0 06    JNZ   0x0100             (0553)     jnz   .CopyLoopTail                ;   No crossing, keep going
00FB: 5D D5    MOV   A,REG[0xD5]        (0554)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
00FD: 74       INC   A                  (0555)     inc   A
00FE: 60 D5    MOV   REG[0xD5],A        (0556)     mov   reg[ MVW_PP], A
                                        (0557) .CopyLoopTail:
0100: 18       POP   A                  (0558)     pop   A                            ; restore pXIData to [A,X]
0101: 7A 2C    DEC   [__r1]             (0559)     dec   [__r1]                       ; End of this array in flash?
0103: BF EB    JNZ   0x00EF             (0560)     jnz   .CopyNextByteLoop            ;   No,  more bytes to copy
0105: 8F C9    JMP   0x00CF             (0561)     jmp   .AccessNextStructLoop        ;   Yes, initialize another RAM block
                                        (0562) 
                                        (0563) .ClearRAMBlockToZero:
0107: 18       POP   A                  (0564)     pop   A                            ; restore pXIData to [A,X]
0108: 75       INC   X                  (0565)     inc   X                            ; pXIData++ (point to next data byte)
0109: 09 00    ADC   A,0x0              (0566)     adc   A, 0
010B: 08       PUSH  A                  (0567)     push  A
010C: 28       ROMX                     (0568)     romx                               ; Get the run length (CPU.A <- *pXIData)
010D: 53 2C    MOV   [__r1],A           (0569)     mov   [__r1], A                    ; Initialize downcounter
010F: 50 00    MOV   A,0x0              (0570)     mov   A, 0                         ; Initialize source data
                                        (0571) 
                                        (0572) .ClearRAMBlockLoop:
                                        (0573)     ; Assert: [reg[MVW_PP],[__r0]] points to next RAM destination and
                                        (0574)     ;         __r1 holds a non-zero count of the number of bytes remaining.
                                        (0575)     ;
0111: 3F 2D    MVI   [__r0],A           (0576)     mvi   [__r0], A                    ; Clear a byte
0113: 47 2D FF TST   [__r0],0xFF        (0577)     tst   [__r0], 0xff                 ; Check for page crossing
0116: B0 08    JNZ   0x011F             (0578)     jnz   .ClearLoopTail               ;   No crossing, keep going
0118: 5D D5    MOV   A,REG[0xD5]        (0579)     mov   A, reg[ MVW_PP]              ;   If crossing, bump MVW page reg
011A: 74       INC   A                  (0580)     inc   A
011B: 60 D5    MOV   REG[0xD5],A        (0581)     mov   reg[ MVW_PP], A
011D: 50 00    MOV   A,0x0              (0582)     mov   A, 0                         ; Restore the zero used for clearing
                                        (0583) .ClearLoopTail:
011F: 7A 2C    DEC   [__r1]             (0584)     dec   [__r1]                       ; Was this the last byte?
0121: BF EF    JNZ   0x0111             (0585)     jnz   .ClearRAMBlockLoop           ;   No,  continue
0123: 18       POP   A                  (0586)     pop   A                            ;   Yes, restore pXIData to [A,X] and
0124: 8F AA    JMP   0x00CF             (0587)     jmp   .AccessNextStructLoop        ;        initialize another RAM block
                                        (0588) 
                                        (0589) .C_RTE_WrapUp:
0126: 18       POP   A                  (0590)     pop   A                            ; balance stack
0127: 71 10    OR    F,0x10             
0129: 70 EF    AND   F,0xEF             
                                        (0591) 
                                        (0592) ENDIF ; SYSTEM_LARGE_MEMORY_MODEL
                                        (0593) 
                                        (0594) C_RTE_Done:
                                        (0595) 
                                        (0596) ENDIF ; C_LANGUAGE_SUPPORT
                                        (0597) 
                                        (0598)     ;-------------------------------
                                        (0599)     ; Voltage Stabilization for SMP
                                        (0600)     ;-------------------------------
                                        (0601) 
                                        (0602) IF ( POWER_SETTING & POWER_SET_5V0)    ; 5.0V Operation
                                        (0603) IF ( SWITCH_MODE_PUMP ^ 1 )            ; SMP is operational
                                        (0604)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0605)     ; When using the SMP at 5V, we must wait for Vdd to slew from 3.1V to
                                        (0606)     ; 5V before enabling the Precision Power-On Reset (PPOR).
                                        (0607)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0608)     or   reg[INT_MSK0],INT_MSK0_SLEEP
                                        (0609)     M8C_SetBank1
                                        (0610)     and   reg[OSC_CR0], ~OSC_CR0_SLEEP
                                        (0611)     or    reg[OSC_CR0],  OSC_CR0_SLEEP_512Hz
                                        (0612)     M8C_SetBank0
                                        (0613)     M8C_ClearWDTAndSleep                   ; Restart the sleep timer
                                        (0614)     mov   reg[INT_VC], 0                   ; Clear all pending interrupts
                                        (0615) .WaitFor2ms:
                                        (0616)     tst   reg[INT_CLR0], INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0617)     jz   .WaitFor2ms                       ; Branch fails when 2 msec has passed
                                        (0618) ENDIF ; SMP is operational
                                        (0619) ENDIF ; 5.0V Operation
                                        (0620) 
                                        (0621)     ;-------------------------------
                                        (0622)     ; Set Power-On Reset (POR) Level
                                        (0623)     ;-------------------------------
                                        (0624)     ;  The writes to the VLT_CR register below include setting the POR to VLT_CR_POR_HIGH, 
                                        (0625)     ;  VLT_CR_POR_MID or VLT_CR_POR_LOW. Correctly setting this value is critical to the proper 
                                        (0626)     ;  operation of the PSoC. The POR protects the M8C from mis-executing when Vdd falls low. 
                                        (0627)     ;  These values should not be changed from the settings here. See Section "POR and LVD" of 
                                        (0628)     ;  Technical Reference Manual #001-14463 for more information.
                                        (0629) 
                                        (0630)     M8C_SetBank1
                                        (0631) 
                                        (0632) IF (POWER_SETTING & POWER_SET_5V0)          ; 5.0V Operation?
                                        (0633)  IF (POWER_SETTING & POWER_SET_SLOW_IMO)    ; and Slow Mode?
                                        (0634)  ELSE                                       ;    No, fast mode
                                        (0635)   IF ( CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz ) ;    As fast as 24MHz?
                                        (0636)                                             ;       no, set midpoint POR in user code, if desired
                                        (0637)   ELSE ; 24HMz                              ;
                                        (0638)     or    reg[VLT_CR],  VLT_CR_POR_HIGH     ;      yes, highest POR trip point required
                                        (0639)   ENDIF ; 24MHz
                                        (0640)  ENDIF ; Slow Mode
                                        (0641) ENDIF ; 5.0V Operation
                                        (0642) 
                                        (0643)     M8C_SetBank0
                                        (0644) 
                                        (0645)     ;----------------------------
                                        (0646)     ; Wrap up and invoke "main"
                                        (0647)     ;----------------------------
                                        (0648) 
                                        (0649)     ; Disable the Sleep interrupt that was used for timing above.  In fact,
                                        (0650)     ; no interrupts should be enabled now, so may as well clear the register.
                                        (0651)     ;
012B: 62 E0 00 MOV   REG[0xE0],0x0      (0652)     mov  reg[INT_MSK0],0
012E: 71 10    OR    F,0x10             
                                        (0653) 
                                        (0654)     ; Everything has started OK. Now select requested CPU & sleep frequency.
                                        (0655)     ; And put decimator in full mode so it does not consume too much current.
                                        (0656)     ;
                                        (0657)     M8C_SetBank1
0130: 62 E0 00 MOV   REG[0xE0],0x0      (0658)     mov  reg[OSC_CR0],(SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | CPU_CLOCK_JUST)
0133: 43 E7 80 OR    REG[0xE7],0x80     (0659)     or   reg[DEC_CR2],80h                    ; Put decimator in full mode
0136: 70 EF    AND   F,0xEF             
                                        (0660)     M8C_SetBank0
                                        (0661) 
                                        (0662)     ; Global Interrupt are NOT enabled, this should be done in main().
                                        (0663)     ; LVD is set but will not occur unless Global Interrupts are enabled.
                                        (0664)     ; Global Interrupts should be enabled as soon as possible in main().
                                        (0665)     ;
0138: 62 E2 00 MOV   REG[0xE2],0x0      (0666)     mov  reg[INT_VC],0             ; Clear any pending interrupts which may
                                        (0667)                                    ; have been set during the boot process.
                                        (0668) IF	(TOOLCHAIN & HITECH)
                                        (0669) 	ljmp  startup                  ; Jump to C compiler startup code
                                        (0670) ELSE
                                        (0671) IF ENABLE_LJMP_TO_MAIN
                                        (0672)     ljmp  _main                    ; goto main (no return)
                                        (0673) ELSE
013B: 7C 09 6B LCALL _main              (0674)     lcall _main                    ; call main
                                        (0675) .Exit:
013E: 8F FF    JMP   0x013E             (0676)     jmp  .Exit                     ; Wait here after return till power-off or reset
                                        (0677) ENDIF
                                        (0678) ENDIF ; TOOLCHAIN
                                        (0679) 
                                        (0680)     ;---------------------------------
                                        (0681)     ; Library Access to Global Parms
                                        (0682)     ;---------------------------------
                                        (0683)     ;
                                        (0684)  bGetPowerSetting:
                                        (0685) _bGetPowerSetting:
                                        (0686)     ; Returns value of POWER_SETTING in the A register.
                                        (0687)     ; No inputs. No Side Effects.
                                        (0688)     ;
0140: 50 10    MOV   A,0x10             (0689)     mov   A, POWER_SETTING
0142: 7F       RET                      (0690)     ret
                                        (0691) 
                                        (0692) IF	(TOOLCHAIN & HITECH)
                                        (0693) ELSE
                                        (0694)     ;---------------------------------
                                        (0695)     ; Order Critical RAM & ROM AREAs
                                        (0696)     ;---------------------------------
                                        (0697)     ;  'TOP' is all that has been defined so far...
                                        (0698) 
                                        (0699)     ;  ROM AREAs for C CONST, static & global items
                                        (0700)     ;
                                        (0701)     AREA lit               (ROM, REL, CON, LIT)   ; 'const' definitions
                                        (0702)     AREA idata             (ROM, REL, CON, LIT)   ; Constants for initializing RAM
                                        (0703) __idata_start:
                                        (0704) 
                                        (0705)     AREA func_lit          (ROM, REL, CON, proclab)   ; Function Pointers
                                        (0706) __func_lit_start:
                                        (0707) 
                                        (0708) IF ( SYSTEM_LARGE_MEMORY_MODEL )
                                        (0709)     ; We use the func_lit area to store a pointer to extended initialized
                                        (0710)     ; data (xidata) area that follows the text area. Func_lit isn't
                                        (0711)     ; relocated by the code compressor, but the text area may shrink and
                                        (0712)     ; that moves xidata around.
                                        (0713)     ;
                                        (0714) __pXIData:         word __text_end           ; ptr to extended idata
                                        (0715) ENDIF
                                        (0716) 
                                        (0717)     AREA psoc_config       (ROM, REL, CON)   ; Configuration Load & Unload
                                        (0718)     AREA UserModules       (ROM, REL, CON)   ; User Module APIs
                                        (0719) 
                                        (0720)     ; CODE segment for general use
                                        (0721)     ;
                                        (0722)     AREA text (ROM, REL, CON)
                                        (0723) __text_start:
                                        (0724) 
                                        (0725)     ; RAM area usage
                                        (0726)     ;
                                        (0727)     AREA data              (RAM, REL, CON)   ; initialized RAM
                                        (0728) __data_start:
                                        (0729) 
                                        (0730)     AREA virtual_registers (RAM, REL, CON)   ; Temp vars of C compiler
                                        (0731)     AREA InterruptRAM      (RAM, REL, CON)   ; Interrupts, on Page 0
                                        (0732)     AREA bss               (RAM, REL, CON)   ; general use
                                        (0733) __bss_start:
                                        (0734) 
                                        (0735) ENDIF ; TOOLCHAIN
                                        (0736) 
                                        (0737) ; end of file boot.asm
FILE: lib\psocconfigtbl.asm             (0001) ;  Generated by PSoC Designer 5.4.2946
046B: 70 EF    AND   F,0xEF             (0002) ;
                                        (0003) ; =============================================================================
                                        (0004) ; FILENAME: PSoCConfigTBL.asm
                                        (0005) ;  
                                        (0006) ; Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0007) ;  
                                        (0008) ; NOTES:
                                        (0009) ; Do not modify this file. It is generated by PSoC Designer each time the
                                        (0010) ; generate application function is run. The values of the parameters in this
                                        (0011) ; file can be modified by changing the values of the global parameters in the
                                        (0012) ; device editor.
                                        (0013) ;  
                                        (0014) ; =============================================================================
                                        (0015)  
                                        (0016) include "m8c.inc"
                                        (0017) ;  Personalization tables 
                                        (0018) export LoadConfigTBL_servo_module_Bank1
                                        (0019) export LoadConfigTBL_servo_module_Bank0
                                        (0020) export LoadConfigTBL_servo_module_Ordered
                                        (0021) AREA lit(rom, rel)
                                        (0022) LoadConfigTBL_servo_module_Bank0:
                                        (0023) ;  Instance name EzI2Cs_1, User Module EzI2Cs
                                        (0024) ;  Instance name LCD_1, User Module LCD
                                        (0025) ;  Instance name MBM_1, User Module MBM
                                        (0026) ;  Instance name PWM16_1, User Module PWM16
                                        (0027) ;       Instance name PWM16_1, Block Name PWM16_LSB(DBB00)
                                        (0028) 	db		23h, 00h		;PWM16_1_CONTROL_LSB_REG(DBB00CR0)
                                        (0029) 	db		21h, bfh		;PWM16_1_PERIOD_LSB_REG(DBB00DR1)
                                        (0030) 	db		22h, cah		;PWM16_1_COMPARE_LSB_REG(DBB00DR2)
                                        (0031) ;       Instance name PWM16_1, Block Name PWM16_MSB(DBB01)
                                        (0032) 	db		27h, 00h		;PWM16_1_CONTROL_MSB_REG(DBB01CR0)
                                        (0033) 	db		25h, 5dh		;PWM16_1_PERIOD_MSB_REG(DBB01DR1)
                                        (0034) 	db		26h, 08h		;PWM16_1_COMPARE_MSB_REG(DBB01DR2)
                                        (0035) ;  Instance name PWM16_2, User Module PWM16
                                        (0036) ;       Instance name PWM16_2, Block Name PWM16_LSB(DCB02)
                                        (0037) 	db		2bh, 00h		;PWM16_2_CONTROL_LSB_REG(DCB02CR0)
                                        (0038) 	db		29h, bfh		;PWM16_2_PERIOD_LSB_REG(DCB02DR1)
                                        (0039) 	db		2ah, dch		;PWM16_2_COMPARE_LSB_REG(DCB02DR2)
                                        (0040) ;       Instance name PWM16_2, Block Name PWM16_MSB(DCB03)
                                        (0041) 	db		2fh, 00h		;PWM16_2_CONTROL_MSB_REG(DCB03CR0)
                                        (0042) 	db		2dh, 5dh		;PWM16_2_PERIOD_MSB_REG(DCB03DR1)
                                        (0043) 	db		2eh, 05h		;PWM16_2_COMPARE_MSB_REG(DCB03DR2)
                                        (0044) ;  Instance name PWM16_3, User Module PWM16
                                        (0045) ;       Instance name PWM16_3, Block Name PWM16_LSB(DBB10)
                                        (0046) 	db		33h, 00h		;PWM16_3_CONTROL_LSB_REG(DBB10CR0)
                                        (0047) 	db		31h, bfh		;PWM16_3_PERIOD_LSB_REG(DBB10DR1)
                                        (0048) 	db		32h, 98h		;PWM16_3_COMPARE_LSB_REG(DBB10DR2)
                                        (0049) ;       Instance name PWM16_3, Block Name PWM16_MSB(DBB11)
                                        (0050) 	db		37h, 00h		;PWM16_3_CONTROL_MSB_REG(DBB11CR0)
                                        (0051) 	db		35h, 5dh		;PWM16_3_PERIOD_MSB_REG(DBB11DR1)
                                        (0052) 	db		36h, 08h		;PWM16_3_COMPARE_MSB_REG(DBB11DR2)
                                        (0053) ;  Instance name PWM16_4, User Module PWM16
                                        (0054) ;       Instance name PWM16_4, Block Name PWM16_LSB(DCB12)
                                        (0055) 	db		3bh, 00h		;PWM16_4_CONTROL_LSB_REG(DCB12CR0)
                                        (0056) 	db		39h, bfh		;PWM16_4_PERIOD_LSB_REG(DCB12DR1)
                                        (0057) 	db		3ah, afh		;PWM16_4_COMPARE_LSB_REG(DCB12DR2)
                                        (0058) ;       Instance name PWM16_4, Block Name PWM16_MSB(DCB13)
                                        (0059) 	db		3fh, 00h		;PWM16_4_CONTROL_MSB_REG(DCB13CR0)
                                        (0060) 	db		3dh, 5dh		;PWM16_4_PERIOD_MSB_REG(DCB13DR1)
                                        (0061) 	db		3eh, 04h		;PWM16_4_COMPARE_MSB_REG(DCB13DR2)
                                        (0062) ;  Instance name PWM16_5, User Module PWM16
                                        (0063) ;       Instance name PWM16_5, Block Name PWM16_LSB(DBB20)
                                        (0064) 	db		43h, 00h		;PWM16_5_CONTROL_LSB_REG(DBB20CR0)
                                        (0065) 	db		41h, bfh		;PWM16_5_PERIOD_LSB_REG(DBB20DR1)
                                        (0066) 	db		42h, afh		;PWM16_5_COMPARE_LSB_REG(DBB20DR2)
                                        (0067) ;       Instance name PWM16_5, Block Name PWM16_MSB(DBB21)
                                        (0068) 	db		47h, 00h		;PWM16_5_CONTROL_MSB_REG(DBB21CR0)
                                        (0069) 	db		45h, 5dh		;PWM16_5_PERIOD_MSB_REG(DBB21DR1)
                                        (0070) 	db		46h, 04h		;PWM16_5_COMPARE_MSB_REG(DBB21DR2)
                                        (0071) ;  Instance name PWM16_6, User Module PWM16
                                        (0072) ;       Instance name PWM16_6, Block Name PWM16_LSB(DCB22)
                                        (0073) 	db		4bh, 00h		;PWM16_6_CONTROL_LSB_REG(DCB22CR0)
                                        (0074) 	db		49h, bfh		;PWM16_6_PERIOD_LSB_REG(DCB22DR1)
                                        (0075) 	db		4ah, afh		;PWM16_6_COMPARE_LSB_REG(DCB22DR2)
                                        (0076) ;       Instance name PWM16_6, Block Name PWM16_MSB(DCB23)
                                        (0077) 	db		4fh, 00h		;PWM16_6_CONTROL_MSB_REG(DCB23CR0)
                                        (0078) 	db		4dh, 5dh		;PWM16_6_PERIOD_MSB_REG(DCB23DR1)
                                        (0079) 	db		4eh, 04h		;PWM16_6_COMPARE_MSB_REG(DCB23DR2)
                                        (0080) ;  Instance name PWM16_7, User Module PWM16
                                        (0081) ;       Instance name PWM16_7, Block Name PWM16_LSB(DBB30)
                                        (0082) 	db		53h, 00h		;PWM16_7_CONTROL_LSB_REG(DBB30CR0)
                                        (0083) 	db		51h, bfh		;PWM16_7_PERIOD_LSB_REG(DBB30DR1)
                                        (0084) 	db		52h, afh		;PWM16_7_COMPARE_LSB_REG(DBB30DR2)
                                        (0085) ;       Instance name PWM16_7, Block Name PWM16_MSB(DBB31)
                                        (0086) 	db		57h, 00h		;PWM16_7_CONTROL_MSB_REG(DBB31CR0)
                                        (0087) 	db		55h, 5dh		;PWM16_7_PERIOD_MSB_REG(DBB31DR1)
                                        (0088) 	db		56h, 04h		;PWM16_7_COMPARE_MSB_REG(DBB31DR2)
                                        (0089) ;  Instance name PWM16_8, User Module PWM16
                                        (0090) ;       Instance name PWM16_8, Block Name PWM16_LSB(DCB32)
                                        (0091) 	db		5bh, 00h		;PWM16_8_CONTROL_LSB_REG(DCB32CR0)
                                        (0092) 	db		59h, bfh		;PWM16_8_PERIOD_LSB_REG(DCB32DR1)
                                        (0093) 	db		5ah, afh		;PWM16_8_COMPARE_LSB_REG(DCB32DR2)
                                        (0094) ;       Instance name PWM16_8, Block Name PWM16_MSB(DCB33)
                                        (0095) 	db		5fh, 00h		;PWM16_8_CONTROL_MSB_REG(DCB33CR0)
                                        (0096) 	db		5dh, 5dh		;PWM16_8_PERIOD_MSB_REG(DCB33DR1)
                                        (0097) 	db		5eh, 04h		;PWM16_8_COMPARE_MSB_REG(DCB33DR2)
                                        (0098) ;  Instance name SHADOWREGS_1, User Module SHADOWREGS
                                        (0099) ;  Global Register values Bank 0
                                        (0100) 	db		60h, 28h		; AnalogColumnInputSelect register (AMX_IN)
                                        (0101) 	db		66h, 00h		; AnalogComparatorControl1 register (CMP_CR1)
                                        (0102) 	db		63h, 05h		; AnalogReferenceControl register (ARF_CR)
                                        (0103) 	db		65h, 00h		; AnalogSyncControl register (ASY_CR)
                                        (0104) 	db		e6h, 00h		; DecimatorControl_0 register (DEC_CR0)
                                        (0105) 	db		e7h, 00h		; DecimatorControl_1 register (DEC_CR1)
                                        (0106) 	db		d6h, 08h		; I2CConfig register (I2C_CFG)
                                        (0107) 	db		b0h, 00h		; Row_0_InputMux register (RDI0RI)
                                        (0108) 	db		b1h, 00h		; Row_0_InputSync register (RDI0SYN)
                                        (0109) 	db		b2h, 00h		; Row_0_LogicInputAMux register (RDI0IS)
                                        (0110) 	db		b3h, 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
                                        (0111) 	db		b4h, 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
                                        (0112) 	db		b5h, 44h		; Row_0_OutputDrive_0 register (RDI0SRO0)
                                        (0113) 	db		b6h, 00h		; Row_0_OutputDrive_1 register (RDI0SRO1)
                                        (0114) 	db		b8h, 55h		; Row_1_InputMux register (RDI1RI)
                                        (0115) 	db		b9h, 00h		; Row_1_InputSync register (RDI1SYN)
                                        (0116) 	db		bah, 10h		; Row_1_LogicInputAMux register (RDI1IS)
                                        (0117) 	db		bbh, 33h		; Row_1_LogicSelect_0 register (RDI1LT0)
                                        (0118) 	db		bch, 33h		; Row_1_LogicSelect_1 register (RDI1LT1)
                                        (0119) 	db		bdh, 00h		; Row_1_OutputDrive_0 register (RDI1SRO0)
                                        (0120) 	db		beh, 44h		; Row_1_OutputDrive_1 register (RDI1SRO1)
                                        (0121) 	db		c0h, 00h		; Row_2_InputMux register (RDI2RI)
                                        (0122) 	db		c1h, 00h		; Row_2_InputSync register (RDI2SYN)
                                        (0123) 	db		c2h, 20h		; Row_2_LogicInputAMux register (RDI2IS)
                                        (0124) 	db		c3h, 33h		; Row_2_LogicSelect_0 register (RDI2LT0)
                                        (0125) 	db		c4h, 33h		; Row_2_LogicSelect_1 register (RDI3LT1)
                                        (0126) 	db		c5h, 08h		; Row_2_OutputDrive_0 register (RDI2SRO0)
                                        (0127) 	db		c6h, 08h		; Row_2_OutputDrive_1 register (RDI2SRO1)
                                        (0128) 	db		c8h, 55h		; Row_3_InputMux register (RDI3RI)
                                        (0129) 	db		c9h, 00h		; Row_3_InputSync register (RDI3SYN)
                                        (0130) 	db		cah, 30h		; Row_3_LogicInputAMux register (RDI3IS)
                                        (0131) 	db		cbh, 33h		; Row_3_LogicSelect_0 register (RDI3LT0)
                                        (0132) 	db		cch, 33h		; Row_3_LogicSelect_1 register (RDI3LT1)
                                        (0133) 	db		cdh, 11h		; Row_3_OutputDrive_0 register (RDI3SRO0)
                                        (0134) 	db		ceh, 00h		; Row_3_OutputDrive_1 register (RDI3SRO1)
                                        (0135) 	db		6ch, 00h		; TMP_DR0 register (TMP_DR0)
                                        (0136) 	db		6dh, 00h		; TMP_DR1 register (TMP_DR1)
                                        (0137) 	db		6eh, 00h		; TMP_DR2 register (TMP_DR2)
                                        (0138) 	db		6fh, 00h		; TMP_DR3 register (TMP_DR3)
                                        (0139) 	db		ffh
                                        (0140) LoadConfigTBL_servo_module_Bank1:
                                        (0141) ;  Instance name EzI2Cs_1, User Module EzI2Cs
                                        (0142) ;  Instance name LCD_1, User Module LCD
                                        (0143) ;  Instance name MBM_1, User Module MBM
                                        (0144) ;  Instance name PWM16_1, User Module PWM16
                                        (0145) ;       Instance name PWM16_1, Block Name PWM16_LSB(DBB00)
                                        (0146) 	db		20h, 01h		;PWM16_1_FUNC_LSB_REG(DBB00FN)
                                        (0147) 	db		21h, 16h		;PWM16_1_INPUT_LSB_REG(DBB00IN)
                                        (0148) 	db		22h, 40h		;PWM16_1_OUTPUT_LSB_REG(DBB00OU)
                                        (0149) ;       Instance name PWM16_1, Block Name PWM16_MSB(DBB01)
                                        (0150) 	db		24h, 29h		;PWM16_1_FUNC_MSB_REG(DBB01FN)
                                        (0151) 	db		25h, 36h		;PWM16_1_INPUT_MSB_REG(DBB01IN)
                                        (0152) 	db		26h, 44h		;PWM16_1_OUTPUT_MSB_REG(DBB01OU)
                                        (0153) ;  Instance name PWM16_2, User Module PWM16
                                        (0154) ;       Instance name PWM16_2, Block Name PWM16_LSB(DCB02)
                                        (0155) 	db		28h, 01h		;PWM16_2_FUNC_LSB_REG(DCB02FN)
                                        (0156) 	db		29h, 16h		;PWM16_2_INPUT_LSB_REG(DCB02IN)
                                        (0157) 	db		2ah, 40h		;PWM16_2_OUTPUT_LSB_REG(DCB02OU)
                                        (0158) ;       Instance name PWM16_2, Block Name PWM16_MSB(DCB03)
                                        (0159) 	db		2ch, 29h		;PWM16_2_FUNC_MSB_REG(DCB03FN)
                                        (0160) 	db		2dh, 36h		;PWM16_2_INPUT_MSB_REG(DCB03IN)
                                        (0161) 	db		2eh, 45h		;PWM16_2_OUTPUT_MSB_REG(DCB03OU)
                                        (0162) ;  Instance name PWM16_3, User Module PWM16
                                        (0163) ;       Instance name PWM16_3, Block Name PWM16_LSB(DBB10)
                                        (0164) 	db		30h, 01h		;PWM16_3_FUNC_LSB_REG(DBB10FN)
                                        (0165) 	db		31h, 16h		;PWM16_3_INPUT_LSB_REG(DBB10IN)
                                        (0166) 	db		32h, 40h		;PWM16_3_OUTPUT_LSB_REG(DBB10OU)
                                        (0167) ;       Instance name PWM16_3, Block Name PWM16_MSB(DBB11)
                                        (0168) 	db		34h, 29h		;PWM16_3_FUNC_MSB_REG(DBB11FN)
                                        (0169) 	db		35h, 36h		;PWM16_3_INPUT_MSB_REG(DBB11IN)
                                        (0170) 	db		36h, 46h		;PWM16_3_OUTPUT_MSB_REG(DBB11OU)
                                        (0171) ;  Instance name PWM16_4, User Module PWM16
                                        (0172) ;       Instance name PWM16_4, Block Name PWM16_LSB(DCB12)
                                        (0173) 	db		38h, 01h		;PWM16_4_FUNC_LSB_REG(DCB12FN)
                                        (0174) 	db		39h, 16h		;PWM16_4_INPUT_LSB_REG(DCB12IN)
                                        (0175) 	db		3ah, 40h		;PWM16_4_OUTPUT_LSB_REG(DCB12OU)
                                        (0176) ;       Instance name PWM16_4, Block Name PWM16_MSB(DCB13)
                                        (0177) 	db		3ch, 29h		;PWM16_4_FUNC_MSB_REG(DCB13FN)
                                        (0178) 	db		3dh, 36h		;PWM16_4_INPUT_MSB_REG(DCB13IN)
                                        (0179) 	db		3eh, 47h		;PWM16_4_OUTPUT_MSB_REG(DCB13OU)
                                        (0180) ;  Instance name PWM16_5, User Module PWM16
                                        (0181) ;       Instance name PWM16_5, Block Name PWM16_LSB(DBB20)
                                        (0182) 	db		40h, 01h		;PWM16_5_FUNC_LSB_REG(DBB20FN)
                                        (0183) 	db		41h, 16h		;PWM16_5_INPUT_LSB_REG(DBA20IN)
                                        (0184) 	db		42h, 40h		;PWM16_5_OUTPUT_LSB_REG(DBA20OU)
                                        (0185) ;       Instance name PWM16_5, Block Name PWM16_MSB(DBB21)
                                        (0186) 	db		44h, 29h		;PWM16_5_FUNC_MSB_REG(DBB21FN)
                                        (0187) 	db		45h, 36h		;PWM16_5_INPUT_MSB_REG(DBB21IN)
                                        (0188) 	db		46h, 44h		;PWM16_5_OUTPUT_MSB_REG(DBB21OU)
                                        (0189) ;  Instance name PWM16_6, User Module PWM16
                                        (0190) ;       Instance name PWM16_6, Block Name PWM16_LSB(DCB22)
                                        (0191) 	db		48h, 01h		;PWM16_6_FUNC_LSB_REG(DCB22FN)
                                        (0192) 	db		49h, 16h		;PWM16_6_INPUT_LSB_REG(DCB22IN)
                                        (0193) 	db		4ah, 40h		;PWM16_6_OUTPUT_LSB_REG(DCB22OU)
                                        (0194) ;       Instance name PWM16_6, Block Name PWM16_MSB(DCB23)
                                        (0195) 	db		4ch, 29h		;PWM16_6_FUNC_MSB_REG(DCB23FN)
                                        (0196) 	db		4dh, 36h		;PWM16_6_INPUT_MSB_REG(DCB23IN)
                                        (0197) 	db		4eh, 46h		;PWM16_6_OUTPUT_MSB_REG(DCB23OU)
                                        (0198) ;  Instance name PWM16_7, User Module PWM16
                                        (0199) ;       Instance name PWM16_7, Block Name PWM16_LSB(DBB30)
                                        (0200) 	db		50h, 01h		;PWM16_7_FUNC_LSB_REG(DBB30FN)
                                        (0201) 	db		51h, 16h		;PWM16_7_INPUT_LSB_REG(DBB30IN)
                                        (0202) 	db		52h, 40h		;PWM16_7_OUTPUT_LSB_REG(DBB30OU)
                                        (0203) ;       Instance name PWM16_7, Block Name PWM16_MSB(DBB31)
                                        (0204) 	db		54h, 29h		;PWM16_7_FUNC_MSB_REG(DBB31FN)
                                        (0205) 	db		55h, 36h		;PWM16_7_INPUT_MSB_REG(DBB31IN)
                                        (0206) 	db		56h, 44h		;PWM16_7_OUTPUT_MSB_REG(DBB31OU)
                                        (0207) ;  Instance name PWM16_8, User Module PWM16
                                        (0208) ;       Instance name PWM16_8, Block Name PWM16_LSB(DCB32)
                                        (0209) 	db		58h, 01h		;PWM16_8_FUNC_LSB_REG(DCB32FN)
                                        (0210) 	db		59h, 16h		;PWM16_8_INPUT_LSB_REG(DCB32IN)
                                        (0211) 	db		5ah, 40h		;PWM16_8_OUTPUT_LSB_REG(DCB32OU)
                                        (0212) ;       Instance name PWM16_8, Block Name PWM16_MSB(DCB33)
                                        (0213) 	db		5ch, 29h		;PWM16_8_FUNC_MSB_REG(DCB33FN)
                                        (0214) 	db		5dh, 36h		;PWM16_8_INPUT_MSB_REG(DCB33IN)
                                        (0215) 	db		5eh, 45h		;PWM16_8_OUTPUT_MSB_REG(DCB33OU)
                                        (0216) ;  Instance name SHADOWREGS_1, User Module SHADOWREGS
                                        (0217) ;  Global Register values Bank 1
                                        (0218) 	db		61h, 00h		; AnalogClockSelect1 register (CLK_CR1)
                                        (0219) 	db		69h, 00h		; AnalogClockSelect2 register (CLK_CR2)
                                        (0220) 	db		60h, 00h		; AnalogColumnClockSelect register (CLK_CR0)
                                        (0221) 	db		62h, 00h		; AnalogIOControl_0 register (ABF_CR0)
                                        (0222) 	db		67h, 33h		; AnalogLUTControl0 register (ALT_CR0)
                                        (0223) 	db		68h, 33h		; AnalogLUTControl1 register (ALT_CR1)
                                        (0224) 	db		63h, 00h		; AnalogModulatorControl_0 register (AMD_CR0)
                                        (0225) 	db		66h, 00h		; AnalogModulatorControl_1 register (AMD_CR1)
                                        (0226) 	db		d1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
                                        (0227) 	db		d3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
                                        (0228) 	db		d0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
                                        (0229) 	db		d2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
                                        (0230) 	db		e1h, 91h		; OscillatorControl_1 register (OSC_CR1)
                                        (0231) 	db		e2h, 00h		; OscillatorControl_2 register (OSC_CR2)
                                        (0232) 	db		dfh, ffh		; OscillatorControl_3 register (OSC_CR3)
                                        (0233) 	db		deh, 02h		; OscillatorControl_4 register (OSC_CR4)
                                        (0234) 	db		ddh, 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
                                        (0235) 	db		e7h, 00h		; Type2Decimator_Control register (DEC_CR2)
                                        (0236) 	db		ffh
                                        (0237) AREA psoc_config(rom, rel)
                                        (0238) LoadConfigTBL_servo_module_Ordered:
                                        (0239) ;  Ordered Global Register values
                                        (0240) 	M8C_SetBank0
046D: 62 00 00 MOV   REG[0x0],0x0       (0241) 	mov	reg[00h], 00h		; Port_0_Data register (PRT0DR)
0470: 71 10    OR    F,0x10             
                                        (0242) 	M8C_SetBank1
0472: 62 00 7F MOV   REG[0x0],0x7F      (0243) 	mov	reg[00h], 7fh		; Port_0_DriveMode_0 register (PRT0DM0)
0475: 62 01 80 MOV   REG[0x1],0x80      (0244) 	mov	reg[01h], 80h		; Port_0_DriveMode_1 register (PRT0DM1)
0478: 70 EF    AND   F,0xEF             
                                        (0245) 	M8C_SetBank0
047A: 62 03 80 MOV   REG[0x3],0x80      (0246) 	mov	reg[03h], 80h		; Port_0_DriveMode_2 register (PRT0DM2)
047D: 62 02 00 MOV   REG[0x2],0x0       (0247) 	mov	reg[02h], 00h		; Port_0_GlobalSelect register (PRT0GS)
0480: 71 10    OR    F,0x10             
                                        (0248) 	M8C_SetBank1
0482: 62 02 00 MOV   REG[0x2],0x0       (0249) 	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
0485: 62 03 00 MOV   REG[0x3],0x0       (0250) 	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
0488: 70 EF    AND   F,0xEF             
                                        (0251) 	M8C_SetBank0
048A: 62 01 00 MOV   REG[0x1],0x0       (0252) 	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
048D: 62 04 A0 MOV   REG[0x4],0xA0      (0253) 	mov	reg[04h], a0h		; Port_1_Data register (PRT1DR)
0490: 71 10    OR    F,0x10             
                                        (0254) 	M8C_SetBank1
0492: 62 04 FF MOV   REG[0x4],0xFF      (0255) 	mov	reg[04h], ffh		; Port_1_DriveMode_0 register (PRT1DM0)
0495: 62 05 A0 MOV   REG[0x5],0xA0      (0256) 	mov	reg[05h], a0h		; Port_1_DriveMode_1 register (PRT1DM1)
0498: 70 EF    AND   F,0xEF             
                                        (0257) 	M8C_SetBank0
049A: 62 07 A0 MOV   REG[0x7],0xA0      (0258) 	mov	reg[07h], a0h		; Port_1_DriveMode_2 register (PRT1DM2)
049D: 62 06 5F MOV   REG[0x6],0x5F      (0259) 	mov	reg[06h], 5fh		; Port_1_GlobalSelect register (PRT1GS)
04A0: 71 10    OR    F,0x10             
                                        (0260) 	M8C_SetBank1
04A2: 62 06 00 MOV   REG[0x6],0x0       (0261) 	mov	reg[06h], 00h		; Port_1_IntCtrl_0 register (PRT1IC0)
04A5: 62 07 00 MOV   REG[0x7],0x0       (0262) 	mov	reg[07h], 00h		; Port_1_IntCtrl_1 register (PRT1IC1)
04A8: 70 EF    AND   F,0xEF             
                                        (0263) 	M8C_SetBank0
04AA: 62 05 00 MOV   REG[0x5],0x0       (0264) 	mov	reg[05h], 00h		; Port_1_IntEn register (PRT1IE)
04AD: 62 08 00 MOV   REG[0x8],0x0       (0265) 	mov	reg[08h], 00h		; Port_2_Data register (PRT2DR)
04B0: 71 10    OR    F,0x10             
                                        (0266) 	M8C_SetBank1
04B2: 62 08 0B MOV   REG[0x8],0xB       (0267) 	mov	reg[08h], 0bh		; Port_2_DriveMode_0 register (PRT2DM0)
04B5: 62 09 F4 MOV   REG[0x9],0xF4      (0268) 	mov	reg[09h], f4h		; Port_2_DriveMode_1 register (PRT2DM1)
04B8: 70 EF    AND   F,0xEF             
                                        (0269) 	M8C_SetBank0
04BA: 62 0B F4 MOV   REG[0xB],0xF4      (0270) 	mov	reg[0bh], f4h		; Port_2_DriveMode_2 register (PRT2DM2)
04BD: 62 0A 03 MOV   REG[0xA],0x3       (0271) 	mov	reg[0ah], 03h		; Port_2_GlobalSelect register (PRT2GS)
04C0: 71 10    OR    F,0x10             
                                        (0272) 	M8C_SetBank1
04C2: 62 0A 00 MOV   REG[0xA],0x0       (0273) 	mov	reg[0ah], 00h		; Port_2_IntCtrl_0 register (PRT2IC0)
04C5: 62 0B 00 MOV   REG[0xB],0x0       (0274) 	mov	reg[0bh], 00h		; Port_2_IntCtrl_1 register (PRT2IC1)
04C8: 70 EF    AND   F,0xEF             
                                        (0275) 	M8C_SetBank0
04CA: 62 09 00 MOV   REG[0x9],0x0       (0276) 	mov	reg[09h], 00h		; Port_2_IntEn register (PRT2IE)
04CD: 62 0C 00 MOV   REG[0xC],0x0       (0277) 	mov	reg[0ch], 00h		; Port_3_Data register (PRT3DR)
04D0: 71 10    OR    F,0x10             
                                        (0278) 	M8C_SetBank1
04D2: 62 0C 00 MOV   REG[0xC],0x0       (0279) 	mov	reg[0ch], 00h		; Port_3_DriveMode_0 register (PRT3DM0)
04D5: 62 0D 00 MOV   REG[0xD],0x0       (0280) 	mov	reg[0dh], 00h		; Port_3_DriveMode_1 register (PRT3DM1)
04D8: 70 EF    AND   F,0xEF             
                                        (0281) 	M8C_SetBank0
04DA: 62 0F 00 MOV   REG[0xF],0x0       (0282) 	mov	reg[0fh], 00h		; Port_3_DriveMode_2 register (PRT3DM2)
04DD: 62 0E 00 MOV   REG[0xE],0x0       (0283) 	mov	reg[0eh], 00h		; Port_3_GlobalSelect register (PRT3GS)
04E0: 71 10    OR    F,0x10             
                                        (0284) 	M8C_SetBank1
04E2: 62 0E 00 MOV   REG[0xE],0x0       (0285) 	mov	reg[0eh], 00h		; Port_3_IntCtrl_0 register (PRT3IC0)
04E5: 62 0F 00 MOV   REG[0xF],0x0       (0286) 	mov	reg[0fh], 00h		; Port_3_IntCtrl_1 register (PRT3IC1)
04E8: 70 EF    AND   F,0xEF             
                                        (0287) 	M8C_SetBank0
04EA: 62 0D 00 MOV   REG[0xD],0x0       (0288) 	mov	reg[0dh], 00h		; Port_3_IntEn register (PRT3IE)
04ED: 62 10 00 MOV   REG[0x10],0x0      (0289) 	mov	reg[10h], 00h		; Port_4_Data register (PRT4DR)
04F0: 71 10    OR    F,0x10             
                                        (0290) 	M8C_SetBank1
04F2: 62 10 00 MOV   REG[0x10],0x0      (0291) 	mov	reg[10h], 00h		; Port_4_DriveMode_0 register (PRT4DM0)
04F5: 62 11 00 MOV   REG[0x11],0x0      (0292) 	mov	reg[11h], 00h		; Port_4_DriveMode_1 register (PRT4DM1)
04F8: 70 EF    AND   F,0xEF             
                                        (0293) 	M8C_SetBank0
04FA: 62 13 00 MOV   REG[0x13],0x0      (0294) 	mov	reg[13h], 00h		; Port_4_DriveMode_2 register (PRT4DM2)
04FD: 62 12 00 MOV   REG[0x12],0x0      (0295) 	mov	reg[12h], 00h		; Port_4_GlobalSelect register (PRT4GS)
0500: 71 10    OR    F,0x10             
                                        (0296) 	M8C_SetBank1
0502: 62 12 00 MOV   REG[0x12],0x0      (0297) 	mov	reg[12h], 00h		; Port_4_IntCtrl_0 register (PRT4IC0)
0505: 62 13 00 MOV   REG[0x13],0x0      (0298) 	mov	reg[13h], 00h		; Port_4_IntCtrl_1 register (PRT4IC1)
0508: 70 EF    AND   F,0xEF             
                                        (0299) 	M8C_SetBank0
050A: 62 11 00 MOV   REG[0x11],0x0      (0300) 	mov	reg[11h], 00h		; Port_4_IntEn register (PRT4IE)
050D: 62 14 00 MOV   REG[0x14],0x0      (0301) 	mov	reg[14h], 00h		; Port_5_Data register (PRT5DR)
0510: 71 10    OR    F,0x10             
                                        (0302) 	M8C_SetBank1
0512: 62 14 00 MOV   REG[0x14],0x0      (0303) 	mov	reg[14h], 00h		; Port_5_DriveMode_0 register (PRT5DM0)
0515: 62 15 00 MOV   REG[0x15],0x0      (0304) 	mov	reg[15h], 00h		; Port_5_DriveMode_1 register (PRT5DM1)
0518: 70 EF    AND   F,0xEF             
                                        (0305) 	M8C_SetBank0
051A: 62 17 00 MOV   REG[0x17],0x0      (0306) 	mov	reg[17h], 00h		; Port_5_DriveMode_2 register (PRT5DM2)
051D: 62 16 00 MOV   REG[0x16],0x0      (0307) 	mov	reg[16h], 00h		; Port_5_GlobalSelect register (PRT5GS)
0520: 71 10    OR    F,0x10             
                                        (0308) 	M8C_SetBank1
0522: 62 16 00 MOV   REG[0x16],0x0      (0309) 	mov	reg[16h], 00h		; Port_5_IntCtrl_0 register (PRT5IC0)
0525: 62 17 00 MOV   REG[0x17],0x0      (0310) 	mov	reg[17h], 00h		; Port_5_IntCtrl_1 register (PRT5IC1)
0528: 70 EF    AND   F,0xEF             
                                        (0311) 	M8C_SetBank0
052A: 62 15 00 MOV   REG[0x15],0x0      (0312) 	mov	reg[15h], 00h		; Port_5_IntEn register (PRT5IE)
052D: 62 18 00 MOV   REG[0x18],0x0      (0313) 	mov	reg[18h], 00h		; Port_6_Data register (PRT6DR)
0530: 71 10    OR    F,0x10             
                                        (0314) 	M8C_SetBank1
0532: 62 18 00 MOV   REG[0x18],0x0      (0315) 	mov	reg[18h], 00h		; Port_6_DriveMode_0 register (PRT6DM0)
0535: 62 19 00 MOV   REG[0x19],0x0      (0316) 	mov	reg[19h], 00h		; Port_6_DriveMode_1 register (PRT6DM1)
0538: 70 EF    AND   F,0xEF             
                                        (0317) 	M8C_SetBank0
053A: 62 1B 00 MOV   REG[0x1B],0x0      (0318) 	mov	reg[1bh], 00h		; Port_6_DriveMode_2 register (PRT6DM2)
053D: 62 1A 00 MOV   REG[0x1A],0x0      (0319) 	mov	reg[1ah], 00h		; Port_6_GlobalSelect register (PRT6GS)
0540: 71 10    OR    F,0x10             
                                        (0320) 	M8C_SetBank1
0542: 62 1A 00 MOV   REG[0x1A],0x0      (0321) 	mov	reg[1ah], 00h		; Port_6_IntCtrl_0 register (PRT6IC0)
0545: 62 1B 00 MOV   REG[0x1B],0x0      (0322) 	mov	reg[1bh], 00h		; Port_6_IntCtrl_1 register (PRT6IC1)
0548: 70 EF    AND   F,0xEF             
                                        (0323) 	M8C_SetBank0
054A: 62 19 00 MOV   REG[0x19],0x0      (0324) 	mov	reg[19h], 00h		; Port_6_IntEn register (PRT6IE)
054D: 62 1C 00 MOV   REG[0x1C],0x0      (0325) 	mov	reg[1ch], 00h		; Port_7_Data register (PRT7DR)
0550: 71 10    OR    F,0x10             
                                        (0326) 	M8C_SetBank1
0552: 62 1C 00 MOV   REG[0x1C],0x0      (0327) 	mov	reg[1ch], 00h		; Port_7_DriveMode_0 register (PRT7DM0)
0555: 62 1D 00 MOV   REG[0x1D],0x0      (0328) 	mov	reg[1dh], 00h		; Port_7_DriveMode_1 register (PRT7DM1)
0558: 70 EF    AND   F,0xEF             
                                        (0329) 	M8C_SetBank0
055A: 62 1F 00 MOV   REG[0x1F],0x0      (0330) 	mov	reg[1fh], 00h		; Port_7_DriveMode_2 register (PRT7DM2)
055D: 62 1E 00 MOV   REG[0x1E],0x0      (0331) 	mov	reg[1eh], 00h		; Port_7_GlobalSelect register (PRT7GS)
0560: 71 10    OR    F,0x10             
                                        (0332) 	M8C_SetBank1
0562: 62 1E 00 MOV   REG[0x1E],0x0      (0333) 	mov	reg[1eh], 00h		; Port_7_IntCtrl_0 register (PRT7IC0)
0565: 62 1F 00 MOV   REG[0x1F],0x0      (0334) 	mov	reg[1fh], 00h		; Port_7_IntCtrl_1 register (PRT7IC1)
0568: 70 EF    AND   F,0xEF             
                                        (0335) 	M8C_SetBank0
056A: 62 1D 00 MOV   REG[0x1D],0x0      (0336) 	mov	reg[1dh], 00h		; Port_7_IntEn register (PRT7IE)
056D: 70 EF    AND   F,0xEF             
                                        (0337) 	M8C_SetBank0
056F: 7F       RET                      (0338) 	ret
                                        (0339) 
                                        (0340) 
                                        (0341) ; PSoC Configuration file trailer PsocConfig.asm
FILE: lib\psocconfig.asm                (0001) ;  Generated by PSoC Designer 5.4.2946
                                        (0002) ;
                                        (0003) ;==========================================================================
                                        (0004) ;  PSoCConfig.asm
                                        (0005) ;  @PSOC_VERSION
                                        (0006) ;
                                        (0007) ;  Version: 0.85
                                        (0008) ;  Revised: June 22, 2004
                                        (0009) ;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0010) ;
                                        (0011) ;  This file is generated by the Device Editor on Application Generation.
                                        (0012) ;  It contains code which loads the configuration data table generated in
                                        (0013) ;  the file PSoCConfigTBL.asm
                                        (0014) ;
                                        (0015) ;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
                                        (0016) ;  Edits to this file will not be preserved.
                                        (0017) ;==========================================================================
                                        (0018) ;
                                        (0019) include "m8c.inc"
                                        (0020) include "memory.inc"
                                        (0021) include "GlobalParams.inc"
                                        (0022) 
                                        (0023) export LoadConfigInit
                                        (0024) export _LoadConfigInit
                                        (0025) export LoadConfig_servo_module
                                        (0026) export _LoadConfig_servo_module
                                        (0027) export Port_0_Data_SHADE
                                        (0028) export _Port_0_Data_SHADE
                                        (0029) export Port_0_DriveMode_0_SHADE
                                        (0030) export _Port_0_DriveMode_0_SHADE
                                        (0031) export Port_0_DriveMode_1_SHADE
                                        (0032) export _Port_0_DriveMode_1_SHADE
                                        (0033) export Port_2_Data_SHADE
                                        (0034) export _Port_2_Data_SHADE
                                        (0035) 
                                        (0036) 
                                        (0037) export NO_SHADOW
                                        (0038) export _NO_SHADOW
                                        (0039) 
                                        (0040) FLAG_CFG_MASK:      equ 10h         ;M8C flag register REG address bit mask
                                        (0041) END_CONFIG_TABLE:   equ ffh         ;end of config table indicator
                                        (0042) 
                                        (0043) AREA psoc_config(rom, rel)
                                        (0044) 
                                        (0045) ;---------------------------------------------------------------------------
                                        (0046) ; LoadConfigInit - Establish the start-up configuration (except for a few
                                        (0047) ;                  parameters handled by boot code, like CPU speed). This
                                        (0048) ;                  function can be called from user code, but typically it
                                        (0049) ;                  is only called from boot.
                                        (0050) ;
                                        (0051) ;       INPUTS: None.
                                        (0052) ;      RETURNS: Nothing.
                                        (0053) ; SIDE EFFECTS: Registers are volatile: the A and X registers can be modified!
                                        (0054) ;               In the large memory model currently only the page
                                        (0055) ;               pointer registers listed below are modified.  This does
                                        (0056) ;               not guarantee that in future implementations of this
                                        (0057) ;               function other page pointer registers will not be
                                        (0058) ;               modified.
                                        (0059) ;          
                                        (0060) ;               Page Pointer Registers Modified: 
                                        (0061) ;               CUR_PP
                                        (0062) ;
                                        (0063) _LoadConfigInit:
                                        (0064)  LoadConfigInit:
                                        (0065)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0066)     
0570: 55 00 00 MOV   [0x0],0x0          (0067) 	mov		[Port_0_Data_SHADE], 0h
0573: 55 02 7F MOV   [0x2],0x7F         (0068) 	mov		[Port_0_DriveMode_0_SHADE], 7fh
0576: 55 03 80 MOV   [0x3],0x80         (0069) 	mov		[Port_0_DriveMode_1_SHADE], 80h
0579: 55 01 00 MOV   [0x1],0x0          (0070) 	mov		[Port_2_Data_SHADE], 0h
                                        (0071) 
057C: 7C 05 83 LCALL 0x0583             (0072) 	lcall	LoadConfig_servo_module
057F: 7C 04 6B LCALL 0x046B             (0073) 	lcall	LoadConfigTBL_servo_module_Ordered
                                        (0074) 
                                        (0075) 
                                        (0076)     RAM_EPILOGUE RAM_USE_CLASS_4
0582: 7F       RET                      (0077)     ret
                                        (0078) 
                                        (0079) ;---------------------------------------------------------------------------
                                        (0080) ; Load Configuration servo_module
                                        (0081) ;
                                        (0082) ;    Load configuration registers for servo_module.
                                        (0083) ;    IO Bank 0 registers a loaded first,then those in IO Bank 1.
                                        (0084) ;
                                        (0085) ;       INPUTS: None.
                                        (0086) ;      RETURNS: Nothing.
                                        (0087) ; SIDE EFFECTS: Registers are volatile: the CPU A and X registers may be
                                        (0088) ;               modified as may the Page Pointer registers!
                                        (0089) ;               In the large memory model currently only the page
                                        (0090) ;               pointer registers listed below are modified.  This does
                                        (0091) ;               not guarantee that in future implementations of this
                                        (0092) ;               function other page pointer registers will not be
                                        (0093) ;               modified.
                                        (0094) ;          
                                        (0095) ;               Page Pointer Registers Modified: 
                                        (0096) ;               CUR_PP
                                        (0097) ;
                                        (0098) _LoadConfig_servo_module:
                                        (0099)  LoadConfig_servo_module:
                                        (0100)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0101) 
0583: 10       PUSH  X                  (0102) 	push	x
0584: 70 EF    AND   F,0xEF             
                                        (0103)     M8C_SetBank0                    ; Force bank 0
0586: 50 00    MOV   A,0x0              (0104)     mov     a, 0                    ; Specify bank 0
0588: 67       ASR   A                  (0105)     asr     a                       ; Store in carry flag
                                        (0106)                                     ; Load bank 0 table:
0589: 50 01    MOV   A,0x1              (0107)     mov     A, >LoadConfigTBL_servo_module_Bank0
058B: 57 BE    MOV   X,0xBE             (0108)     mov     X, <LoadConfigTBL_servo_module_Bank0
058D: 7C 05 9E LCALL 0x059E             (0109)     lcall   LoadConfig              ; Load the bank 0 values
                                        (0110) 
0590: 50 01    MOV   A,0x1              (0111)     mov     a, 1                    ; Specify bank 1
0592: 67       ASR   A                  (0112)     asr     a                       ; Store in carry flag
                                        (0113)                                     ; Load bank 1 table:
0593: 50 02    MOV   A,0x2              (0114)     mov     A, >LoadConfigTBL_servo_module_Bank1
0595: 57 6D    MOV   X,0x6D             (0115)     mov     X, <LoadConfigTBL_servo_module_Bank1
0597: 7C 05 9E LCALL 0x059E             (0116)     lcall   LoadConfig              ; Load the bank 1 values
059A: 70 EF    AND   F,0xEF             
                                        (0117) 
                                        (0118)     M8C_SetBank0                    ; Force return to bank 0
059C: 20       POP   X                  (0119) 	pop		x
                                        (0120) 
                                        (0121)     RAM_EPILOGUE RAM_USE_CLASS_4
059D: 7F       RET                      (0122)     ret
                                        (0123) 
                                        (0124) 
                                        (0125) 
                                        (0126) 
                                        (0127) ;---------------------------------------------------------------------------
                                        (0128) ; LoadConfig - Set IO registers as specified in ROM table of (address,value)
                                        (0129) ;              pairs. Terminate on address=0xFF.
                                        (0130) ;
                                        (0131) ;  INPUTS:  [A,X] points to the table to be loaded
                                        (0132) ;           Flag Register Carry bit encodes the Register Bank
                                        (0133) ;           (Carry=0 => Bank 0; Carry=1 => Bank 1)
                                        (0134) ;
                                        (0135) ;  RETURNS: nothing.
                                        (0136) ;
                                        (0137) ;  STACK FRAME:  X-4 I/O Bank 0/1 indicator
                                        (0138) ;                X-3 Temporary store for register address
                                        (0139) ;                X-2 LSB of config table address
                                        (0140) ;                X-1 MSB of config table address
                                        (0141) ;
                                        (0142) LoadConfig:
                                        (0143)     RAM_PROLOGUE RAM_USE_CLASS_2
059E: 38 02    ADD   SP,0x2             (0144)     add     SP, 2                   ; Set up local vars
05A0: 10       PUSH  X                  (0145)     push    X                       ; Save config table address on stack
05A1: 08       PUSH  A                  (0146)     push    A
05A2: 4F       MOV   X,SP               (0147)     mov     X, SP
05A3: 56 FC 00 MOV   [X-4],0x0          (0148)     mov     [X-4], 0                ; Set default Destination to Bank 0
05A6: D0 04    JNC   0x05AB             (0149)     jnc     .BankSelectSaved        ; Carry says Bank 0 is OK
05A8: 56 FC 01 MOV   [X-4],0x1          (0150)     mov     [X-4], 1                ; No Carry: default to Bank 1
                                        (0151) .BankSelectSaved:
05AB: 18       POP   A                  (0152)     pop     A
05AC: 20       POP   X                  (0153)     pop     X
05AD: 70 EF    AND   F,0xEF             
05AF: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0154) 
                                        (0155) LoadConfigLp:
                                        (0156)     M8C_SetBank0                    ; Switch to bank 0
                                        (0157)     M8C_ClearWDT                    ; Clear the watchdog for long inits
05B2: 10       PUSH  X                  (0158)     push    X                       ; Preserve the config table address
05B3: 08       PUSH  A                  (0159)     push    A
05B4: 28       ROMX                     (0160)     romx                            ; Load register address from table
05B5: 39 FF    CMP   A,0xFF             (0161)     cmp     A, END_CONFIG_TABLE     ; End of table?
05B7: A0 1F    JZ    0x05D7             (0162)     jz      EndLoadConfig           ;   Yes, go wrap it up
05B9: 4F       MOV   X,SP               (0163)     mov     X, SP                   ;
05BA: 48 FC 01 TST   [X-4],0x1          (0164)     tst     [X-4], 1                ; Loading IO Bank 1?
05BD: A0 03    JZ    0x05C1             (0165)     jz      .IOBankNowSet           ;    No, Bank 0 is fine
05BF: 71 10    OR    F,0x10             
                                        (0166)     M8C_SetBank1                    ;   Yes, switch to Bank 1
                                        (0167) .IOBankNowSet:
05C1: 54 FD    MOV   [X-3],A            (0168)     mov     [X-3], A                ; Stash the register address
05C3: 18       POP   A                  (0169)     pop     A                       ; Retrieve the table address
05C4: 20       POP   X                  (0170)     pop     X
05C5: 75       INC   X                  (0171)     inc     X                       ; Advance to the data byte
05C6: 09 00    ADC   A,0x0              (0172)     adc     A, 0
05C8: 10       PUSH  X                  (0173)     push    X                       ; Save the config table address again
05C9: 08       PUSH  A                  (0174)     push    A
05CA: 28       ROMX                     (0175)     romx                            ; load config data from the table
05CB: 4F       MOV   X,SP               (0176)     mov     X, SP                   ; retrieve the register address
05CC: 59 FD    MOV   X,[X-3]            (0177)     mov     X, [X-3]
05CE: 61 00    MOV   REG[X+0x0],A       (0178)     mov     reg[X], A               ; Configure the register
05D0: 18       POP   A                  (0179)     pop     A                       ; retrieve the table address
05D1: 20       POP   X                  (0180)     pop     X
05D2: 75       INC   X                  (0181)     inc     X                       ; advance to next table entry
05D3: 09 00    ADC   A,0x0              (0182)     adc     A, 0
05D5: 8F D7    JMP   0x05AD             (0183)     jmp     LoadConfigLp            ; loop to configure another register
                                        (0184) EndLoadConfig:
05D7: 38 FC    ADD   SP,0xFC            (0185)     add     SP, -4
05D9: 70 3F    AND   F,0x3F             
05DB: 71 C0    OR    F,0xC0             
                                        (0186)     RAM_EPILOGUE RAM_USE_CLASS_2
05DD: 7F       RET                      (0187)     ret
                                        (0188) 
                                        (0189) AREA InterruptRAM(ram, rel)
                                        (0190) 
                                        (0191) NO_SHADOW:
                                        (0192) _NO_SHADOW:
                                        (0193) ; write only register shadows
                                        (0194) _Port_0_Data_SHADE:
                                        (0195) Port_0_Data_SHADE:	BLK	1
                                        (0196) _Port_2_Data_SHADE:
                                        (0197) Port_2_Data_SHADE:	BLK	1
                                        (0198) _Port_0_DriveMode_0_SHADE:
                                        (0199) Port_0_DriveMode_0_SHADE:	BLK	1
                                        (0200) _Port_0_DriveMode_1_SHADE:
                                        (0201) Port_0_DriveMode_1_SHADE:	BLK	1
                                        (0202) 
FILE: lib\pwm16_8.asm                   (0001) ;;*****************************************************************************
05DE: 43 5B 01 OR    REG[0x5B],0x1      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM16_8.asm
                                        (0004) ;;   Version: 2.5, Updated on 2013/5/19 at 10:44:6
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "PWM16_8.inc"
                                        (0024) include "memory.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  PWM16_8_EnableInt
                                        (0030) export _PWM16_8_EnableInt
                                        (0031) export  PWM16_8_DisableInt
                                        (0032) export _PWM16_8_DisableInt
                                        (0033) export  PWM16_8_Start
                                        (0034) export _PWM16_8_Start
                                        (0035) export  PWM16_8_Stop
                                        (0036) export _PWM16_8_Stop
                                        (0037) export  PWM16_8_WritePeriod
                                        (0038) export _PWM16_8_WritePeriod
                                        (0039) export  PWM16_8_WritePulseWidth
                                        (0040) export _PWM16_8_WritePulseWidth
                                        (0041) export  PWM16_8_wReadPulseWidth
                                        (0042) export _PWM16_8_wReadPulseWidth
                                        (0043) export  PWM16_8_wReadCounter
                                        (0044) export _PWM16_8_wReadCounter
                                        (0045) 
                                        (0046) ; The following functions are deprecated and subject to omission in future releases
                                        (0047) ;
                                        (0048) export  wPWM16_8_ReadPulseWidth    ; deprecated
                                        (0049) export _wPWM16_8_ReadPulseWidth    ; deprecated
                                        (0050) export  wPWM16_8_ReadCounter       ; deprecated
                                        (0051) export _wPWM16_8_ReadCounter       ; deprecated
                                        (0052) 
                                        (0053) 
                                        (0054) AREA servo_module_RAM (RAM,REL)
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  Constant Definitions
                                        (0058) ;-----------------------------------------------
                                        (0059) 
                                        (0060) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                        (0061) 
                                        (0062) 
                                        (0063) ;-----------------------------------------------
                                        (0064) ; Variable Allocation
                                        (0065) ;-----------------------------------------------
                                        (0066) 
                                        (0067) 
                                        (0068) AREA UserModules (ROM, REL)
                                        (0069) 
                                        (0070) .SECTION
                                        (0071) ;-----------------------------------------------------------------------------
                                        (0072) ;  FUNCTION NAME: PWM16_8_EnableInt
                                        (0073) ;
                                        (0074) ;  DESCRIPTION:
                                        (0075) ;     Enables this PWM's interrupt by setting the interrupt enable mask bit
                                        (0076) ;     associated with this User Module. This function has no effect until and
                                        (0077) ;     unless the global interrupts are enabled (for example by using the
                                        (0078) ;     macro M8C_EnableGInt).
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;
                                        (0081) ;  ARGUMENTS:    None.
                                        (0082) ;  RETURNS:      Nothing.
                                        (0083) ;  SIDE EFFECTS: 
                                        (0084) ;    The A and X registers may be modified by this or future implementations
                                        (0085) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0086) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0087) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0088) ;    functions.
                                        (0089) ;
                                        (0090)  PWM16_8_EnableInt:
                                        (0091) _PWM16_8_EnableInt:
                                        (0092)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0093)    PWM16_8_EnableInt_M
                                        (0094)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0095)    ret
                                        (0096) 
                                        (0097) 
                                        (0098) .ENDSECTION
                                        (0099) 
                                        (0100) .SECTION
                                        (0101) ;-----------------------------------------------------------------------------
                                        (0102) ;  FUNCTION NAME: PWM16_8_DisableInt
                                        (0103) ;
                                        (0104) ;  DESCRIPTION:
                                        (0105) ;     Disables this PWM's interrupt by clearing the interrupt enable
                                        (0106) ;     mask bit associated with this User Module.
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) ;
                                        (0109) ;  ARGUMENTS:    None
                                        (0110) ;  RETURNS:      Nothing
                                        (0111) ;  SIDE EFFECTS:
                                        (0112) ;    The A and X registers may be modified by this or future implementations
                                        (0113) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0114) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0115) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0116) ;    functions.
                                        (0117) ;
                                        (0118)  PWM16_8_DisableInt:
                                        (0119) _PWM16_8_DisableInt:
                                        (0120)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0121)    PWM16_8_DisableInt_M
                                        (0122)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0123)    ret
                                        (0124) 
                                        (0125) 
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) .SECTION
                                        (0129) ;-----------------------------------------------------------------------------
                                        (0130) ;  FUNCTION NAME: PWM16_8_Start
                                        (0131) ;
                                        (0132) ;  DESCRIPTION:
                                        (0133) ;     Sets the start bit in the Control register of this user module.  The
                                        (0134) ;     PWM will begin counting on the next input clock as soon as the
                                        (0135) ;     enable input is asserted high.
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;
                                        (0138) ;  ARGUMENTS:    None
                                        (0139) ;  RETURNS:      Nothing
                                        (0140) ;  SIDE EFFECTS:
                                        (0141) ;    The A and X registers may be modified by this or future implementations
                                        (0142) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0143) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0144) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0145) ;    functions.
                                        (0146) ;
                                        (0147)  PWM16_8_Start:
                                        (0148) _PWM16_8_Start:
                                        (0149)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0150)    PWM16_8_Start_M
                                        (0151)    RAM_EPILOGUE RAM_USE_CLASS_1
05E1: 7F       RET                      (0152)    ret
                                        (0153) 
                                        (0154) 
                                        (0155) .ENDSECTION
                                        (0156) 
                                        (0157) .SECTION
                                        (0158) ;-----------------------------------------------------------------------------
                                        (0159) ;  FUNCTION NAME: PWM16_8_Stop
                                        (0160) ;
                                        (0161) ;  DESCRIPTION:
                                        (0162) ;     Disables PWM operation by clearing the start bit in the Control
                                        (0163) ;     register of the LSB block.
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;
                                        (0166) ;  ARGUMENTS:    None
                                        (0167) ;  RETURNS:      Nothing
                                        (0168) ;  SIDE EFFECTS:
                                        (0169) ;    The A and X registers may be modified by this or future implementations
                                        (0170) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0171) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0172) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0173) ;    functions.
                                        (0174) ;
                                        (0175)  PWM16_8_Stop:
                                        (0176) _PWM16_8_Stop:
                                        (0177)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0178)    PWM16_8_Stop_M
                                        (0179)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0180)    ret
                                        (0181) 
                                        (0182) 
                                        (0183) .ENDSECTION
                                        (0184) 
                                        (0185) .SECTION
                                        (0186) ;-----------------------------------------------------------------------------
                                        (0187) ;  FUNCTION NAME: PWM16_8_WritePeriod
                                        (0188) ;
                                        (0189) ;  DESCRIPTION:
                                        (0190) ;     Write the 16-bit period value into the Period register (DR1).
                                        (0191) ;-----------------------------------------------------------------------------
                                        (0192) ;
                                        (0193) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0194) ;  RETURNS:   Nothing
                                        (0195) ;  SIDE EFFECTS:
                                        (0196) ;    If the PWM user module is stopped, then this value will also be
                                        (0197) ;    latched into the Count registers (DR0).
                                        (0198) ;    
                                        (0199) ;    The A and X registers may be modified by this or future implementations
                                        (0200) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0201) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0202) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0203) ;    functions.
                                        (0204) ;
                                        (0205)  PWM16_8_WritePeriod:
                                        (0206) _PWM16_8_WritePeriod:
                                        (0207)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0208)    mov   reg[PWM16_8_PERIOD_LSB_REG], A
                                        (0209)    mov   A, X
                                        (0210)    mov   reg[PWM16_8_PERIOD_MSB_REG], A
                                        (0211)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0212)    ret
                                        (0213) 
                                        (0214) 
                                        (0215) .ENDSECTION
                                        (0216) 
                                        (0217) .SECTION
                                        (0218) ;-----------------------------------------------------------------------------
                                        (0219) ;  FUNCTION NAME: PWM16_8_WritePulseWidth
                                        (0220) ;
                                        (0221) ;  DESCRIPTION:
                                        (0222) ;     Writes the pulse width value into the Compare register (DR2).
                                        (0223) ;-----------------------------------------------------------------------------
                                        (0224) ;
                                        (0225) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0226) ;  RETURNS:      Nothing
                                        (0227) ;  SIDE EFFECTS:
                                        (0228) ;    The A and X registers may be modified by this or future implementations
                                        (0229) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0230) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0231) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0232) ;    functions.
                                        (0233) ;
                                        (0234)  PWM16_8_WritePulseWidth:
                                        (0235) _PWM16_8_WritePulseWidth:
                                        (0236)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0237)    mov   reg[PWM16_8_COMPARE_LSB_REG], A
                                        (0238)    mov   A, X
                                        (0239)    mov   reg[PWM16_8_COMPARE_MSB_REG], A
                                        (0240)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0241)    ret
                                        (0242) 
                                        (0243) 
                                        (0244) .ENDSECTION
                                        (0245) 
                                        (0246) .SECTION
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;  FUNCTION NAME: PWM16_8_wReadPulseWidth
                                        (0249) ;
                                        (0250) ;  DESCRIPTION:
                                        (0251) ;     Reads the Compare register.
                                        (0252) ;-----------------------------------------------------------------------------
                                        (0253) ;
                                        (0254) ;  ARGUMENTS:    None
                                        (0255) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0256) ;  SIDE EFFECTS:
                                        (0257) ;    The A and X registers may be modified by this or future implementations
                                        (0258) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0259) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0260) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0261) ;    functions.
                                        (0262) ;
                                        (0263)  PWM16_8_wReadPulseWidth:
                                        (0264) _PWM16_8_wReadPulseWidth:
                                        (0265)  wPWM16_8_ReadPulseWidth:                        ; this name deprecated
                                        (0266) _wPWM16_8_ReadPulseWidth:                        ; this name deprecated
                                        (0267)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0268)    mov   A, reg[PWM16_8_COMPARE_MSB_REG]
                                        (0269)    mov   X, A
                                        (0270)    mov   A, reg[PWM16_8_COMPARE_LSB_REG]
                                        (0271)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0272)    ret
                                        (0273) 
                                        (0274) 
                                        (0275) .ENDSECTION
                                        (0276) 
                                        (0277) .SECTION
                                        (0278) ;-----------------------------------------------------------------------------
                                        (0279) ;  FUNCTION NAME: PWM16_8_wReadCounter
                                        (0280) ;
                                        (0281) ;  DESCRIPTION:
                                        (0282) ;     Returns the value in the Count register (DR0), preserving the value in
                                        (0283) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                        (0284) ;     from the Count to the Compare register by holding the clock low in
                                        (0285) ;     the MSB PSoC block.
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;
                                        (0288) ;  ARGUMENTS: None
                                        (0289) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0290) ;  SIDE EFFECTS:
                                        (0291) ;     1) The user module is stopped momentarily and one or more counts may be missed.
                                        (0292) ;     2) The A and X registers may be modified by this or future implementations
                                        (0293) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0294) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0295) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0296) ;        functions.
                                        (0297) ;
                                        (0298)  PWM16_8_wReadCounter:
                                        (0299) _PWM16_8_wReadCounter:
                                        (0300)  wPWM16_8_ReadCounter:                           ; this name deprecated
                                        (0301) _wPWM16_8_ReadCounter:                           ; this name deprecated
                                        (0302) 
                                        (0303)    bOrigCompareValue:      EQU   0                  ; Frame offset to temp Compare store
                                        (0304)    bOrigClockSetting:      EQU   2                  ; Frame offset to temp Input   store
                                        (0305)    wCounter:               EQU   3                  ; Frame offset to temp Count   store
                                        (0306)    STACK_FRAME_SIZE:       EQU   5                  ; max stack frame size is 5 bytes
                                        (0307) 
                                        (0308)    RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0309)    mov   X, SP                                      ; X <-  stack frame pointer
                                        (0310)    mov   A, reg[PWM16_8_COMPARE_MSB_REG]         ; Save the Compare register on the stack
                                        (0311)    push  A                                          ;
                                        (0312)    mov   A, reg[PWM16_8_COMPARE_LSB_REG]         ;
                                        (0313)    push  A                                          ;  -stack frame now 2 bytes-
                                        (0314)    PWM16_8_Stop_M                                ; Disable the PWM function
                                        (0315)    M8C_SetBank1                                     ;
                                        (0316)    mov   A, reg[PWM16_8_INPUT_LSB_REG]           ; save the LSB clock input setting
                                        (0317)    push  A                                          ;   on the stack (now 3 bytes) and ...
                                        (0318)                                                     ;   hold the clock low:
                                        (0319)    mov   reg[PWM16_8_INPUT_LSB_REG], INPUT_REG_NULL
                                        (0320)    M8C_SetBank0                                     ; Extract the Count via DR2 register
                                        (0321)    mov   A, reg[PWM16_8_COUNTER_MSB_REG]         ; DR2 <- DR0 (in the MSB block)
                                        (0322)    mov   A, reg[PWM16_8_COMPARE_MSB_REG]         ; Stash the Count MSB on the stack
                                        (0323)    push  A                                          ;  -stack frame is now 4 bytes
                                        (0324)    mov   A, reg[PWM16_8_COUNTER_LSB_REG]         ; DR2 <- DR0 (in the LSB block)
                                        (0325)    mov   A, reg[PWM16_8_COMPARE_LSB_REG]         ; Stash the Count LSB on the stack
                                        (0326)    push  A                                          ;   -stack frame is now 5 bytes-
                                        (0327)    mov   A, [X+bOrigCompareValue]                   ; Restore the Compare MSB register
                                        (0328)    mov   reg[PWM16_8_COMPARE_MSB_REG], A         ;
                                        (0329)    mov   A, [X+bOrigCompareValue+1]                 ; Restore the Compare LSB register
                                        (0330)    mov   reg[PWM16_8_COMPARE_LSB_REG], A         ;
                                        (0331)    M8C_SetBank1                                     ; ---Restore the PWM operation
                                        (0332)    mov   A, [X+bOrigClockSetting]                   ; Grab the LSB clock setting...
                                        (0333)    mov   reg[PWM16_8_INPUT_LSB_REG], A           ;    and restore it
                                        (0334)    M8C_SetBank0                                     ;
                                        (0335)    PWM16_8_Start_M                               ; Now re-enable the PWM function
                                        (0336)    pop   A                                          ; Setup the return value
                                        (0337)    pop   X                                          ;
                                        (0338)    ADD   SP, -(STACK_FRAME_SIZE-2)                  ; Zap remainder of stack frame
                                        (0339)    RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0340)    ret
                                        (0341) 
                                        (0342) .ENDSECTION
                                        (0343) 
                                        (0344) ; End of File PWM16_8.asm
FILE: lib\pwm16_7.asm                   (0001) ;;*****************************************************************************
05E2: 43 53 01 OR    REG[0x53],0x1      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM16_7.asm
                                        (0004) ;;   Version: 2.5, Updated on 2013/5/19 at 10:44:6
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "PWM16_7.inc"
                                        (0024) include "memory.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  PWM16_7_EnableInt
                                        (0030) export _PWM16_7_EnableInt
                                        (0031) export  PWM16_7_DisableInt
                                        (0032) export _PWM16_7_DisableInt
                                        (0033) export  PWM16_7_Start
                                        (0034) export _PWM16_7_Start
                                        (0035) export  PWM16_7_Stop
                                        (0036) export _PWM16_7_Stop
                                        (0037) export  PWM16_7_WritePeriod
                                        (0038) export _PWM16_7_WritePeriod
                                        (0039) export  PWM16_7_WritePulseWidth
                                        (0040) export _PWM16_7_WritePulseWidth
                                        (0041) export  PWM16_7_wReadPulseWidth
                                        (0042) export _PWM16_7_wReadPulseWidth
                                        (0043) export  PWM16_7_wReadCounter
                                        (0044) export _PWM16_7_wReadCounter
                                        (0045) 
                                        (0046) ; The following functions are deprecated and subject to omission in future releases
                                        (0047) ;
                                        (0048) export  wPWM16_7_ReadPulseWidth    ; deprecated
                                        (0049) export _wPWM16_7_ReadPulseWidth    ; deprecated
                                        (0050) export  wPWM16_7_ReadCounter       ; deprecated
                                        (0051) export _wPWM16_7_ReadCounter       ; deprecated
                                        (0052) 
                                        (0053) 
                                        (0054) AREA servo_module_RAM (RAM,REL)
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  Constant Definitions
                                        (0058) ;-----------------------------------------------
                                        (0059) 
                                        (0060) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                        (0061) 
                                        (0062) 
                                        (0063) ;-----------------------------------------------
                                        (0064) ; Variable Allocation
                                        (0065) ;-----------------------------------------------
                                        (0066) 
                                        (0067) 
                                        (0068) AREA UserModules (ROM, REL)
                                        (0069) 
                                        (0070) .SECTION
                                        (0071) ;-----------------------------------------------------------------------------
                                        (0072) ;  FUNCTION NAME: PWM16_7_EnableInt
                                        (0073) ;
                                        (0074) ;  DESCRIPTION:
                                        (0075) ;     Enables this PWM's interrupt by setting the interrupt enable mask bit
                                        (0076) ;     associated with this User Module. This function has no effect until and
                                        (0077) ;     unless the global interrupts are enabled (for example by using the
                                        (0078) ;     macro M8C_EnableGInt).
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;
                                        (0081) ;  ARGUMENTS:    None.
                                        (0082) ;  RETURNS:      Nothing.
                                        (0083) ;  SIDE EFFECTS: 
                                        (0084) ;    The A and X registers may be modified by this or future implementations
                                        (0085) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0086) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0087) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0088) ;    functions.
                                        (0089) ;
                                        (0090)  PWM16_7_EnableInt:
                                        (0091) _PWM16_7_EnableInt:
                                        (0092)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0093)    PWM16_7_EnableInt_M
                                        (0094)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0095)    ret
                                        (0096) 
                                        (0097) 
                                        (0098) .ENDSECTION
                                        (0099) 
                                        (0100) .SECTION
                                        (0101) ;-----------------------------------------------------------------------------
                                        (0102) ;  FUNCTION NAME: PWM16_7_DisableInt
                                        (0103) ;
                                        (0104) ;  DESCRIPTION:
                                        (0105) ;     Disables this PWM's interrupt by clearing the interrupt enable
                                        (0106) ;     mask bit associated with this User Module.
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) ;
                                        (0109) ;  ARGUMENTS:    None
                                        (0110) ;  RETURNS:      Nothing
                                        (0111) ;  SIDE EFFECTS:
                                        (0112) ;    The A and X registers may be modified by this or future implementations
                                        (0113) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0114) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0115) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0116) ;    functions.
                                        (0117) ;
                                        (0118)  PWM16_7_DisableInt:
                                        (0119) _PWM16_7_DisableInt:
                                        (0120)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0121)    PWM16_7_DisableInt_M
                                        (0122)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0123)    ret
                                        (0124) 
                                        (0125) 
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) .SECTION
                                        (0129) ;-----------------------------------------------------------------------------
                                        (0130) ;  FUNCTION NAME: PWM16_7_Start
                                        (0131) ;
                                        (0132) ;  DESCRIPTION:
                                        (0133) ;     Sets the start bit in the Control register of this user module.  The
                                        (0134) ;     PWM will begin counting on the next input clock as soon as the
                                        (0135) ;     enable input is asserted high.
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;
                                        (0138) ;  ARGUMENTS:    None
                                        (0139) ;  RETURNS:      Nothing
                                        (0140) ;  SIDE EFFECTS:
                                        (0141) ;    The A and X registers may be modified by this or future implementations
                                        (0142) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0143) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0144) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0145) ;    functions.
                                        (0146) ;
                                        (0147)  PWM16_7_Start:
                                        (0148) _PWM16_7_Start:
                                        (0149)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0150)    PWM16_7_Start_M
                                        (0151)    RAM_EPILOGUE RAM_USE_CLASS_1
05E5: 7F       RET                      (0152)    ret
                                        (0153) 
                                        (0154) 
                                        (0155) .ENDSECTION
                                        (0156) 
                                        (0157) .SECTION
                                        (0158) ;-----------------------------------------------------------------------------
                                        (0159) ;  FUNCTION NAME: PWM16_7_Stop
                                        (0160) ;
                                        (0161) ;  DESCRIPTION:
                                        (0162) ;     Disables PWM operation by clearing the start bit in the Control
                                        (0163) ;     register of the LSB block.
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;
                                        (0166) ;  ARGUMENTS:    None
                                        (0167) ;  RETURNS:      Nothing
                                        (0168) ;  SIDE EFFECTS:
                                        (0169) ;    The A and X registers may be modified by this or future implementations
                                        (0170) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0171) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0172) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0173) ;    functions.
                                        (0174) ;
                                        (0175)  PWM16_7_Stop:
                                        (0176) _PWM16_7_Stop:
                                        (0177)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0178)    PWM16_7_Stop_M
                                        (0179)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0180)    ret
                                        (0181) 
                                        (0182) 
                                        (0183) .ENDSECTION
                                        (0184) 
                                        (0185) .SECTION
                                        (0186) ;-----------------------------------------------------------------------------
                                        (0187) ;  FUNCTION NAME: PWM16_7_WritePeriod
                                        (0188) ;
                                        (0189) ;  DESCRIPTION:
                                        (0190) ;     Write the 16-bit period value into the Period register (DR1).
                                        (0191) ;-----------------------------------------------------------------------------
                                        (0192) ;
                                        (0193) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0194) ;  RETURNS:   Nothing
                                        (0195) ;  SIDE EFFECTS:
                                        (0196) ;    If the PWM user module is stopped, then this value will also be
                                        (0197) ;    latched into the Count registers (DR0).
                                        (0198) ;    
                                        (0199) ;    The A and X registers may be modified by this or future implementations
                                        (0200) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0201) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0202) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0203) ;    functions.
                                        (0204) ;
                                        (0205)  PWM16_7_WritePeriod:
                                        (0206) _PWM16_7_WritePeriod:
                                        (0207)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0208)    mov   reg[PWM16_7_PERIOD_LSB_REG], A
                                        (0209)    mov   A, X
                                        (0210)    mov   reg[PWM16_7_PERIOD_MSB_REG], A
                                        (0211)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0212)    ret
                                        (0213) 
                                        (0214) 
                                        (0215) .ENDSECTION
                                        (0216) 
                                        (0217) .SECTION
                                        (0218) ;-----------------------------------------------------------------------------
                                        (0219) ;  FUNCTION NAME: PWM16_7_WritePulseWidth
                                        (0220) ;
                                        (0221) ;  DESCRIPTION:
                                        (0222) ;     Writes the pulse width value into the Compare register (DR2).
                                        (0223) ;-----------------------------------------------------------------------------
                                        (0224) ;
                                        (0225) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0226) ;  RETURNS:      Nothing
                                        (0227) ;  SIDE EFFECTS:
                                        (0228) ;    The A and X registers may be modified by this or future implementations
                                        (0229) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0230) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0231) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0232) ;    functions.
                                        (0233) ;
                                        (0234)  PWM16_7_WritePulseWidth:
                                        (0235) _PWM16_7_WritePulseWidth:
                                        (0236)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0237)    mov   reg[PWM16_7_COMPARE_LSB_REG], A
                                        (0238)    mov   A, X
                                        (0239)    mov   reg[PWM16_7_COMPARE_MSB_REG], A
                                        (0240)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0241)    ret
                                        (0242) 
                                        (0243) 
                                        (0244) .ENDSECTION
                                        (0245) 
                                        (0246) .SECTION
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;  FUNCTION NAME: PWM16_7_wReadPulseWidth
                                        (0249) ;
                                        (0250) ;  DESCRIPTION:
                                        (0251) ;     Reads the Compare register.
                                        (0252) ;-----------------------------------------------------------------------------
                                        (0253) ;
                                        (0254) ;  ARGUMENTS:    None
                                        (0255) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0256) ;  SIDE EFFECTS:
                                        (0257) ;    The A and X registers may be modified by this or future implementations
                                        (0258) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0259) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0260) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0261) ;    functions.
                                        (0262) ;
                                        (0263)  PWM16_7_wReadPulseWidth:
                                        (0264) _PWM16_7_wReadPulseWidth:
                                        (0265)  wPWM16_7_ReadPulseWidth:                        ; this name deprecated
                                        (0266) _wPWM16_7_ReadPulseWidth:                        ; this name deprecated
                                        (0267)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0268)    mov   A, reg[PWM16_7_COMPARE_MSB_REG]
                                        (0269)    mov   X, A
                                        (0270)    mov   A, reg[PWM16_7_COMPARE_LSB_REG]
                                        (0271)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0272)    ret
                                        (0273) 
                                        (0274) 
                                        (0275) .ENDSECTION
                                        (0276) 
                                        (0277) .SECTION
                                        (0278) ;-----------------------------------------------------------------------------
                                        (0279) ;  FUNCTION NAME: PWM16_7_wReadCounter
                                        (0280) ;
                                        (0281) ;  DESCRIPTION:
                                        (0282) ;     Returns the value in the Count register (DR0), preserving the value in
                                        (0283) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                        (0284) ;     from the Count to the Compare register by holding the clock low in
                                        (0285) ;     the MSB PSoC block.
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;
                                        (0288) ;  ARGUMENTS: None
                                        (0289) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0290) ;  SIDE EFFECTS:
                                        (0291) ;     1) The user module is stopped momentarily and one or more counts may be missed.
                                        (0292) ;     2) The A and X registers may be modified by this or future implementations
                                        (0293) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0294) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0295) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0296) ;        functions.
                                        (0297) ;
                                        (0298)  PWM16_7_wReadCounter:
                                        (0299) _PWM16_7_wReadCounter:
                                        (0300)  wPWM16_7_ReadCounter:                           ; this name deprecated
                                        (0301) _wPWM16_7_ReadCounter:                           ; this name deprecated
                                        (0302) 
                                        (0303)    bOrigCompareValue:      EQU   0                  ; Frame offset to temp Compare store
                                        (0304)    bOrigClockSetting:      EQU   2                  ; Frame offset to temp Input   store
                                        (0305)    wCounter:               EQU   3                  ; Frame offset to temp Count   store
                                        (0306)    STACK_FRAME_SIZE:       EQU   5                  ; max stack frame size is 5 bytes
                                        (0307) 
                                        (0308)    RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0309)    mov   X, SP                                      ; X <-  stack frame pointer
                                        (0310)    mov   A, reg[PWM16_7_COMPARE_MSB_REG]         ; Save the Compare register on the stack
                                        (0311)    push  A                                          ;
                                        (0312)    mov   A, reg[PWM16_7_COMPARE_LSB_REG]         ;
                                        (0313)    push  A                                          ;  -stack frame now 2 bytes-
                                        (0314)    PWM16_7_Stop_M                                ; Disable the PWM function
                                        (0315)    M8C_SetBank1                                     ;
                                        (0316)    mov   A, reg[PWM16_7_INPUT_LSB_REG]           ; save the LSB clock input setting
                                        (0317)    push  A                                          ;   on the stack (now 3 bytes) and ...
                                        (0318)                                                     ;   hold the clock low:
                                        (0319)    mov   reg[PWM16_7_INPUT_LSB_REG], INPUT_REG_NULL
                                        (0320)    M8C_SetBank0                                     ; Extract the Count via DR2 register
                                        (0321)    mov   A, reg[PWM16_7_COUNTER_MSB_REG]         ; DR2 <- DR0 (in the MSB block)
                                        (0322)    mov   A, reg[PWM16_7_COMPARE_MSB_REG]         ; Stash the Count MSB on the stack
                                        (0323)    push  A                                          ;  -stack frame is now 4 bytes
                                        (0324)    mov   A, reg[PWM16_7_COUNTER_LSB_REG]         ; DR2 <- DR0 (in the LSB block)
                                        (0325)    mov   A, reg[PWM16_7_COMPARE_LSB_REG]         ; Stash the Count LSB on the stack
                                        (0326)    push  A                                          ;   -stack frame is now 5 bytes-
                                        (0327)    mov   A, [X+bOrigCompareValue]                   ; Restore the Compare MSB register
                                        (0328)    mov   reg[PWM16_7_COMPARE_MSB_REG], A         ;
                                        (0329)    mov   A, [X+bOrigCompareValue+1]                 ; Restore the Compare LSB register
                                        (0330)    mov   reg[PWM16_7_COMPARE_LSB_REG], A         ;
                                        (0331)    M8C_SetBank1                                     ; ---Restore the PWM operation
                                        (0332)    mov   A, [X+bOrigClockSetting]                   ; Grab the LSB clock setting...
                                        (0333)    mov   reg[PWM16_7_INPUT_LSB_REG], A           ;    and restore it
                                        (0334)    M8C_SetBank0                                     ;
                                        (0335)    PWM16_7_Start_M                               ; Now re-enable the PWM function
                                        (0336)    pop   A                                          ; Setup the return value
                                        (0337)    pop   X                                          ;
                                        (0338)    ADD   SP, -(STACK_FRAME_SIZE-2)                  ; Zap remainder of stack frame
                                        (0339)    RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0340)    ret
                                        (0341) 
                                        (0342) .ENDSECTION
                                        (0343) 
                                        (0344) ; End of File PWM16_7.asm
FILE: lib\pwm16_6.asm                   (0001) ;;*****************************************************************************
05E6: 43 4B 01 OR    REG[0x4B],0x1      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM16_6.asm
                                        (0004) ;;   Version: 2.5, Updated on 2013/5/19 at 10:44:6
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "PWM16_6.inc"
                                        (0024) include "memory.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  PWM16_6_EnableInt
                                        (0030) export _PWM16_6_EnableInt
                                        (0031) export  PWM16_6_DisableInt
                                        (0032) export _PWM16_6_DisableInt
                                        (0033) export  PWM16_6_Start
                                        (0034) export _PWM16_6_Start
                                        (0035) export  PWM16_6_Stop
                                        (0036) export _PWM16_6_Stop
                                        (0037) export  PWM16_6_WritePeriod
                                        (0038) export _PWM16_6_WritePeriod
                                        (0039) export  PWM16_6_WritePulseWidth
                                        (0040) export _PWM16_6_WritePulseWidth
                                        (0041) export  PWM16_6_wReadPulseWidth
                                        (0042) export _PWM16_6_wReadPulseWidth
                                        (0043) export  PWM16_6_wReadCounter
                                        (0044) export _PWM16_6_wReadCounter
                                        (0045) 
                                        (0046) ; The following functions are deprecated and subject to omission in future releases
                                        (0047) ;
                                        (0048) export  wPWM16_6_ReadPulseWidth    ; deprecated
                                        (0049) export _wPWM16_6_ReadPulseWidth    ; deprecated
                                        (0050) export  wPWM16_6_ReadCounter       ; deprecated
                                        (0051) export _wPWM16_6_ReadCounter       ; deprecated
                                        (0052) 
                                        (0053) 
                                        (0054) AREA servo_module_RAM (RAM,REL)
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  Constant Definitions
                                        (0058) ;-----------------------------------------------
                                        (0059) 
                                        (0060) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                        (0061) 
                                        (0062) 
                                        (0063) ;-----------------------------------------------
                                        (0064) ; Variable Allocation
                                        (0065) ;-----------------------------------------------
                                        (0066) 
                                        (0067) 
                                        (0068) AREA UserModules (ROM, REL)
                                        (0069) 
                                        (0070) .SECTION
                                        (0071) ;-----------------------------------------------------------------------------
                                        (0072) ;  FUNCTION NAME: PWM16_6_EnableInt
                                        (0073) ;
                                        (0074) ;  DESCRIPTION:
                                        (0075) ;     Enables this PWM's interrupt by setting the interrupt enable mask bit
                                        (0076) ;     associated with this User Module. This function has no effect until and
                                        (0077) ;     unless the global interrupts are enabled (for example by using the
                                        (0078) ;     macro M8C_EnableGInt).
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;
                                        (0081) ;  ARGUMENTS:    None.
                                        (0082) ;  RETURNS:      Nothing.
                                        (0083) ;  SIDE EFFECTS: 
                                        (0084) ;    The A and X registers may be modified by this or future implementations
                                        (0085) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0086) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0087) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0088) ;    functions.
                                        (0089) ;
                                        (0090)  PWM16_6_EnableInt:
                                        (0091) _PWM16_6_EnableInt:
                                        (0092)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0093)    PWM16_6_EnableInt_M
                                        (0094)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0095)    ret
                                        (0096) 
                                        (0097) 
                                        (0098) .ENDSECTION
                                        (0099) 
                                        (0100) .SECTION
                                        (0101) ;-----------------------------------------------------------------------------
                                        (0102) ;  FUNCTION NAME: PWM16_6_DisableInt
                                        (0103) ;
                                        (0104) ;  DESCRIPTION:
                                        (0105) ;     Disables this PWM's interrupt by clearing the interrupt enable
                                        (0106) ;     mask bit associated with this User Module.
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) ;
                                        (0109) ;  ARGUMENTS:    None
                                        (0110) ;  RETURNS:      Nothing
                                        (0111) ;  SIDE EFFECTS:
                                        (0112) ;    The A and X registers may be modified by this or future implementations
                                        (0113) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0114) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0115) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0116) ;    functions.
                                        (0117) ;
                                        (0118)  PWM16_6_DisableInt:
                                        (0119) _PWM16_6_DisableInt:
                                        (0120)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0121)    PWM16_6_DisableInt_M
                                        (0122)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0123)    ret
                                        (0124) 
                                        (0125) 
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) .SECTION
                                        (0129) ;-----------------------------------------------------------------------------
                                        (0130) ;  FUNCTION NAME: PWM16_6_Start
                                        (0131) ;
                                        (0132) ;  DESCRIPTION:
                                        (0133) ;     Sets the start bit in the Control register of this user module.  The
                                        (0134) ;     PWM will begin counting on the next input clock as soon as the
                                        (0135) ;     enable input is asserted high.
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;
                                        (0138) ;  ARGUMENTS:    None
                                        (0139) ;  RETURNS:      Nothing
                                        (0140) ;  SIDE EFFECTS:
                                        (0141) ;    The A and X registers may be modified by this or future implementations
                                        (0142) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0143) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0144) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0145) ;    functions.
                                        (0146) ;
                                        (0147)  PWM16_6_Start:
                                        (0148) _PWM16_6_Start:
                                        (0149)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0150)    PWM16_6_Start_M
                                        (0151)    RAM_EPILOGUE RAM_USE_CLASS_1
05E9: 7F       RET                      (0152)    ret
                                        (0153) 
                                        (0154) 
                                        (0155) .ENDSECTION
                                        (0156) 
                                        (0157) .SECTION
                                        (0158) ;-----------------------------------------------------------------------------
                                        (0159) ;  FUNCTION NAME: PWM16_6_Stop
                                        (0160) ;
                                        (0161) ;  DESCRIPTION:
                                        (0162) ;     Disables PWM operation by clearing the start bit in the Control
                                        (0163) ;     register of the LSB block.
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;
                                        (0166) ;  ARGUMENTS:    None
                                        (0167) ;  RETURNS:      Nothing
                                        (0168) ;  SIDE EFFECTS:
                                        (0169) ;    The A and X registers may be modified by this or future implementations
                                        (0170) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0171) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0172) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0173) ;    functions.
                                        (0174) ;
                                        (0175)  PWM16_6_Stop:
                                        (0176) _PWM16_6_Stop:
                                        (0177)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0178)    PWM16_6_Stop_M
                                        (0179)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0180)    ret
                                        (0181) 
                                        (0182) 
                                        (0183) .ENDSECTION
                                        (0184) 
                                        (0185) .SECTION
                                        (0186) ;-----------------------------------------------------------------------------
                                        (0187) ;  FUNCTION NAME: PWM16_6_WritePeriod
                                        (0188) ;
                                        (0189) ;  DESCRIPTION:
                                        (0190) ;     Write the 16-bit period value into the Period register (DR1).
                                        (0191) ;-----------------------------------------------------------------------------
                                        (0192) ;
                                        (0193) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0194) ;  RETURNS:   Nothing
                                        (0195) ;  SIDE EFFECTS:
                                        (0196) ;    If the PWM user module is stopped, then this value will also be
                                        (0197) ;    latched into the Count registers (DR0).
                                        (0198) ;    
                                        (0199) ;    The A and X registers may be modified by this or future implementations
                                        (0200) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0201) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0202) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0203) ;    functions.
                                        (0204) ;
                                        (0205)  PWM16_6_WritePeriod:
                                        (0206) _PWM16_6_WritePeriod:
                                        (0207)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0208)    mov   reg[PWM16_6_PERIOD_LSB_REG], A
                                        (0209)    mov   A, X
                                        (0210)    mov   reg[PWM16_6_PERIOD_MSB_REG], A
                                        (0211)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0212)    ret
                                        (0213) 
                                        (0214) 
                                        (0215) .ENDSECTION
                                        (0216) 
                                        (0217) .SECTION
                                        (0218) ;-----------------------------------------------------------------------------
                                        (0219) ;  FUNCTION NAME: PWM16_6_WritePulseWidth
                                        (0220) ;
                                        (0221) ;  DESCRIPTION:
                                        (0222) ;     Writes the pulse width value into the Compare register (DR2).
                                        (0223) ;-----------------------------------------------------------------------------
                                        (0224) ;
                                        (0225) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0226) ;  RETURNS:      Nothing
                                        (0227) ;  SIDE EFFECTS:
                                        (0228) ;    The A and X registers may be modified by this or future implementations
                                        (0229) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0230) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0231) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0232) ;    functions.
                                        (0233) ;
                                        (0234)  PWM16_6_WritePulseWidth:
                                        (0235) _PWM16_6_WritePulseWidth:
                                        (0236)    RAM_PROLOGUE RAM_USE_CLASS_1
05EA: 60 4A    MOV   REG[0x4A],A        (0237)    mov   reg[PWM16_6_COMPARE_LSB_REG], A
05EC: 5B       MOV   A,X                (0238)    mov   A, X
05ED: 60 4E    MOV   REG[0x4E],A        (0239)    mov   reg[PWM16_6_COMPARE_MSB_REG], A
                                        (0240)    RAM_EPILOGUE RAM_USE_CLASS_1
05EF: 7F       RET                      (0241)    ret
                                        (0242) 
                                        (0243) 
                                        (0244) .ENDSECTION
                                        (0245) 
                                        (0246) .SECTION
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;  FUNCTION NAME: PWM16_6_wReadPulseWidth
                                        (0249) ;
                                        (0250) ;  DESCRIPTION:
                                        (0251) ;     Reads the Compare register.
                                        (0252) ;-----------------------------------------------------------------------------
                                        (0253) ;
                                        (0254) ;  ARGUMENTS:    None
                                        (0255) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0256) ;  SIDE EFFECTS:
                                        (0257) ;    The A and X registers may be modified by this or future implementations
                                        (0258) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0259) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0260) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0261) ;    functions.
                                        (0262) ;
                                        (0263)  PWM16_6_wReadPulseWidth:
                                        (0264) _PWM16_6_wReadPulseWidth:
                                        (0265)  wPWM16_6_ReadPulseWidth:                        ; this name deprecated
                                        (0266) _wPWM16_6_ReadPulseWidth:                        ; this name deprecated
                                        (0267)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0268)    mov   A, reg[PWM16_6_COMPARE_MSB_REG]
                                        (0269)    mov   X, A
                                        (0270)    mov   A, reg[PWM16_6_COMPARE_LSB_REG]
                                        (0271)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0272)    ret
                                        (0273) 
                                        (0274) 
                                        (0275) .ENDSECTION
                                        (0276) 
                                        (0277) .SECTION
                                        (0278) ;-----------------------------------------------------------------------------
                                        (0279) ;  FUNCTION NAME: PWM16_6_wReadCounter
                                        (0280) ;
                                        (0281) ;  DESCRIPTION:
                                        (0282) ;     Returns the value in the Count register (DR0), preserving the value in
                                        (0283) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                        (0284) ;     from the Count to the Compare register by holding the clock low in
                                        (0285) ;     the MSB PSoC block.
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;
                                        (0288) ;  ARGUMENTS: None
                                        (0289) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0290) ;  SIDE EFFECTS:
                                        (0291) ;     1) The user module is stopped momentarily and one or more counts may be missed.
                                        (0292) ;     2) The A and X registers may be modified by this or future implementations
                                        (0293) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0294) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0295) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0296) ;        functions.
                                        (0297) ;
                                        (0298)  PWM16_6_wReadCounter:
                                        (0299) _PWM16_6_wReadCounter:
                                        (0300)  wPWM16_6_ReadCounter:                           ; this name deprecated
                                        (0301) _wPWM16_6_ReadCounter:                           ; this name deprecated
                                        (0302) 
                                        (0303)    bOrigCompareValue:      EQU   0                  ; Frame offset to temp Compare store
                                        (0304)    bOrigClockSetting:      EQU   2                  ; Frame offset to temp Input   store
                                        (0305)    wCounter:               EQU   3                  ; Frame offset to temp Count   store
                                        (0306)    STACK_FRAME_SIZE:       EQU   5                  ; max stack frame size is 5 bytes
                                        (0307) 
                                        (0308)    RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0309)    mov   X, SP                                      ; X <-  stack frame pointer
                                        (0310)    mov   A, reg[PWM16_6_COMPARE_MSB_REG]         ; Save the Compare register on the stack
                                        (0311)    push  A                                          ;
                                        (0312)    mov   A, reg[PWM16_6_COMPARE_LSB_REG]         ;
                                        (0313)    push  A                                          ;  -stack frame now 2 bytes-
                                        (0314)    PWM16_6_Stop_M                                ; Disable the PWM function
                                        (0315)    M8C_SetBank1                                     ;
                                        (0316)    mov   A, reg[PWM16_6_INPUT_LSB_REG]           ; save the LSB clock input setting
                                        (0317)    push  A                                          ;   on the stack (now 3 bytes) and ...
                                        (0318)                                                     ;   hold the clock low:
                                        (0319)    mov   reg[PWM16_6_INPUT_LSB_REG], INPUT_REG_NULL
                                        (0320)    M8C_SetBank0                                     ; Extract the Count via DR2 register
                                        (0321)    mov   A, reg[PWM16_6_COUNTER_MSB_REG]         ; DR2 <- DR0 (in the MSB block)
                                        (0322)    mov   A, reg[PWM16_6_COMPARE_MSB_REG]         ; Stash the Count MSB on the stack
                                        (0323)    push  A                                          ;  -stack frame is now 4 bytes
                                        (0324)    mov   A, reg[PWM16_6_COUNTER_LSB_REG]         ; DR2 <- DR0 (in the LSB block)
                                        (0325)    mov   A, reg[PWM16_6_COMPARE_LSB_REG]         ; Stash the Count LSB on the stack
                                        (0326)    push  A                                          ;   -stack frame is now 5 bytes-
                                        (0327)    mov   A, [X+bOrigCompareValue]                   ; Restore the Compare MSB register
                                        (0328)    mov   reg[PWM16_6_COMPARE_MSB_REG], A         ;
                                        (0329)    mov   A, [X+bOrigCompareValue+1]                 ; Restore the Compare LSB register
                                        (0330)    mov   reg[PWM16_6_COMPARE_LSB_REG], A         ;
                                        (0331)    M8C_SetBank1                                     ; ---Restore the PWM operation
                                        (0332)    mov   A, [X+bOrigClockSetting]                   ; Grab the LSB clock setting...
                                        (0333)    mov   reg[PWM16_6_INPUT_LSB_REG], A           ;    and restore it
                                        (0334)    M8C_SetBank0                                     ;
                                        (0335)    PWM16_6_Start_M                               ; Now re-enable the PWM function
                                        (0336)    pop   A                                          ; Setup the return value
                                        (0337)    pop   X                                          ;
                                        (0338)    ADD   SP, -(STACK_FRAME_SIZE-2)                  ; Zap remainder of stack frame
                                        (0339)    RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0340)    ret
                                        (0341) 
                                        (0342) .ENDSECTION
                                        (0343) 
                                        (0344) ; End of File PWM16_6.asm
FILE: lib\pwm16_5.asm                   (0001) ;;*****************************************************************************
05F0: 43 43 01 OR    REG[0x43],0x1      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM16_5.asm
                                        (0004) ;;   Version: 2.5, Updated on 2013/5/19 at 10:44:6
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "PWM16_5.inc"
                                        (0024) include "memory.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  PWM16_5_EnableInt
                                        (0030) export _PWM16_5_EnableInt
                                        (0031) export  PWM16_5_DisableInt
                                        (0032) export _PWM16_5_DisableInt
                                        (0033) export  PWM16_5_Start
                                        (0034) export _PWM16_5_Start
                                        (0035) export  PWM16_5_Stop
                                        (0036) export _PWM16_5_Stop
                                        (0037) export  PWM16_5_WritePeriod
                                        (0038) export _PWM16_5_WritePeriod
                                        (0039) export  PWM16_5_WritePulseWidth
                                        (0040) export _PWM16_5_WritePulseWidth
                                        (0041) export  PWM16_5_wReadPulseWidth
                                        (0042) export _PWM16_5_wReadPulseWidth
                                        (0043) export  PWM16_5_wReadCounter
                                        (0044) export _PWM16_5_wReadCounter
                                        (0045) 
                                        (0046) ; The following functions are deprecated and subject to omission in future releases
                                        (0047) ;
                                        (0048) export  wPWM16_5_ReadPulseWidth    ; deprecated
                                        (0049) export _wPWM16_5_ReadPulseWidth    ; deprecated
                                        (0050) export  wPWM16_5_ReadCounter       ; deprecated
                                        (0051) export _wPWM16_5_ReadCounter       ; deprecated
                                        (0052) 
                                        (0053) 
                                        (0054) AREA servo_module_RAM (RAM,REL)
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  Constant Definitions
                                        (0058) ;-----------------------------------------------
                                        (0059) 
                                        (0060) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                        (0061) 
                                        (0062) 
                                        (0063) ;-----------------------------------------------
                                        (0064) ; Variable Allocation
                                        (0065) ;-----------------------------------------------
                                        (0066) 
                                        (0067) 
                                        (0068) AREA UserModules (ROM, REL)
                                        (0069) 
                                        (0070) .SECTION
                                        (0071) ;-----------------------------------------------------------------------------
                                        (0072) ;  FUNCTION NAME: PWM16_5_EnableInt
                                        (0073) ;
                                        (0074) ;  DESCRIPTION:
                                        (0075) ;     Enables this PWM's interrupt by setting the interrupt enable mask bit
                                        (0076) ;     associated with this User Module. This function has no effect until and
                                        (0077) ;     unless the global interrupts are enabled (for example by using the
                                        (0078) ;     macro M8C_EnableGInt).
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;
                                        (0081) ;  ARGUMENTS:    None.
                                        (0082) ;  RETURNS:      Nothing.
                                        (0083) ;  SIDE EFFECTS: 
                                        (0084) ;    The A and X registers may be modified by this or future implementations
                                        (0085) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0086) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0087) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0088) ;    functions.
                                        (0089) ;
                                        (0090)  PWM16_5_EnableInt:
                                        (0091) _PWM16_5_EnableInt:
                                        (0092)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0093)    PWM16_5_EnableInt_M
                                        (0094)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0095)    ret
                                        (0096) 
                                        (0097) 
                                        (0098) .ENDSECTION
                                        (0099) 
                                        (0100) .SECTION
                                        (0101) ;-----------------------------------------------------------------------------
                                        (0102) ;  FUNCTION NAME: PWM16_5_DisableInt
                                        (0103) ;
                                        (0104) ;  DESCRIPTION:
                                        (0105) ;     Disables this PWM's interrupt by clearing the interrupt enable
                                        (0106) ;     mask bit associated with this User Module.
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) ;
                                        (0109) ;  ARGUMENTS:    None
                                        (0110) ;  RETURNS:      Nothing
                                        (0111) ;  SIDE EFFECTS:
                                        (0112) ;    The A and X registers may be modified by this or future implementations
                                        (0113) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0114) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0115) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0116) ;    functions.
                                        (0117) ;
                                        (0118)  PWM16_5_DisableInt:
                                        (0119) _PWM16_5_DisableInt:
                                        (0120)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0121)    PWM16_5_DisableInt_M
                                        (0122)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0123)    ret
                                        (0124) 
                                        (0125) 
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) .SECTION
                                        (0129) ;-----------------------------------------------------------------------------
                                        (0130) ;  FUNCTION NAME: PWM16_5_Start
                                        (0131) ;
                                        (0132) ;  DESCRIPTION:
                                        (0133) ;     Sets the start bit in the Control register of this user module.  The
                                        (0134) ;     PWM will begin counting on the next input clock as soon as the
                                        (0135) ;     enable input is asserted high.
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;
                                        (0138) ;  ARGUMENTS:    None
                                        (0139) ;  RETURNS:      Nothing
                                        (0140) ;  SIDE EFFECTS:
                                        (0141) ;    The A and X registers may be modified by this or future implementations
                                        (0142) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0143) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0144) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0145) ;    functions.
                                        (0146) ;
                                        (0147)  PWM16_5_Start:
                                        (0148) _PWM16_5_Start:
                                        (0149)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0150)    PWM16_5_Start_M
                                        (0151)    RAM_EPILOGUE RAM_USE_CLASS_1
05F3: 7F       RET                      (0152)    ret
                                        (0153) 
                                        (0154) 
                                        (0155) .ENDSECTION
                                        (0156) 
                                        (0157) .SECTION
                                        (0158) ;-----------------------------------------------------------------------------
                                        (0159) ;  FUNCTION NAME: PWM16_5_Stop
                                        (0160) ;
                                        (0161) ;  DESCRIPTION:
                                        (0162) ;     Disables PWM operation by clearing the start bit in the Control
                                        (0163) ;     register of the LSB block.
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;
                                        (0166) ;  ARGUMENTS:    None
                                        (0167) ;  RETURNS:      Nothing
                                        (0168) ;  SIDE EFFECTS:
                                        (0169) ;    The A and X registers may be modified by this or future implementations
                                        (0170) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0171) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0172) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0173) ;    functions.
                                        (0174) ;
                                        (0175)  PWM16_5_Stop:
                                        (0176) _PWM16_5_Stop:
                                        (0177)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0178)    PWM16_5_Stop_M
                                        (0179)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0180)    ret
                                        (0181) 
                                        (0182) 
                                        (0183) .ENDSECTION
                                        (0184) 
                                        (0185) .SECTION
                                        (0186) ;-----------------------------------------------------------------------------
                                        (0187) ;  FUNCTION NAME: PWM16_5_WritePeriod
                                        (0188) ;
                                        (0189) ;  DESCRIPTION:
                                        (0190) ;     Write the 16-bit period value into the Period register (DR1).
                                        (0191) ;-----------------------------------------------------------------------------
                                        (0192) ;
                                        (0193) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0194) ;  RETURNS:   Nothing
                                        (0195) ;  SIDE EFFECTS:
                                        (0196) ;    If the PWM user module is stopped, then this value will also be
                                        (0197) ;    latched into the Count registers (DR0).
                                        (0198) ;    
                                        (0199) ;    The A and X registers may be modified by this or future implementations
                                        (0200) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0201) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0202) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0203) ;    functions.
                                        (0204) ;
                                        (0205)  PWM16_5_WritePeriod:
                                        (0206) _PWM16_5_WritePeriod:
                                        (0207)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0208)    mov   reg[PWM16_5_PERIOD_LSB_REG], A
                                        (0209)    mov   A, X
                                        (0210)    mov   reg[PWM16_5_PERIOD_MSB_REG], A
                                        (0211)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0212)    ret
                                        (0213) 
                                        (0214) 
                                        (0215) .ENDSECTION
                                        (0216) 
                                        (0217) .SECTION
                                        (0218) ;-----------------------------------------------------------------------------
                                        (0219) ;  FUNCTION NAME: PWM16_5_WritePulseWidth
                                        (0220) ;
                                        (0221) ;  DESCRIPTION:
                                        (0222) ;     Writes the pulse width value into the Compare register (DR2).
                                        (0223) ;-----------------------------------------------------------------------------
                                        (0224) ;
                                        (0225) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0226) ;  RETURNS:      Nothing
                                        (0227) ;  SIDE EFFECTS:
                                        (0228) ;    The A and X registers may be modified by this or future implementations
                                        (0229) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0230) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0231) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0232) ;    functions.
                                        (0233) ;
                                        (0234)  PWM16_5_WritePulseWidth:
                                        (0235) _PWM16_5_WritePulseWidth:
                                        (0236)    RAM_PROLOGUE RAM_USE_CLASS_1
05F4: 60 42    MOV   REG[0x42],A        (0237)    mov   reg[PWM16_5_COMPARE_LSB_REG], A
05F6: 5B       MOV   A,X                (0238)    mov   A, X
05F7: 60 46    MOV   REG[0x46],A        (0239)    mov   reg[PWM16_5_COMPARE_MSB_REG], A
                                        (0240)    RAM_EPILOGUE RAM_USE_CLASS_1
05F9: 7F       RET                      (0241)    ret
                                        (0242) 
                                        (0243) 
                                        (0244) .ENDSECTION
                                        (0245) 
                                        (0246) .SECTION
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;  FUNCTION NAME: PWM16_5_wReadPulseWidth
                                        (0249) ;
                                        (0250) ;  DESCRIPTION:
                                        (0251) ;     Reads the Compare register.
                                        (0252) ;-----------------------------------------------------------------------------
                                        (0253) ;
                                        (0254) ;  ARGUMENTS:    None
                                        (0255) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0256) ;  SIDE EFFECTS:
                                        (0257) ;    The A and X registers may be modified by this or future implementations
                                        (0258) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0259) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0260) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0261) ;    functions.
                                        (0262) ;
                                        (0263)  PWM16_5_wReadPulseWidth:
                                        (0264) _PWM16_5_wReadPulseWidth:
                                        (0265)  wPWM16_5_ReadPulseWidth:                        ; this name deprecated
                                        (0266) _wPWM16_5_ReadPulseWidth:                        ; this name deprecated
                                        (0267)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0268)    mov   A, reg[PWM16_5_COMPARE_MSB_REG]
                                        (0269)    mov   X, A
                                        (0270)    mov   A, reg[PWM16_5_COMPARE_LSB_REG]
                                        (0271)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0272)    ret
                                        (0273) 
                                        (0274) 
                                        (0275) .ENDSECTION
                                        (0276) 
                                        (0277) .SECTION
                                        (0278) ;-----------------------------------------------------------------------------
                                        (0279) ;  FUNCTION NAME: PWM16_5_wReadCounter
                                        (0280) ;
                                        (0281) ;  DESCRIPTION:
                                        (0282) ;     Returns the value in the Count register (DR0), preserving the value in
                                        (0283) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                        (0284) ;     from the Count to the Compare register by holding the clock low in
                                        (0285) ;     the MSB PSoC block.
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;
                                        (0288) ;  ARGUMENTS: None
                                        (0289) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0290) ;  SIDE EFFECTS:
                                        (0291) ;     1) The user module is stopped momentarily and one or more counts may be missed.
                                        (0292) ;     2) The A and X registers may be modified by this or future implementations
                                        (0293) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0294) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0295) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0296) ;        functions.
                                        (0297) ;
                                        (0298)  PWM16_5_wReadCounter:
                                        (0299) _PWM16_5_wReadCounter:
                                        (0300)  wPWM16_5_ReadCounter:                           ; this name deprecated
                                        (0301) _wPWM16_5_ReadCounter:                           ; this name deprecated
                                        (0302) 
                                        (0303)    bOrigCompareValue:      EQU   0                  ; Frame offset to temp Compare store
                                        (0304)    bOrigClockSetting:      EQU   2                  ; Frame offset to temp Input   store
                                        (0305)    wCounter:               EQU   3                  ; Frame offset to temp Count   store
                                        (0306)    STACK_FRAME_SIZE:       EQU   5                  ; max stack frame size is 5 bytes
                                        (0307) 
                                        (0308)    RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0309)    mov   X, SP                                      ; X <-  stack frame pointer
                                        (0310)    mov   A, reg[PWM16_5_COMPARE_MSB_REG]         ; Save the Compare register on the stack
                                        (0311)    push  A                                          ;
                                        (0312)    mov   A, reg[PWM16_5_COMPARE_LSB_REG]         ;
                                        (0313)    push  A                                          ;  -stack frame now 2 bytes-
                                        (0314)    PWM16_5_Stop_M                                ; Disable the PWM function
                                        (0315)    M8C_SetBank1                                     ;
                                        (0316)    mov   A, reg[PWM16_5_INPUT_LSB_REG]           ; save the LSB clock input setting
                                        (0317)    push  A                                          ;   on the stack (now 3 bytes) and ...
                                        (0318)                                                     ;   hold the clock low:
                                        (0319)    mov   reg[PWM16_5_INPUT_LSB_REG], INPUT_REG_NULL
                                        (0320)    M8C_SetBank0                                     ; Extract the Count via DR2 register
                                        (0321)    mov   A, reg[PWM16_5_COUNTER_MSB_REG]         ; DR2 <- DR0 (in the MSB block)
                                        (0322)    mov   A, reg[PWM16_5_COMPARE_MSB_REG]         ; Stash the Count MSB on the stack
                                        (0323)    push  A                                          ;  -stack frame is now 4 bytes
                                        (0324)    mov   A, reg[PWM16_5_COUNTER_LSB_REG]         ; DR2 <- DR0 (in the LSB block)
                                        (0325)    mov   A, reg[PWM16_5_COMPARE_LSB_REG]         ; Stash the Count LSB on the stack
                                        (0326)    push  A                                          ;   -stack frame is now 5 bytes-
                                        (0327)    mov   A, [X+bOrigCompareValue]                   ; Restore the Compare MSB register
                                        (0328)    mov   reg[PWM16_5_COMPARE_MSB_REG], A         ;
                                        (0329)    mov   A, [X+bOrigCompareValue+1]                 ; Restore the Compare LSB register
                                        (0330)    mov   reg[PWM16_5_COMPARE_LSB_REG], A         ;
                                        (0331)    M8C_SetBank1                                     ; ---Restore the PWM operation
                                        (0332)    mov   A, [X+bOrigClockSetting]                   ; Grab the LSB clock setting...
                                        (0333)    mov   reg[PWM16_5_INPUT_LSB_REG], A           ;    and restore it
                                        (0334)    M8C_SetBank0                                     ;
                                        (0335)    PWM16_5_Start_M                               ; Now re-enable the PWM function
                                        (0336)    pop   A                                          ; Setup the return value
                                        (0337)    pop   X                                          ;
                                        (0338)    ADD   SP, -(STACK_FRAME_SIZE-2)                  ; Zap remainder of stack frame
                                        (0339)    RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0340)    ret
                                        (0341) 
                                        (0342) .ENDSECTION
                                        (0343) 
                                        (0344) ; End of File PWM16_5.asm
FILE: lib\pwm16_4.asm                   (0001) ;;*****************************************************************************
05FA: 43 3B 01 OR    REG[0x3B],0x1      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM16_4.asm
                                        (0004) ;;   Version: 2.5, Updated on 2013/5/19 at 10:44:6
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "PWM16_4.inc"
                                        (0024) include "memory.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  PWM16_4_EnableInt
                                        (0030) export _PWM16_4_EnableInt
                                        (0031) export  PWM16_4_DisableInt
                                        (0032) export _PWM16_4_DisableInt
                                        (0033) export  PWM16_4_Start
                                        (0034) export _PWM16_4_Start
                                        (0035) export  PWM16_4_Stop
                                        (0036) export _PWM16_4_Stop
                                        (0037) export  PWM16_4_WritePeriod
                                        (0038) export _PWM16_4_WritePeriod
                                        (0039) export  PWM16_4_WritePulseWidth
                                        (0040) export _PWM16_4_WritePulseWidth
                                        (0041) export  PWM16_4_wReadPulseWidth
                                        (0042) export _PWM16_4_wReadPulseWidth
                                        (0043) export  PWM16_4_wReadCounter
                                        (0044) export _PWM16_4_wReadCounter
                                        (0045) 
                                        (0046) ; The following functions are deprecated and subject to omission in future releases
                                        (0047) ;
                                        (0048) export  wPWM16_4_ReadPulseWidth    ; deprecated
                                        (0049) export _wPWM16_4_ReadPulseWidth    ; deprecated
                                        (0050) export  wPWM16_4_ReadCounter       ; deprecated
                                        (0051) export _wPWM16_4_ReadCounter       ; deprecated
                                        (0052) 
                                        (0053) 
                                        (0054) AREA servo_module_RAM (RAM,REL)
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  Constant Definitions
                                        (0058) ;-----------------------------------------------
                                        (0059) 
                                        (0060) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                        (0061) 
                                        (0062) 
                                        (0063) ;-----------------------------------------------
                                        (0064) ; Variable Allocation
                                        (0065) ;-----------------------------------------------
                                        (0066) 
                                        (0067) 
                                        (0068) AREA UserModules (ROM, REL)
                                        (0069) 
                                        (0070) .SECTION
                                        (0071) ;-----------------------------------------------------------------------------
                                        (0072) ;  FUNCTION NAME: PWM16_4_EnableInt
                                        (0073) ;
                                        (0074) ;  DESCRIPTION:
                                        (0075) ;     Enables this PWM's interrupt by setting the interrupt enable mask bit
                                        (0076) ;     associated with this User Module. This function has no effect until and
                                        (0077) ;     unless the global interrupts are enabled (for example by using the
                                        (0078) ;     macro M8C_EnableGInt).
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;
                                        (0081) ;  ARGUMENTS:    None.
                                        (0082) ;  RETURNS:      Nothing.
                                        (0083) ;  SIDE EFFECTS: 
                                        (0084) ;    The A and X registers may be modified by this or future implementations
                                        (0085) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0086) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0087) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0088) ;    functions.
                                        (0089) ;
                                        (0090)  PWM16_4_EnableInt:
                                        (0091) _PWM16_4_EnableInt:
                                        (0092)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0093)    PWM16_4_EnableInt_M
                                        (0094)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0095)    ret
                                        (0096) 
                                        (0097) 
                                        (0098) .ENDSECTION
                                        (0099) 
                                        (0100) .SECTION
                                        (0101) ;-----------------------------------------------------------------------------
                                        (0102) ;  FUNCTION NAME: PWM16_4_DisableInt
                                        (0103) ;
                                        (0104) ;  DESCRIPTION:
                                        (0105) ;     Disables this PWM's interrupt by clearing the interrupt enable
                                        (0106) ;     mask bit associated with this User Module.
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) ;
                                        (0109) ;  ARGUMENTS:    None
                                        (0110) ;  RETURNS:      Nothing
                                        (0111) ;  SIDE EFFECTS:
                                        (0112) ;    The A and X registers may be modified by this or future implementations
                                        (0113) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0114) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0115) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0116) ;    functions.
                                        (0117) ;
                                        (0118)  PWM16_4_DisableInt:
                                        (0119) _PWM16_4_DisableInt:
                                        (0120)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0121)    PWM16_4_DisableInt_M
                                        (0122)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0123)    ret
                                        (0124) 
                                        (0125) 
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) .SECTION
                                        (0129) ;-----------------------------------------------------------------------------
                                        (0130) ;  FUNCTION NAME: PWM16_4_Start
                                        (0131) ;
                                        (0132) ;  DESCRIPTION:
                                        (0133) ;     Sets the start bit in the Control register of this user module.  The
                                        (0134) ;     PWM will begin counting on the next input clock as soon as the
                                        (0135) ;     enable input is asserted high.
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;
                                        (0138) ;  ARGUMENTS:    None
                                        (0139) ;  RETURNS:      Nothing
                                        (0140) ;  SIDE EFFECTS:
                                        (0141) ;    The A and X registers may be modified by this or future implementations
                                        (0142) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0143) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0144) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0145) ;    functions.
                                        (0146) ;
                                        (0147)  PWM16_4_Start:
                                        (0148) _PWM16_4_Start:
                                        (0149)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0150)    PWM16_4_Start_M
                                        (0151)    RAM_EPILOGUE RAM_USE_CLASS_1
05FD: 7F       RET                      (0152)    ret
                                        (0153) 
                                        (0154) 
                                        (0155) .ENDSECTION
                                        (0156) 
                                        (0157) .SECTION
                                        (0158) ;-----------------------------------------------------------------------------
                                        (0159) ;  FUNCTION NAME: PWM16_4_Stop
                                        (0160) ;
                                        (0161) ;  DESCRIPTION:
                                        (0162) ;     Disables PWM operation by clearing the start bit in the Control
                                        (0163) ;     register of the LSB block.
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;
                                        (0166) ;  ARGUMENTS:    None
                                        (0167) ;  RETURNS:      Nothing
                                        (0168) ;  SIDE EFFECTS:
                                        (0169) ;    The A and X registers may be modified by this or future implementations
                                        (0170) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0171) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0172) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0173) ;    functions.
                                        (0174) ;
                                        (0175)  PWM16_4_Stop:
                                        (0176) _PWM16_4_Stop:
                                        (0177)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0178)    PWM16_4_Stop_M
                                        (0179)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0180)    ret
                                        (0181) 
                                        (0182) 
                                        (0183) .ENDSECTION
                                        (0184) 
                                        (0185) .SECTION
                                        (0186) ;-----------------------------------------------------------------------------
                                        (0187) ;  FUNCTION NAME: PWM16_4_WritePeriod
                                        (0188) ;
                                        (0189) ;  DESCRIPTION:
                                        (0190) ;     Write the 16-bit period value into the Period register (DR1).
                                        (0191) ;-----------------------------------------------------------------------------
                                        (0192) ;
                                        (0193) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0194) ;  RETURNS:   Nothing
                                        (0195) ;  SIDE EFFECTS:
                                        (0196) ;    If the PWM user module is stopped, then this value will also be
                                        (0197) ;    latched into the Count registers (DR0).
                                        (0198) ;    
                                        (0199) ;    The A and X registers may be modified by this or future implementations
                                        (0200) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0201) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0202) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0203) ;    functions.
                                        (0204) ;
                                        (0205)  PWM16_4_WritePeriod:
                                        (0206) _PWM16_4_WritePeriod:
                                        (0207)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0208)    mov   reg[PWM16_4_PERIOD_LSB_REG], A
                                        (0209)    mov   A, X
                                        (0210)    mov   reg[PWM16_4_PERIOD_MSB_REG], A
                                        (0211)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0212)    ret
                                        (0213) 
                                        (0214) 
                                        (0215) .ENDSECTION
                                        (0216) 
                                        (0217) .SECTION
                                        (0218) ;-----------------------------------------------------------------------------
                                        (0219) ;  FUNCTION NAME: PWM16_4_WritePulseWidth
                                        (0220) ;
                                        (0221) ;  DESCRIPTION:
                                        (0222) ;     Writes the pulse width value into the Compare register (DR2).
                                        (0223) ;-----------------------------------------------------------------------------
                                        (0224) ;
                                        (0225) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0226) ;  RETURNS:      Nothing
                                        (0227) ;  SIDE EFFECTS:
                                        (0228) ;    The A and X registers may be modified by this or future implementations
                                        (0229) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0230) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0231) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0232) ;    functions.
                                        (0233) ;
                                        (0234)  PWM16_4_WritePulseWidth:
                                        (0235) _PWM16_4_WritePulseWidth:
                                        (0236)    RAM_PROLOGUE RAM_USE_CLASS_1
05FE: 60 3A    MOV   REG[0x3A],A        (0237)    mov   reg[PWM16_4_COMPARE_LSB_REG], A
0600: 5B       MOV   A,X                (0238)    mov   A, X
0601: 60 3E    MOV   REG[0x3E],A        (0239)    mov   reg[PWM16_4_COMPARE_MSB_REG], A
                                        (0240)    RAM_EPILOGUE RAM_USE_CLASS_1
0603: 7F       RET                      (0241)    ret
                                        (0242) 
                                        (0243) 
                                        (0244) .ENDSECTION
                                        (0245) 
                                        (0246) .SECTION
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;  FUNCTION NAME: PWM16_4_wReadPulseWidth
                                        (0249) ;
                                        (0250) ;  DESCRIPTION:
                                        (0251) ;     Reads the Compare register.
                                        (0252) ;-----------------------------------------------------------------------------
                                        (0253) ;
                                        (0254) ;  ARGUMENTS:    None
                                        (0255) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0256) ;  SIDE EFFECTS:
                                        (0257) ;    The A and X registers may be modified by this or future implementations
                                        (0258) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0259) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0260) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0261) ;    functions.
                                        (0262) ;
                                        (0263)  PWM16_4_wReadPulseWidth:
                                        (0264) _PWM16_4_wReadPulseWidth:
                                        (0265)  wPWM16_4_ReadPulseWidth:                        ; this name deprecated
                                        (0266) _wPWM16_4_ReadPulseWidth:                        ; this name deprecated
                                        (0267)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0268)    mov   A, reg[PWM16_4_COMPARE_MSB_REG]
                                        (0269)    mov   X, A
                                        (0270)    mov   A, reg[PWM16_4_COMPARE_LSB_REG]
                                        (0271)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0272)    ret
                                        (0273) 
                                        (0274) 
                                        (0275) .ENDSECTION
                                        (0276) 
                                        (0277) .SECTION
                                        (0278) ;-----------------------------------------------------------------------------
                                        (0279) ;  FUNCTION NAME: PWM16_4_wReadCounter
                                        (0280) ;
                                        (0281) ;  DESCRIPTION:
                                        (0282) ;     Returns the value in the Count register (DR0), preserving the value in
                                        (0283) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                        (0284) ;     from the Count to the Compare register by holding the clock low in
                                        (0285) ;     the MSB PSoC block.
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;
                                        (0288) ;  ARGUMENTS: None
                                        (0289) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0290) ;  SIDE EFFECTS:
                                        (0291) ;     1) The user module is stopped momentarily and one or more counts may be missed.
                                        (0292) ;     2) The A and X registers may be modified by this or future implementations
                                        (0293) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0294) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0295) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0296) ;        functions.
                                        (0297) ;
                                        (0298)  PWM16_4_wReadCounter:
                                        (0299) _PWM16_4_wReadCounter:
                                        (0300)  wPWM16_4_ReadCounter:                           ; this name deprecated
                                        (0301) _wPWM16_4_ReadCounter:                           ; this name deprecated
                                        (0302) 
                                        (0303)    bOrigCompareValue:      EQU   0                  ; Frame offset to temp Compare store
                                        (0304)    bOrigClockSetting:      EQU   2                  ; Frame offset to temp Input   store
                                        (0305)    wCounter:               EQU   3                  ; Frame offset to temp Count   store
                                        (0306)    STACK_FRAME_SIZE:       EQU   5                  ; max stack frame size is 5 bytes
                                        (0307) 
                                        (0308)    RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0309)    mov   X, SP                                      ; X <-  stack frame pointer
                                        (0310)    mov   A, reg[PWM16_4_COMPARE_MSB_REG]         ; Save the Compare register on the stack
                                        (0311)    push  A                                          ;
                                        (0312)    mov   A, reg[PWM16_4_COMPARE_LSB_REG]         ;
                                        (0313)    push  A                                          ;  -stack frame now 2 bytes-
                                        (0314)    PWM16_4_Stop_M                                ; Disable the PWM function
                                        (0315)    M8C_SetBank1                                     ;
                                        (0316)    mov   A, reg[PWM16_4_INPUT_LSB_REG]           ; save the LSB clock input setting
                                        (0317)    push  A                                          ;   on the stack (now 3 bytes) and ...
                                        (0318)                                                     ;   hold the clock low:
                                        (0319)    mov   reg[PWM16_4_INPUT_LSB_REG], INPUT_REG_NULL
                                        (0320)    M8C_SetBank0                                     ; Extract the Count via DR2 register
                                        (0321)    mov   A, reg[PWM16_4_COUNTER_MSB_REG]         ; DR2 <- DR0 (in the MSB block)
                                        (0322)    mov   A, reg[PWM16_4_COMPARE_MSB_REG]         ; Stash the Count MSB on the stack
                                        (0323)    push  A                                          ;  -stack frame is now 4 bytes
                                        (0324)    mov   A, reg[PWM16_4_COUNTER_LSB_REG]         ; DR2 <- DR0 (in the LSB block)
                                        (0325)    mov   A, reg[PWM16_4_COMPARE_LSB_REG]         ; Stash the Count LSB on the stack
                                        (0326)    push  A                                          ;   -stack frame is now 5 bytes-
                                        (0327)    mov   A, [X+bOrigCompareValue]                   ; Restore the Compare MSB register
                                        (0328)    mov   reg[PWM16_4_COMPARE_MSB_REG], A         ;
                                        (0329)    mov   A, [X+bOrigCompareValue+1]                 ; Restore the Compare LSB register
                                        (0330)    mov   reg[PWM16_4_COMPARE_LSB_REG], A         ;
                                        (0331)    M8C_SetBank1                                     ; ---Restore the PWM operation
                                        (0332)    mov   A, [X+bOrigClockSetting]                   ; Grab the LSB clock setting...
                                        (0333)    mov   reg[PWM16_4_INPUT_LSB_REG], A           ;    and restore it
                                        (0334)    M8C_SetBank0                                     ;
                                        (0335)    PWM16_4_Start_M                               ; Now re-enable the PWM function
                                        (0336)    pop   A                                          ; Setup the return value
                                        (0337)    pop   X                                          ;
                                        (0338)    ADD   SP, -(STACK_FRAME_SIZE-2)                  ; Zap remainder of stack frame
                                        (0339)    RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0340)    ret
                                        (0341) 
                                        (0342) .ENDSECTION
                                        (0343) 
                                        (0344) ; End of File PWM16_4.asm
FILE: lib\pwm16_3.asm                   (0001) ;;*****************************************************************************
0604: 43 33 01 OR    REG[0x33],0x1      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM16_3.asm
                                        (0004) ;;   Version: 2.5, Updated on 2013/5/19 at 10:44:6
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "PWM16_3.inc"
                                        (0024) include "memory.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  PWM16_3_EnableInt
                                        (0030) export _PWM16_3_EnableInt
                                        (0031) export  PWM16_3_DisableInt
                                        (0032) export _PWM16_3_DisableInt
                                        (0033) export  PWM16_3_Start
                                        (0034) export _PWM16_3_Start
                                        (0035) export  PWM16_3_Stop
                                        (0036) export _PWM16_3_Stop
                                        (0037) export  PWM16_3_WritePeriod
                                        (0038) export _PWM16_3_WritePeriod
                                        (0039) export  PWM16_3_WritePulseWidth
                                        (0040) export _PWM16_3_WritePulseWidth
                                        (0041) export  PWM16_3_wReadPulseWidth
                                        (0042) export _PWM16_3_wReadPulseWidth
                                        (0043) export  PWM16_3_wReadCounter
                                        (0044) export _PWM16_3_wReadCounter
                                        (0045) 
                                        (0046) ; The following functions are deprecated and subject to omission in future releases
                                        (0047) ;
                                        (0048) export  wPWM16_3_ReadPulseWidth    ; deprecated
                                        (0049) export _wPWM16_3_ReadPulseWidth    ; deprecated
                                        (0050) export  wPWM16_3_ReadCounter       ; deprecated
                                        (0051) export _wPWM16_3_ReadCounter       ; deprecated
                                        (0052) 
                                        (0053) 
                                        (0054) AREA servo_module_RAM (RAM,REL)
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  Constant Definitions
                                        (0058) ;-----------------------------------------------
                                        (0059) 
                                        (0060) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                        (0061) 
                                        (0062) 
                                        (0063) ;-----------------------------------------------
                                        (0064) ; Variable Allocation
                                        (0065) ;-----------------------------------------------
                                        (0066) 
                                        (0067) 
                                        (0068) AREA UserModules (ROM, REL)
                                        (0069) 
                                        (0070) .SECTION
                                        (0071) ;-----------------------------------------------------------------------------
                                        (0072) ;  FUNCTION NAME: PWM16_3_EnableInt
                                        (0073) ;
                                        (0074) ;  DESCRIPTION:
                                        (0075) ;     Enables this PWM's interrupt by setting the interrupt enable mask bit
                                        (0076) ;     associated with this User Module. This function has no effect until and
                                        (0077) ;     unless the global interrupts are enabled (for example by using the
                                        (0078) ;     macro M8C_EnableGInt).
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;
                                        (0081) ;  ARGUMENTS:    None.
                                        (0082) ;  RETURNS:      Nothing.
                                        (0083) ;  SIDE EFFECTS: 
                                        (0084) ;    The A and X registers may be modified by this or future implementations
                                        (0085) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0086) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0087) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0088) ;    functions.
                                        (0089) ;
                                        (0090)  PWM16_3_EnableInt:
                                        (0091) _PWM16_3_EnableInt:
                                        (0092)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0093)    PWM16_3_EnableInt_M
                                        (0094)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0095)    ret
                                        (0096) 
                                        (0097) 
                                        (0098) .ENDSECTION
                                        (0099) 
                                        (0100) .SECTION
                                        (0101) ;-----------------------------------------------------------------------------
                                        (0102) ;  FUNCTION NAME: PWM16_3_DisableInt
                                        (0103) ;
                                        (0104) ;  DESCRIPTION:
                                        (0105) ;     Disables this PWM's interrupt by clearing the interrupt enable
                                        (0106) ;     mask bit associated with this User Module.
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) ;
                                        (0109) ;  ARGUMENTS:    None
                                        (0110) ;  RETURNS:      Nothing
                                        (0111) ;  SIDE EFFECTS:
                                        (0112) ;    The A and X registers may be modified by this or future implementations
                                        (0113) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0114) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0115) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0116) ;    functions.
                                        (0117) ;
                                        (0118)  PWM16_3_DisableInt:
                                        (0119) _PWM16_3_DisableInt:
                                        (0120)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0121)    PWM16_3_DisableInt_M
                                        (0122)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0123)    ret
                                        (0124) 
                                        (0125) 
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) .SECTION
                                        (0129) ;-----------------------------------------------------------------------------
                                        (0130) ;  FUNCTION NAME: PWM16_3_Start
                                        (0131) ;
                                        (0132) ;  DESCRIPTION:
                                        (0133) ;     Sets the start bit in the Control register of this user module.  The
                                        (0134) ;     PWM will begin counting on the next input clock as soon as the
                                        (0135) ;     enable input is asserted high.
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;
                                        (0138) ;  ARGUMENTS:    None
                                        (0139) ;  RETURNS:      Nothing
                                        (0140) ;  SIDE EFFECTS:
                                        (0141) ;    The A and X registers may be modified by this or future implementations
                                        (0142) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0143) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0144) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0145) ;    functions.
                                        (0146) ;
                                        (0147)  PWM16_3_Start:
                                        (0148) _PWM16_3_Start:
                                        (0149)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0150)    PWM16_3_Start_M
                                        (0151)    RAM_EPILOGUE RAM_USE_CLASS_1
0607: 7F       RET                      (0152)    ret
                                        (0153) 
                                        (0154) 
                                        (0155) .ENDSECTION
                                        (0156) 
                                        (0157) .SECTION
                                        (0158) ;-----------------------------------------------------------------------------
                                        (0159) ;  FUNCTION NAME: PWM16_3_Stop
                                        (0160) ;
                                        (0161) ;  DESCRIPTION:
                                        (0162) ;     Disables PWM operation by clearing the start bit in the Control
                                        (0163) ;     register of the LSB block.
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;
                                        (0166) ;  ARGUMENTS:    None
                                        (0167) ;  RETURNS:      Nothing
                                        (0168) ;  SIDE EFFECTS:
                                        (0169) ;    The A and X registers may be modified by this or future implementations
                                        (0170) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0171) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0172) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0173) ;    functions.
                                        (0174) ;
                                        (0175)  PWM16_3_Stop:
                                        (0176) _PWM16_3_Stop:
                                        (0177)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0178)    PWM16_3_Stop_M
                                        (0179)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0180)    ret
                                        (0181) 
                                        (0182) 
                                        (0183) .ENDSECTION
                                        (0184) 
                                        (0185) .SECTION
                                        (0186) ;-----------------------------------------------------------------------------
                                        (0187) ;  FUNCTION NAME: PWM16_3_WritePeriod
                                        (0188) ;
                                        (0189) ;  DESCRIPTION:
                                        (0190) ;     Write the 16-bit period value into the Period register (DR1).
                                        (0191) ;-----------------------------------------------------------------------------
                                        (0192) ;
                                        (0193) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0194) ;  RETURNS:   Nothing
                                        (0195) ;  SIDE EFFECTS:
                                        (0196) ;    If the PWM user module is stopped, then this value will also be
                                        (0197) ;    latched into the Count registers (DR0).
                                        (0198) ;    
                                        (0199) ;    The A and X registers may be modified by this or future implementations
                                        (0200) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0201) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0202) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0203) ;    functions.
                                        (0204) ;
                                        (0205)  PWM16_3_WritePeriod:
                                        (0206) _PWM16_3_WritePeriod:
                                        (0207)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0208)    mov   reg[PWM16_3_PERIOD_LSB_REG], A
                                        (0209)    mov   A, X
                                        (0210)    mov   reg[PWM16_3_PERIOD_MSB_REG], A
                                        (0211)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0212)    ret
                                        (0213) 
                                        (0214) 
                                        (0215) .ENDSECTION
                                        (0216) 
                                        (0217) .SECTION
                                        (0218) ;-----------------------------------------------------------------------------
                                        (0219) ;  FUNCTION NAME: PWM16_3_WritePulseWidth
                                        (0220) ;
                                        (0221) ;  DESCRIPTION:
                                        (0222) ;     Writes the pulse width value into the Compare register (DR2).
                                        (0223) ;-----------------------------------------------------------------------------
                                        (0224) ;
                                        (0225) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0226) ;  RETURNS:      Nothing
                                        (0227) ;  SIDE EFFECTS:
                                        (0228) ;    The A and X registers may be modified by this or future implementations
                                        (0229) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0230) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0231) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0232) ;    functions.
                                        (0233) ;
                                        (0234)  PWM16_3_WritePulseWidth:
                                        (0235) _PWM16_3_WritePulseWidth:
                                        (0236)    RAM_PROLOGUE RAM_USE_CLASS_1
0608: 60 32    MOV   REG[0x32],A        (0237)    mov   reg[PWM16_3_COMPARE_LSB_REG], A
060A: 5B       MOV   A,X                (0238)    mov   A, X
060B: 60 36    MOV   REG[0x36],A        (0239)    mov   reg[PWM16_3_COMPARE_MSB_REG], A
                                        (0240)    RAM_EPILOGUE RAM_USE_CLASS_1
060D: 7F       RET                      (0241)    ret
                                        (0242) 
                                        (0243) 
                                        (0244) .ENDSECTION
                                        (0245) 
                                        (0246) .SECTION
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;  FUNCTION NAME: PWM16_3_wReadPulseWidth
                                        (0249) ;
                                        (0250) ;  DESCRIPTION:
                                        (0251) ;     Reads the Compare register.
                                        (0252) ;-----------------------------------------------------------------------------
                                        (0253) ;
                                        (0254) ;  ARGUMENTS:    None
                                        (0255) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0256) ;  SIDE EFFECTS:
                                        (0257) ;    The A and X registers may be modified by this or future implementations
                                        (0258) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0259) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0260) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0261) ;    functions.
                                        (0262) ;
                                        (0263)  PWM16_3_wReadPulseWidth:
                                        (0264) _PWM16_3_wReadPulseWidth:
                                        (0265)  wPWM16_3_ReadPulseWidth:                        ; this name deprecated
                                        (0266) _wPWM16_3_ReadPulseWidth:                        ; this name deprecated
                                        (0267)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0268)    mov   A, reg[PWM16_3_COMPARE_MSB_REG]
                                        (0269)    mov   X, A
                                        (0270)    mov   A, reg[PWM16_3_COMPARE_LSB_REG]
                                        (0271)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0272)    ret
                                        (0273) 
                                        (0274) 
                                        (0275) .ENDSECTION
                                        (0276) 
                                        (0277) .SECTION
                                        (0278) ;-----------------------------------------------------------------------------
                                        (0279) ;  FUNCTION NAME: PWM16_3_wReadCounter
                                        (0280) ;
                                        (0281) ;  DESCRIPTION:
                                        (0282) ;     Returns the value in the Count register (DR0), preserving the value in
                                        (0283) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                        (0284) ;     from the Count to the Compare register by holding the clock low in
                                        (0285) ;     the MSB PSoC block.
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;
                                        (0288) ;  ARGUMENTS: None
                                        (0289) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0290) ;  SIDE EFFECTS:
                                        (0291) ;     1) The user module is stopped momentarily and one or more counts may be missed.
                                        (0292) ;     2) The A and X registers may be modified by this or future implementations
                                        (0293) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0294) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0295) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0296) ;        functions.
                                        (0297) ;
                                        (0298)  PWM16_3_wReadCounter:
                                        (0299) _PWM16_3_wReadCounter:
                                        (0300)  wPWM16_3_ReadCounter:                           ; this name deprecated
                                        (0301) _wPWM16_3_ReadCounter:                           ; this name deprecated
                                        (0302) 
                                        (0303)    bOrigCompareValue:      EQU   0                  ; Frame offset to temp Compare store
                                        (0304)    bOrigClockSetting:      EQU   2                  ; Frame offset to temp Input   store
                                        (0305)    wCounter:               EQU   3                  ; Frame offset to temp Count   store
                                        (0306)    STACK_FRAME_SIZE:       EQU   5                  ; max stack frame size is 5 bytes
                                        (0307) 
                                        (0308)    RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0309)    mov   X, SP                                      ; X <-  stack frame pointer
                                        (0310)    mov   A, reg[PWM16_3_COMPARE_MSB_REG]         ; Save the Compare register on the stack
                                        (0311)    push  A                                          ;
                                        (0312)    mov   A, reg[PWM16_3_COMPARE_LSB_REG]         ;
                                        (0313)    push  A                                          ;  -stack frame now 2 bytes-
                                        (0314)    PWM16_3_Stop_M                                ; Disable the PWM function
                                        (0315)    M8C_SetBank1                                     ;
                                        (0316)    mov   A, reg[PWM16_3_INPUT_LSB_REG]           ; save the LSB clock input setting
                                        (0317)    push  A                                          ;   on the stack (now 3 bytes) and ...
                                        (0318)                                                     ;   hold the clock low:
                                        (0319)    mov   reg[PWM16_3_INPUT_LSB_REG], INPUT_REG_NULL
                                        (0320)    M8C_SetBank0                                     ; Extract the Count via DR2 register
                                        (0321)    mov   A, reg[PWM16_3_COUNTER_MSB_REG]         ; DR2 <- DR0 (in the MSB block)
                                        (0322)    mov   A, reg[PWM16_3_COMPARE_MSB_REG]         ; Stash the Count MSB on the stack
                                        (0323)    push  A                                          ;  -stack frame is now 4 bytes
                                        (0324)    mov   A, reg[PWM16_3_COUNTER_LSB_REG]         ; DR2 <- DR0 (in the LSB block)
                                        (0325)    mov   A, reg[PWM16_3_COMPARE_LSB_REG]         ; Stash the Count LSB on the stack
                                        (0326)    push  A                                          ;   -stack frame is now 5 bytes-
                                        (0327)    mov   A, [X+bOrigCompareValue]                   ; Restore the Compare MSB register
                                        (0328)    mov   reg[PWM16_3_COMPARE_MSB_REG], A         ;
                                        (0329)    mov   A, [X+bOrigCompareValue+1]                 ; Restore the Compare LSB register
                                        (0330)    mov   reg[PWM16_3_COMPARE_LSB_REG], A         ;
                                        (0331)    M8C_SetBank1                                     ; ---Restore the PWM operation
                                        (0332)    mov   A, [X+bOrigClockSetting]                   ; Grab the LSB clock setting...
                                        (0333)    mov   reg[PWM16_3_INPUT_LSB_REG], A           ;    and restore it
                                        (0334)    M8C_SetBank0                                     ;
                                        (0335)    PWM16_3_Start_M                               ; Now re-enable the PWM function
                                        (0336)    pop   A                                          ; Setup the return value
                                        (0337)    pop   X                                          ;
                                        (0338)    ADD   SP, -(STACK_FRAME_SIZE-2)                  ; Zap remainder of stack frame
                                        (0339)    RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0340)    ret
                                        (0341) 
                                        (0342) .ENDSECTION
                                        (0343) 
                                        (0344) ; End of File PWM16_3.asm
FILE: lib\pwm16_2.asm                   (0001) ;;*****************************************************************************
060E: 43 2B 01 OR    REG[0x2B],0x1      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM16_2.asm
                                        (0004) ;;   Version: 2.5, Updated on 2013/5/19 at 10:44:6
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "PWM16_2.inc"
                                        (0024) include "memory.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  PWM16_2_EnableInt
                                        (0030) export _PWM16_2_EnableInt
                                        (0031) export  PWM16_2_DisableInt
                                        (0032) export _PWM16_2_DisableInt
                                        (0033) export  PWM16_2_Start
                                        (0034) export _PWM16_2_Start
                                        (0035) export  PWM16_2_Stop
                                        (0036) export _PWM16_2_Stop
                                        (0037) export  PWM16_2_WritePeriod
                                        (0038) export _PWM16_2_WritePeriod
                                        (0039) export  PWM16_2_WritePulseWidth
                                        (0040) export _PWM16_2_WritePulseWidth
                                        (0041) export  PWM16_2_wReadPulseWidth
                                        (0042) export _PWM16_2_wReadPulseWidth
                                        (0043) export  PWM16_2_wReadCounter
                                        (0044) export _PWM16_2_wReadCounter
                                        (0045) 
                                        (0046) ; The following functions are deprecated and subject to omission in future releases
                                        (0047) ;
                                        (0048) export  wPWM16_2_ReadPulseWidth    ; deprecated
                                        (0049) export _wPWM16_2_ReadPulseWidth    ; deprecated
                                        (0050) export  wPWM16_2_ReadCounter       ; deprecated
                                        (0051) export _wPWM16_2_ReadCounter       ; deprecated
                                        (0052) 
                                        (0053) 
                                        (0054) AREA servo_module_RAM (RAM,REL)
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  Constant Definitions
                                        (0058) ;-----------------------------------------------
                                        (0059) 
                                        (0060) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                        (0061) 
                                        (0062) 
                                        (0063) ;-----------------------------------------------
                                        (0064) ; Variable Allocation
                                        (0065) ;-----------------------------------------------
                                        (0066) 
                                        (0067) 
                                        (0068) AREA UserModules (ROM, REL)
                                        (0069) 
                                        (0070) .SECTION
                                        (0071) ;-----------------------------------------------------------------------------
                                        (0072) ;  FUNCTION NAME: PWM16_2_EnableInt
                                        (0073) ;
                                        (0074) ;  DESCRIPTION:
                                        (0075) ;     Enables this PWM's interrupt by setting the interrupt enable mask bit
                                        (0076) ;     associated with this User Module. This function has no effect until and
                                        (0077) ;     unless the global interrupts are enabled (for example by using the
                                        (0078) ;     macro M8C_EnableGInt).
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;
                                        (0081) ;  ARGUMENTS:    None.
                                        (0082) ;  RETURNS:      Nothing.
                                        (0083) ;  SIDE EFFECTS: 
                                        (0084) ;    The A and X registers may be modified by this or future implementations
                                        (0085) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0086) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0087) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0088) ;    functions.
                                        (0089) ;
                                        (0090)  PWM16_2_EnableInt:
                                        (0091) _PWM16_2_EnableInt:
                                        (0092)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0093)    PWM16_2_EnableInt_M
                                        (0094)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0095)    ret
                                        (0096) 
                                        (0097) 
                                        (0098) .ENDSECTION
                                        (0099) 
                                        (0100) .SECTION
                                        (0101) ;-----------------------------------------------------------------------------
                                        (0102) ;  FUNCTION NAME: PWM16_2_DisableInt
                                        (0103) ;
                                        (0104) ;  DESCRIPTION:
                                        (0105) ;     Disables this PWM's interrupt by clearing the interrupt enable
                                        (0106) ;     mask bit associated with this User Module.
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) ;
                                        (0109) ;  ARGUMENTS:    None
                                        (0110) ;  RETURNS:      Nothing
                                        (0111) ;  SIDE EFFECTS:
                                        (0112) ;    The A and X registers may be modified by this or future implementations
                                        (0113) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0114) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0115) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0116) ;    functions.
                                        (0117) ;
                                        (0118)  PWM16_2_DisableInt:
                                        (0119) _PWM16_2_DisableInt:
                                        (0120)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0121)    PWM16_2_DisableInt_M
                                        (0122)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0123)    ret
                                        (0124) 
                                        (0125) 
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) .SECTION
                                        (0129) ;-----------------------------------------------------------------------------
                                        (0130) ;  FUNCTION NAME: PWM16_2_Start
                                        (0131) ;
                                        (0132) ;  DESCRIPTION:
                                        (0133) ;     Sets the start bit in the Control register of this user module.  The
                                        (0134) ;     PWM will begin counting on the next input clock as soon as the
                                        (0135) ;     enable input is asserted high.
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;
                                        (0138) ;  ARGUMENTS:    None
                                        (0139) ;  RETURNS:      Nothing
                                        (0140) ;  SIDE EFFECTS:
                                        (0141) ;    The A and X registers may be modified by this or future implementations
                                        (0142) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0143) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0144) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0145) ;    functions.
                                        (0146) ;
                                        (0147)  PWM16_2_Start:
                                        (0148) _PWM16_2_Start:
                                        (0149)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0150)    PWM16_2_Start_M
                                        (0151)    RAM_EPILOGUE RAM_USE_CLASS_1
0611: 7F       RET                      (0152)    ret
                                        (0153) 
                                        (0154) 
                                        (0155) .ENDSECTION
                                        (0156) 
                                        (0157) .SECTION
                                        (0158) ;-----------------------------------------------------------------------------
                                        (0159) ;  FUNCTION NAME: PWM16_2_Stop
                                        (0160) ;
                                        (0161) ;  DESCRIPTION:
                                        (0162) ;     Disables PWM operation by clearing the start bit in the Control
                                        (0163) ;     register of the LSB block.
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;
                                        (0166) ;  ARGUMENTS:    None
                                        (0167) ;  RETURNS:      Nothing
                                        (0168) ;  SIDE EFFECTS:
                                        (0169) ;    The A and X registers may be modified by this or future implementations
                                        (0170) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0171) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0172) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0173) ;    functions.
                                        (0174) ;
                                        (0175)  PWM16_2_Stop:
                                        (0176) _PWM16_2_Stop:
                                        (0177)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0178)    PWM16_2_Stop_M
                                        (0179)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0180)    ret
                                        (0181) 
                                        (0182) 
                                        (0183) .ENDSECTION
                                        (0184) 
                                        (0185) .SECTION
                                        (0186) ;-----------------------------------------------------------------------------
                                        (0187) ;  FUNCTION NAME: PWM16_2_WritePeriod
                                        (0188) ;
                                        (0189) ;  DESCRIPTION:
                                        (0190) ;     Write the 16-bit period value into the Period register (DR1).
                                        (0191) ;-----------------------------------------------------------------------------
                                        (0192) ;
                                        (0193) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0194) ;  RETURNS:   Nothing
                                        (0195) ;  SIDE EFFECTS:
                                        (0196) ;    If the PWM user module is stopped, then this value will also be
                                        (0197) ;    latched into the Count registers (DR0).
                                        (0198) ;    
                                        (0199) ;    The A and X registers may be modified by this or future implementations
                                        (0200) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0201) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0202) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0203) ;    functions.
                                        (0204) ;
                                        (0205)  PWM16_2_WritePeriod:
                                        (0206) _PWM16_2_WritePeriod:
                                        (0207)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0208)    mov   reg[PWM16_2_PERIOD_LSB_REG], A
                                        (0209)    mov   A, X
                                        (0210)    mov   reg[PWM16_2_PERIOD_MSB_REG], A
                                        (0211)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0212)    ret
                                        (0213) 
                                        (0214) 
                                        (0215) .ENDSECTION
                                        (0216) 
                                        (0217) .SECTION
                                        (0218) ;-----------------------------------------------------------------------------
                                        (0219) ;  FUNCTION NAME: PWM16_2_WritePulseWidth
                                        (0220) ;
                                        (0221) ;  DESCRIPTION:
                                        (0222) ;     Writes the pulse width value into the Compare register (DR2).
                                        (0223) ;-----------------------------------------------------------------------------
                                        (0224) ;
                                        (0225) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0226) ;  RETURNS:      Nothing
                                        (0227) ;  SIDE EFFECTS:
                                        (0228) ;    The A and X registers may be modified by this or future implementations
                                        (0229) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0230) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0231) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0232) ;    functions.
                                        (0233) ;
                                        (0234)  PWM16_2_WritePulseWidth:
                                        (0235) _PWM16_2_WritePulseWidth:
                                        (0236)    RAM_PROLOGUE RAM_USE_CLASS_1
0612: 60 2A    MOV   REG[0x2A],A        (0237)    mov   reg[PWM16_2_COMPARE_LSB_REG], A
0614: 5B       MOV   A,X                (0238)    mov   A, X
0615: 60 2E    MOV   REG[0x2E],A        (0239)    mov   reg[PWM16_2_COMPARE_MSB_REG], A
                                        (0240)    RAM_EPILOGUE RAM_USE_CLASS_1
0617: 7F       RET                      (0241)    ret
                                        (0242) 
                                        (0243) 
                                        (0244) .ENDSECTION
                                        (0245) 
                                        (0246) .SECTION
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;  FUNCTION NAME: PWM16_2_wReadPulseWidth
                                        (0249) ;
                                        (0250) ;  DESCRIPTION:
                                        (0251) ;     Reads the Compare register.
                                        (0252) ;-----------------------------------------------------------------------------
                                        (0253) ;
                                        (0254) ;  ARGUMENTS:    None
                                        (0255) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0256) ;  SIDE EFFECTS:
                                        (0257) ;    The A and X registers may be modified by this or future implementations
                                        (0258) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0259) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0260) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0261) ;    functions.
                                        (0262) ;
                                        (0263)  PWM16_2_wReadPulseWidth:
                                        (0264) _PWM16_2_wReadPulseWidth:
                                        (0265)  wPWM16_2_ReadPulseWidth:                        ; this name deprecated
                                        (0266) _wPWM16_2_ReadPulseWidth:                        ; this name deprecated
                                        (0267)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0268)    mov   A, reg[PWM16_2_COMPARE_MSB_REG]
                                        (0269)    mov   X, A
                                        (0270)    mov   A, reg[PWM16_2_COMPARE_LSB_REG]
                                        (0271)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0272)    ret
                                        (0273) 
                                        (0274) 
                                        (0275) .ENDSECTION
                                        (0276) 
                                        (0277) .SECTION
                                        (0278) ;-----------------------------------------------------------------------------
                                        (0279) ;  FUNCTION NAME: PWM16_2_wReadCounter
                                        (0280) ;
                                        (0281) ;  DESCRIPTION:
                                        (0282) ;     Returns the value in the Count register (DR0), preserving the value in
                                        (0283) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                        (0284) ;     from the Count to the Compare register by holding the clock low in
                                        (0285) ;     the MSB PSoC block.
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;
                                        (0288) ;  ARGUMENTS: None
                                        (0289) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0290) ;  SIDE EFFECTS:
                                        (0291) ;     1) The user module is stopped momentarily and one or more counts may be missed.
                                        (0292) ;     2) The A and X registers may be modified by this or future implementations
                                        (0293) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0294) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0295) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0296) ;        functions.
                                        (0297) ;
                                        (0298)  PWM16_2_wReadCounter:
                                        (0299) _PWM16_2_wReadCounter:
                                        (0300)  wPWM16_2_ReadCounter:                           ; this name deprecated
                                        (0301) _wPWM16_2_ReadCounter:                           ; this name deprecated
                                        (0302) 
                                        (0303)    bOrigCompareValue:      EQU   0                  ; Frame offset to temp Compare store
                                        (0304)    bOrigClockSetting:      EQU   2                  ; Frame offset to temp Input   store
                                        (0305)    wCounter:               EQU   3                  ; Frame offset to temp Count   store
                                        (0306)    STACK_FRAME_SIZE:       EQU   5                  ; max stack frame size is 5 bytes
                                        (0307) 
                                        (0308)    RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0309)    mov   X, SP                                      ; X <-  stack frame pointer
                                        (0310)    mov   A, reg[PWM16_2_COMPARE_MSB_REG]         ; Save the Compare register on the stack
                                        (0311)    push  A                                          ;
                                        (0312)    mov   A, reg[PWM16_2_COMPARE_LSB_REG]         ;
                                        (0313)    push  A                                          ;  -stack frame now 2 bytes-
                                        (0314)    PWM16_2_Stop_M                                ; Disable the PWM function
                                        (0315)    M8C_SetBank1                                     ;
                                        (0316)    mov   A, reg[PWM16_2_INPUT_LSB_REG]           ; save the LSB clock input setting
                                        (0317)    push  A                                          ;   on the stack (now 3 bytes) and ...
                                        (0318)                                                     ;   hold the clock low:
                                        (0319)    mov   reg[PWM16_2_INPUT_LSB_REG], INPUT_REG_NULL
                                        (0320)    M8C_SetBank0                                     ; Extract the Count via DR2 register
                                        (0321)    mov   A, reg[PWM16_2_COUNTER_MSB_REG]         ; DR2 <- DR0 (in the MSB block)
                                        (0322)    mov   A, reg[PWM16_2_COMPARE_MSB_REG]         ; Stash the Count MSB on the stack
                                        (0323)    push  A                                          ;  -stack frame is now 4 bytes
                                        (0324)    mov   A, reg[PWM16_2_COUNTER_LSB_REG]         ; DR2 <- DR0 (in the LSB block)
                                        (0325)    mov   A, reg[PWM16_2_COMPARE_LSB_REG]         ; Stash the Count LSB on the stack
                                        (0326)    push  A                                          ;   -stack frame is now 5 bytes-
                                        (0327)    mov   A, [X+bOrigCompareValue]                   ; Restore the Compare MSB register
                                        (0328)    mov   reg[PWM16_2_COMPARE_MSB_REG], A         ;
                                        (0329)    mov   A, [X+bOrigCompareValue+1]                 ; Restore the Compare LSB register
                                        (0330)    mov   reg[PWM16_2_COMPARE_LSB_REG], A         ;
                                        (0331)    M8C_SetBank1                                     ; ---Restore the PWM operation
                                        (0332)    mov   A, [X+bOrigClockSetting]                   ; Grab the LSB clock setting...
                                        (0333)    mov   reg[PWM16_2_INPUT_LSB_REG], A           ;    and restore it
                                        (0334)    M8C_SetBank0                                     ;
                                        (0335)    PWM16_2_Start_M                               ; Now re-enable the PWM function
                                        (0336)    pop   A                                          ; Setup the return value
                                        (0337)    pop   X                                          ;
                                        (0338)    ADD   SP, -(STACK_FRAME_SIZE-2)                  ; Zap remainder of stack frame
                                        (0339)    RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0340)    ret
                                        (0341) 
                                        (0342) .ENDSECTION
                                        (0343) 
                                        (0344) ; End of File PWM16_2.asm
FILE: lib\pwm16_1.asm                   (0001) ;;*****************************************************************************
0618: 43 23 01 OR    REG[0x23],0x1      (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: PWM16_1.asm
                                        (0004) ;;   Version: 2.5, Updated on 2013/5/19 at 10:44:6
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: PWM16 User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "PWM16_1.inc"
                                        (0024) include "memory.inc"
                                        (0025) 
                                        (0026) ;-----------------------------------------------
                                        (0027) ;  Global Symbols
                                        (0028) ;-----------------------------------------------
                                        (0029) export  PWM16_1_EnableInt
                                        (0030) export _PWM16_1_EnableInt
                                        (0031) export  PWM16_1_DisableInt
                                        (0032) export _PWM16_1_DisableInt
                                        (0033) export  PWM16_1_Start
                                        (0034) export _PWM16_1_Start
                                        (0035) export  PWM16_1_Stop
                                        (0036) export _PWM16_1_Stop
                                        (0037) export  PWM16_1_WritePeriod
                                        (0038) export _PWM16_1_WritePeriod
                                        (0039) export  PWM16_1_WritePulseWidth
                                        (0040) export _PWM16_1_WritePulseWidth
                                        (0041) export  PWM16_1_wReadPulseWidth
                                        (0042) export _PWM16_1_wReadPulseWidth
                                        (0043) export  PWM16_1_wReadCounter
                                        (0044) export _PWM16_1_wReadCounter
                                        (0045) 
                                        (0046) ; The following functions are deprecated and subject to omission in future releases
                                        (0047) ;
                                        (0048) export  wPWM16_1_ReadPulseWidth    ; deprecated
                                        (0049) export _wPWM16_1_ReadPulseWidth    ; deprecated
                                        (0050) export  wPWM16_1_ReadCounter       ; deprecated
                                        (0051) export _wPWM16_1_ReadCounter       ; deprecated
                                        (0052) 
                                        (0053) 
                                        (0054) AREA servo_module_RAM (RAM,REL)
                                        (0055) 
                                        (0056) ;-----------------------------------------------
                                        (0057) ;  Constant Definitions
                                        (0058) ;-----------------------------------------------
                                        (0059) 
                                        (0060) INPUT_REG_NULL:                equ 0x00    ; Clear the input register
                                        (0061) 
                                        (0062) 
                                        (0063) ;-----------------------------------------------
                                        (0064) ; Variable Allocation
                                        (0065) ;-----------------------------------------------
                                        (0066) 
                                        (0067) 
                                        (0068) AREA UserModules (ROM, REL)
                                        (0069) 
                                        (0070) .SECTION
                                        (0071) ;-----------------------------------------------------------------------------
                                        (0072) ;  FUNCTION NAME: PWM16_1_EnableInt
                                        (0073) ;
                                        (0074) ;  DESCRIPTION:
                                        (0075) ;     Enables this PWM's interrupt by setting the interrupt enable mask bit
                                        (0076) ;     associated with this User Module. This function has no effect until and
                                        (0077) ;     unless the global interrupts are enabled (for example by using the
                                        (0078) ;     macro M8C_EnableGInt).
                                        (0079) ;-----------------------------------------------------------------------------
                                        (0080) ;
                                        (0081) ;  ARGUMENTS:    None.
                                        (0082) ;  RETURNS:      Nothing.
                                        (0083) ;  SIDE EFFECTS: 
                                        (0084) ;    The A and X registers may be modified by this or future implementations
                                        (0085) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0086) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0087) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0088) ;    functions.
                                        (0089) ;
                                        (0090)  PWM16_1_EnableInt:
                                        (0091) _PWM16_1_EnableInt:
                                        (0092)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0093)    PWM16_1_EnableInt_M
                                        (0094)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0095)    ret
                                        (0096) 
                                        (0097) 
                                        (0098) .ENDSECTION
                                        (0099) 
                                        (0100) .SECTION
                                        (0101) ;-----------------------------------------------------------------------------
                                        (0102) ;  FUNCTION NAME: PWM16_1_DisableInt
                                        (0103) ;
                                        (0104) ;  DESCRIPTION:
                                        (0105) ;     Disables this PWM's interrupt by clearing the interrupt enable
                                        (0106) ;     mask bit associated with this User Module.
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) ;
                                        (0109) ;  ARGUMENTS:    None
                                        (0110) ;  RETURNS:      Nothing
                                        (0111) ;  SIDE EFFECTS:
                                        (0112) ;    The A and X registers may be modified by this or future implementations
                                        (0113) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0114) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0115) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0116) ;    functions.
                                        (0117) ;
                                        (0118)  PWM16_1_DisableInt:
                                        (0119) _PWM16_1_DisableInt:
                                        (0120)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0121)    PWM16_1_DisableInt_M
                                        (0122)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0123)    ret
                                        (0124) 
                                        (0125) 
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) .SECTION
                                        (0129) ;-----------------------------------------------------------------------------
                                        (0130) ;  FUNCTION NAME: PWM16_1_Start
                                        (0131) ;
                                        (0132) ;  DESCRIPTION:
                                        (0133) ;     Sets the start bit in the Control register of this user module.  The
                                        (0134) ;     PWM will begin counting on the next input clock as soon as the
                                        (0135) ;     enable input is asserted high.
                                        (0136) ;-----------------------------------------------------------------------------
                                        (0137) ;
                                        (0138) ;  ARGUMENTS:    None
                                        (0139) ;  RETURNS:      Nothing
                                        (0140) ;  SIDE EFFECTS:
                                        (0141) ;    The A and X registers may be modified by this or future implementations
                                        (0142) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0143) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0144) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0145) ;    functions.
                                        (0146) ;
                                        (0147)  PWM16_1_Start:
                                        (0148) _PWM16_1_Start:
                                        (0149)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0150)    PWM16_1_Start_M
                                        (0151)    RAM_EPILOGUE RAM_USE_CLASS_1
061B: 7F       RET                      (0152)    ret
                                        (0153) 
                                        (0154) 
                                        (0155) .ENDSECTION
                                        (0156) 
                                        (0157) .SECTION
                                        (0158) ;-----------------------------------------------------------------------------
                                        (0159) ;  FUNCTION NAME: PWM16_1_Stop
                                        (0160) ;
                                        (0161) ;  DESCRIPTION:
                                        (0162) ;     Disables PWM operation by clearing the start bit in the Control
                                        (0163) ;     register of the LSB block.
                                        (0164) ;-----------------------------------------------------------------------------
                                        (0165) ;
                                        (0166) ;  ARGUMENTS:    None
                                        (0167) ;  RETURNS:      Nothing
                                        (0168) ;  SIDE EFFECTS:
                                        (0169) ;    The A and X registers may be modified by this or future implementations
                                        (0170) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0171) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0172) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0173) ;    functions.
                                        (0174) ;
                                        (0175)  PWM16_1_Stop:
                                        (0176) _PWM16_1_Stop:
                                        (0177)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0178)    PWM16_1_Stop_M
                                        (0179)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0180)    ret
                                        (0181) 
                                        (0182) 
                                        (0183) .ENDSECTION
                                        (0184) 
                                        (0185) .SECTION
                                        (0186) ;-----------------------------------------------------------------------------
                                        (0187) ;  FUNCTION NAME: PWM16_1_WritePeriod
                                        (0188) ;
                                        (0189) ;  DESCRIPTION:
                                        (0190) ;     Write the 16-bit period value into the Period register (DR1).
                                        (0191) ;-----------------------------------------------------------------------------
                                        (0192) ;
                                        (0193) ;  ARGUMENTS: fastcall16 WORD wPeriodValue (LSB in A, MSB in X)
                                        (0194) ;  RETURNS:   Nothing
                                        (0195) ;  SIDE EFFECTS:
                                        (0196) ;    If the PWM user module is stopped, then this value will also be
                                        (0197) ;    latched into the Count registers (DR0).
                                        (0198) ;    
                                        (0199) ;    The A and X registers may be modified by this or future implementations
                                        (0200) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0201) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0202) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0203) ;    functions.
                                        (0204) ;
                                        (0205)  PWM16_1_WritePeriod:
                                        (0206) _PWM16_1_WritePeriod:
                                        (0207)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0208)    mov   reg[PWM16_1_PERIOD_LSB_REG], A
                                        (0209)    mov   A, X
                                        (0210)    mov   reg[PWM16_1_PERIOD_MSB_REG], A
                                        (0211)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0212)    ret
                                        (0213) 
                                        (0214) 
                                        (0215) .ENDSECTION
                                        (0216) 
                                        (0217) .SECTION
                                        (0218) ;-----------------------------------------------------------------------------
                                        (0219) ;  FUNCTION NAME: PWM16_1_WritePulseWidth
                                        (0220) ;
                                        (0221) ;  DESCRIPTION:
                                        (0222) ;     Writes the pulse width value into the Compare register (DR2).
                                        (0223) ;-----------------------------------------------------------------------------
                                        (0224) ;
                                        (0225) ;  ARGUMENTS:    fastcall16 WORD wCompareValue (LSB in A, MSB in X)
                                        (0226) ;  RETURNS:      Nothing
                                        (0227) ;  SIDE EFFECTS:
                                        (0228) ;    The A and X registers may be modified by this or future implementations
                                        (0229) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0230) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0231) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0232) ;    functions.
                                        (0233) ;
                                        (0234)  PWM16_1_WritePulseWidth:
                                        (0235) _PWM16_1_WritePulseWidth:
                                        (0236)    RAM_PROLOGUE RAM_USE_CLASS_1
061C: 60 22    MOV   REG[0x22],A        (0237)    mov   reg[PWM16_1_COMPARE_LSB_REG], A
061E: 5B       MOV   A,X                (0238)    mov   A, X
061F: 60 26    MOV   REG[0x26],A        (0239)    mov   reg[PWM16_1_COMPARE_MSB_REG], A
                                        (0240)    RAM_EPILOGUE RAM_USE_CLASS_1
0621: 7F       RET                      (0241)    ret
                                        (0242) 
                                        (0243) 
                                        (0244) .ENDSECTION
                                        (0245) 
                                        (0246) .SECTION
                                        (0247) ;-----------------------------------------------------------------------------
                                        (0248) ;  FUNCTION NAME: PWM16_1_wReadPulseWidth
                                        (0249) ;
                                        (0250) ;  DESCRIPTION:
                                        (0251) ;     Reads the Compare register.
                                        (0252) ;-----------------------------------------------------------------------------
                                        (0253) ;
                                        (0254) ;  ARGUMENTS:    None
                                        (0255) ;  RETURNS:      fastcall16 WORD wCompareValue (value of DR2 in the X & A registers)
                                        (0256) ;  SIDE EFFECTS:
                                        (0257) ;    The A and X registers may be modified by this or future implementations
                                        (0258) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0259) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0260) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0261) ;    functions.
                                        (0262) ;
                                        (0263)  PWM16_1_wReadPulseWidth:
                                        (0264) _PWM16_1_wReadPulseWidth:
                                        (0265)  wPWM16_1_ReadPulseWidth:                        ; this name deprecated
                                        (0266) _wPWM16_1_ReadPulseWidth:                        ; this name deprecated
                                        (0267)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0268)    mov   A, reg[PWM16_1_COMPARE_MSB_REG]
                                        (0269)    mov   X, A
                                        (0270)    mov   A, reg[PWM16_1_COMPARE_LSB_REG]
                                        (0271)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0272)    ret
                                        (0273) 
                                        (0274) 
                                        (0275) .ENDSECTION
                                        (0276) 
                                        (0277) .SECTION
                                        (0278) ;-----------------------------------------------------------------------------
                                        (0279) ;  FUNCTION NAME: PWM16_1_wReadCounter
                                        (0280) ;
                                        (0281) ;  DESCRIPTION:
                                        (0282) ;     Returns the value in the Count register (DR0), preserving the value in
                                        (0283) ;     the compare register (DR2). Interrupts are prevented during the transfer
                                        (0284) ;     from the Count to the Compare register by holding the clock low in
                                        (0285) ;     the MSB PSoC block.
                                        (0286) ;-----------------------------------------------------------------------------
                                        (0287) ;
                                        (0288) ;  ARGUMENTS: None
                                        (0289) ;  RETURNS:   fastcall16 WORD wCount (value of DR0 in the X & A registers)
                                        (0290) ;  SIDE EFFECTS:
                                        (0291) ;     1) The user module is stopped momentarily and one or more counts may be missed.
                                        (0292) ;     2) The A and X registers may be modified by this or future implementations
                                        (0293) ;        of this function.  The same is true for all RAM page pointer registers in
                                        (0294) ;        the Large Memory Model.  When necessary, it is the calling function's
                                        (0295) ;        responsibility to perserve their values across calls to fastcall16 
                                        (0296) ;        functions.
                                        (0297) ;
                                        (0298)  PWM16_1_wReadCounter:
                                        (0299) _PWM16_1_wReadCounter:
                                        (0300)  wPWM16_1_ReadCounter:                           ; this name deprecated
                                        (0301) _wPWM16_1_ReadCounter:                           ; this name deprecated
                                        (0302) 
                                        (0303)    bOrigCompareValue:      EQU   0                  ; Frame offset to temp Compare store
                                        (0304)    bOrigClockSetting:      EQU   2                  ; Frame offset to temp Input   store
                                        (0305)    wCounter:               EQU   3                  ; Frame offset to temp Count   store
                                        (0306)    STACK_FRAME_SIZE:       EQU   5                  ; max stack frame size is 5 bytes
                                        (0307) 
                                        (0308)    RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0309)    mov   X, SP                                      ; X <-  stack frame pointer
                                        (0310)    mov   A, reg[PWM16_1_COMPARE_MSB_REG]         ; Save the Compare register on the stack
                                        (0311)    push  A                                          ;
                                        (0312)    mov   A, reg[PWM16_1_COMPARE_LSB_REG]         ;
                                        (0313)    push  A                                          ;  -stack frame now 2 bytes-
                                        (0314)    PWM16_1_Stop_M                                ; Disable the PWM function
                                        (0315)    M8C_SetBank1                                     ;
                                        (0316)    mov   A, reg[PWM16_1_INPUT_LSB_REG]           ; save the LSB clock input setting
                                        (0317)    push  A                                          ;   on the stack (now 3 bytes) and ...
                                        (0318)                                                     ;   hold the clock low:
                                        (0319)    mov   reg[PWM16_1_INPUT_LSB_REG], INPUT_REG_NULL
                                        (0320)    M8C_SetBank0                                     ; Extract the Count via DR2 register
                                        (0321)    mov   A, reg[PWM16_1_COUNTER_MSB_REG]         ; DR2 <- DR0 (in the MSB block)
                                        (0322)    mov   A, reg[PWM16_1_COMPARE_MSB_REG]         ; Stash the Count MSB on the stack
                                        (0323)    push  A                                          ;  -stack frame is now 4 bytes
                                        (0324)    mov   A, reg[PWM16_1_COUNTER_LSB_REG]         ; DR2 <- DR0 (in the LSB block)
                                        (0325)    mov   A, reg[PWM16_1_COMPARE_LSB_REG]         ; Stash the Count LSB on the stack
                                        (0326)    push  A                                          ;   -stack frame is now 5 bytes-
                                        (0327)    mov   A, [X+bOrigCompareValue]                   ; Restore the Compare MSB register
                                        (0328)    mov   reg[PWM16_1_COMPARE_MSB_REG], A         ;
                                        (0329)    mov   A, [X+bOrigCompareValue+1]                 ; Restore the Compare LSB register
                                        (0330)    mov   reg[PWM16_1_COMPARE_LSB_REG], A         ;
                                        (0331)    M8C_SetBank1                                     ; ---Restore the PWM operation
                                        (0332)    mov   A, [X+bOrigClockSetting]                   ; Grab the LSB clock setting...
                                        (0333)    mov   reg[PWM16_1_INPUT_LSB_REG], A           ;    and restore it
                                        (0334)    M8C_SetBank0                                     ;
                                        (0335)    PWM16_1_Start_M                               ; Now re-enable the PWM function
                                        (0336)    pop   A                                          ; Setup the return value
                                        (0337)    pop   X                                          ;
                                        (0338)    ADD   SP, -(STACK_FRAME_SIZE-2)                  ; Zap remainder of stack frame
                                        (0339)    RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0340)    ret
                                        (0341) 
                                        (0342) .ENDSECTION
                                        (0343) 
                                        (0344) ; End of File PWM16_1.asm
FILE: lib\lcd_1.asm                     (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   LCD_1.asm
                                        (0004) ;;  Version: 1.60, Updated on 2013/5/19 at 10:43:48
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: LCD User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;; This set of functions is written for the common 2 and 4 line
                                        (0010) ;; LCDs that use the Hitachi HD44780A controller.
                                        (0011) ;;
                                        (0012) ;;  LCD connections to PSoC port
                                        (0013) ;;
                                        (0014) ;;    PX.0 ==> LCD D4
                                        (0015) ;;    PX.1 ==> LCD D5
                                        (0016) ;;    PX.2 ==> LCD D6
                                        (0017) ;;    PX.3 ==> LCD D7
                                        (0018) ;;    PX.4 ==> LCD E
                                        (0019) ;;    PX.5 ==> LCD RS
                                        (0020) ;;    PX.6 ==> LCD R/W
                                        (0021) ;;
                                        (0022) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0023) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0024) ;;        This means it is the caller's responsibility to preserve any values
                                        (0025) ;;        in the X and A registers that are still needed after the API functions
                                        (0026) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0027) ;;        responsibility to preserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0028) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0029) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0030) ;;-----------------------------------------------------------------------------
                                        (0031) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0032) ;;*****************************************************************************
                                        (0033) ;;*****************************************************************************
                                        (0034) 
                                        (0035) include "m8c.inc"
                                        (0036) include "memory.inc"
                                        (0037) include "LCD_1.inc"
                                        (0038) 
                                        (0039) ;-----------------------------------------------
                                        (0040) ;  Global Symbols
                                        (0041) ;-----------------------------------------------
                                        (0042) 
                                        (0043) export   LCD_1_Start
                                        (0044) export  _LCD_1_Start
                                        (0045) export   LCD_1_Init
                                        (0046) export  _LCD_1_Init
                                        (0047) 
                                        (0048) export   LCD_1_WriteData
                                        (0049) export  _LCD_1_WriteData
                                        (0050) 
                                        (0051) export   LCD_1_Control
                                        (0052) export  _LCD_1_Control
                                        (0053) 
                                        (0054) export  LCD_1_PrString
                                        (0055) export _LCD_1_PrString
                                        (0056) 
                                        (0057) export  LCD_1_PrCString
                                        (0058) export _LCD_1_PrCString
                                        (0059) 
                                        (0060) export  LCD_1_Position
                                        (0061) export _LCD_1_Position
                                        (0062) 
                                        (0063) export  LCD_1_PrHexByte
                                        (0064) export _LCD_1_PrHexByte
                                        (0065) 
                                        (0066) export  LCD_1_PrHexInt
                                        (0067) export _LCD_1_PrHexInt
                                        (0068) 
                                        (0069) export  LCD_1_Delay50uTimes
                                        (0070) export _LCD_1_Delay50uTimes
                                        (0071) 
                                        (0072) export  LCD_1_Delay50u
                                        (0073) export _LCD_1_Delay50u
                                        (0074) 
                                        (0075) ;-----------------------------------------------
                                        (0076) ; If bargraph functions not required, don't
                                        (0077) ; export the function names.
                                        (0078) ;-----------------------------------------------
                                        (0079) 
                                        (0080) IF (LCD_1_BARGRAPH_ENABLE)
                                        (0081) export  LCD_1_InitBG
                                        (0082) export _LCD_1_InitBG
                                        (0083) 
                                        (0084) export  LCD_1_InitVBG
                                        (0085) export _LCD_1_InitVBG
                                        (0086) 
                                        (0087) ; NOTE: The two functions,
                                        (0088) ;
                                        (0089) ;    LCD_1_DrawVBG and
                                        (0090) ;    LCD_1_DrawBG
                                        (0091) ;
                                        (0092) ; are implemented using both fastcall16 and legacy fastcall16 because they
                                        (0093) ; fall into a special and rare case where the calling sequences specified
                                        (0094) ; by the two disciplines are incompatible. The fastcall16 versions are
                                        (0095) ; provided for both C and Assembly users in all memory models. The legacy
                                        (0096) ; fastcall16 versions are provided only to support existing small memory
                                        (0097) ; model assembly language code---they do not work in the large memory
                                        (0098) ; model.
                                        (0099) ;
                                        (0100) ; ** The legacy fastcall16 versions are provided on a temporary basis to
                                        (0101) ; ** ease the transition to the 4.2 release of PSoC Designer. Their use is
                                        (0102) ; ** deprecated and their status is "No Further Maintenance".
                                        (0103) ;
                                        (0104) ; The fastcall16 versions of these functions are distinguished by a
                                        (0105) ; leading underscore in the name. The legacy fastcall16 names (which appear
                                        (0106) ; in this comment) do not have the leading underscore. Details on the
                                        (0107) ; calling sequence to be used for fastcall16 are given in the user module
                                        (0108) ; datasheet.
                                        (0109) ;
                                        (0110) ; Fastcall16 versions:
                                        (0111) export _LCD_1_DrawVBG
                                        (0112) export _LCD_1_DrawBG
                                        (0113) 
                                        (0114) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0115) ; Legacy Fastcall versions:
                                        (0116) export  LCD_1_DrawVBG
                                        (0117) export  LCD_1_DrawBG
                                        (0118) ENDIF  ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0119) 
                                        (0120) ENDIF  ; BARGRAPH_ENABLE
                                        (0121) 
                                        (0122) ;
                                        (0123) ; The following functions are deprecated and will be eliminated in a future
                                        (0124) ; version of PSoC Designer.
                                        (0125) ;
                                        (0126) export   LCD_1_Write_Data
                                        (0127) export  _LCD_1_Write_Data
                                        (0128) 
                                        (0129) 
                                        (0130) ;-----------------------------------------------
                                        (0131) ;  EQUATES
                                        (0132) ;-----------------------------------------------
                                        (0133) 
                                        (0134) LCD_1_Port:           equ    PRT0DR
                                        (0135) LCD_1_PortMode0:      equ    PRT0DM0
                                        (0136) LCD_1_PortMode1:      equ    PRT0DM1
                                        (0137) 
                                        (0138) LCD_1_E:              equ    10h
                                        (0139) LCD_1_RW:             equ    40h
                                        (0140) LCD_1_RS:             equ    20h
                                        (0141) 
                                        (0142) LCD_1_DATA_MASK:      equ    0Fh
                                        (0143) LCD_1_READY_BIT:      equ    08h
                                        (0144) 
                                        (0145) LCD_1_DATA_READ:      equ    ( LCD_1_E | LCD_1_RW | LCD_1_RS )
                                        (0146) LCD_1_CNTL_READ:      equ    ( LCD_1_E | LCD_1_RW )
                                        (0147) LCD_1_PORT_WRITE:     equ    7Fh
                                        (0148) LCD_1_PORT_MASK:      equ    7Fh
                                        (0149) 
                                        (0150) LCD_1_DISP_INC:       equ    03h
                                        (0151) LCD_1_DISP_OFF:       equ    08h
                                        (0152) LCD_1_DISP_ON:        equ    0Ch
                                        (0153) LCD_1_4BIT_2LINE:     equ    2Ch
                                        (0154) 
                                        (0155) 
                                        (0156) ;-----------------------------------------------
                                        (0157) ;      Bargraph definitions
                                        (0158) ;-----------------------------------------------
                                        (0159) 
                                        (0160) LCD_1_BG_CHAR_WIDTH:  equ    16     ; 16 characters in width
                                        (0161) LCD_1_BG_SEG_WIDTH:   equ    80     ; 16 * 5 = 80
                                        (0162) LCD_1_BG_COL_START:   equ     0     ; Always start in the left most column
                                        (0163) 
                                        (0164)                                   ; Offsets for 2x16, 2x20, 4x20
                                        (0165)                                   ; Change these values for a custom LCD
                                        (0166) 
                                        (0167) LCD_1_ROW1_OFFSET:    equ    80h    ; Address/command offset for row 1
                                        (0168) LCD_1_ROW2_OFFSET:    equ    C0h    ; Address/command offset for row 2
                                        (0169) LCD_1_ROW3_OFFSET:    equ    94h    ; Address/command offset for row 1
                                        (0170) LCD_1_ROW4_OFFSET:    equ    D4h    ; Address/command offset for row 2
                                        (0171) 
                                        (0172) LCD_1_BG_ROW1_OFFSET: equ    80h    ; Address/command offset for row 1
                                        (0173) LCD_1_BG_ROW2_OFFSET: equ    C0h    ; Address/command offset for row 2
                                        (0174) 
                                        (0175) LCD_1_CG_RAM_OFFSET:  equ    40h    ; Offset to character RAM
                                        (0176) 
                                        (0177) AREA UserModules (ROM, REL)
                                        (0178) 
                                        (0179) .SECTION
                                        (0180) ;-----------------------------------------------------------------------------
                                        (0181) ;  FUNCTION NAME: LCD_1_PrCString
                                        (0182) ;
                                        (0183) ;  DESCRIPTION:
                                        (0184) ;    Print constant (ROM) string to LCD
                                        (0185) ;-----------------------------------------------------------------------------
                                        (0186) ;
                                        (0187) ;  ARGUMENTS:
                                        (0188) ;     A:X  Pointer to String
                                        (0189) ;          A contains MSB of string address
                                        (0190) ;          X contains LSB of string address
                                        (0191) ;
                                        (0192) ;  RETURNS:  none
                                        (0193) ;
                                        (0194) ;  SIDE EFFECTS:
                                        (0195) ;    The A and X registers may be modified by this or future implementations
                                        (0196) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0197) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0198) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0199) ;    functions.
                                        (0200) ;          
                                        (0201) ;    Currently only the page pointer registers listed below are modified: 
                                        (0202) ;          CUR_PP
                                        (0203) ;
                                        (0204)  LCD_1_PrCString:
                                        (0205) _LCD_1_PrCString:
                                        (0206)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0207)  .Loop_PrCString:
0622: 08       PUSH  A                  (0208)     push  A                            ; Store ROM pointer
0623: 10       PUSH  X                  (0209)     push  X
0624: 28       ROMX                     (0210)     romx                               ; Get character from ROM
0625: B0 04    JNZ   0x062A             (0211)     jnz   .LCD_PrCString_WR            ; print character and advance pointer
0627: 20       POP   X                  (0212)     pop   X                            ; Restore the stack
0628: 18       POP   A                  (0213)     pop   A
                                        (0214)     RAM_EPILOGUE RAM_USE_CLASS_1
0629: 7F       RET                      (0215)     ret                                ; Return
                                        (0216) 
                                        (0217) .LCD_PrCString_WR:
062A: 90 3D    CALL  _LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_Write_Data(0218)     call  LCD_1_WriteData              ; Write data to LCD
062C: 20       POP   X                  (0219)     pop   X                            ; Get ROM pointer
062D: 18       POP   A                  (0220)     pop   A
062E: 75       INC   X                  (0221)     inc   X                            ; Inc LSB of pointer
062F: DF F2    JNC   wPWM16_1_ReadCounter|wPWM16_1_ReadPulseWidth|_LCD_1_PrCString|_PWM16_1_wReadPulseWidth|LCD_1_PrCString|_wPWM16_1_ReadPulseWidth|_PWM16_1_wReadCounter|_wPWM16_1_ReadCounter(0222)     jnc   .Loop_PrCString
0631: 74       INC   A                  (0223)     inc   A                            ; Inc MSB of pointer if LSB overflow
0632: 8F EF    JMP   wPWM16_1_ReadCounter|wPWM16_1_ReadPulseWidth|_LCD_1_PrCString|_PWM16_1_wReadPulseWidth|LCD_1_PrCString|_wPWM16_1_ReadPulseWidth|_PWM16_1_wReadCounter|_wPWM16_1_ReadCounter(0224)     jmp   .Loop_PrCString
                                        (0225) 
                                        (0226) .ENDSECTION
                                        (0227) 
                                        (0228) ;-----------------------------------------------------------------------------
                                        (0229) ;  FUNCTION NAME: LCD_1_PrHexByte
                                        (0230) ;
                                        (0231) ;  DESCRIPTION:
                                        (0232) ;     Print a byte in Hex (two characters) to current LCD position
                                        (0233) ;
                                        (0234) ;-----------------------------------------------------------------------------
                                        (0235) ;
                                        (0236) ;  ARGUMENTS:
                                        (0237) ;     A  => (BYTE) Data/char to be printed
                                        (0238) ;
                                        (0239) ;  RETURNS: none
                                        (0240) ;
                                        (0241) ;  SIDE EFFECTS:
                                        (0242) ;    The A and X registers may be modified by this or future implementations
                                        (0243) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0244) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0245) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0246) ;    functions.
                                        (0247) ;          
                                        (0248) ;    Currently only the page pointer registers listed below are modified: 
                                        (0249) ;          CUR_PP
                                        (0250) ;
                                        (0251) .LITERAL
                                        (0252) LCD_1_HEX_STR::
                                        (0253)      DS    "0123456789ABCDEF"
                                        (0254) .ENDLITERAL
                                        (0255) .SECTION
                                        (0256) 
                                        (0257)  LCD_1_PrHexByte:
                                        (0258) _LCD_1_PrHexByte:
                                        (0259)     RAM_PROLOGUE RAM_USE_CLASS_1
0644: 08       PUSH  A                  (0260)     push  A                            ; Save lower nibble
0645: 67       ASR   A                  (0261)     asr   A                            ; Shift high nibble to right
0646: 67       ASR   A                  (0262)     asr   A
0647: 67       ASR   A                  (0263)     asr   A
0648: 67       ASR   A                  (0264)     asr   A
0649: 21 0F    AND   A,0xF              (0265)     and   A,0Fh                        ; Mask off nibble
064B: FF E7    INDEX LCD_1_HEX_STR      (0266)     index LCD_1_HEX_STR                  ; Get Hex value
064D: 90 1A    CALL  _LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_Write_Data(0267)     call  LCD_1_WriteData              ; Write data to screen
064F: 18       POP   A                  (0268)     pop   A                            ; Restore value
0650: 21 0F    AND   A,0xF              (0269)     and   A,0Fh                        ; Mask off lower nibble
0652: FF E0    INDEX LCD_1_HEX_STR      (0270)     index LCD_1_HEX_STR                  ; Get Hex value
0654: 90 13    CALL  _LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_Write_Data(0271)     call  LCD_1_WriteData              ; Write data to screen
                                        (0272)     RAM_EPILOGUE RAM_USE_CLASS_1
0656: 7F       RET                      (0273)     ret
0657: 70 BF    AND   F,0xBF             
0659: 60 D3    MOV   REG[0xD3],A        
                                        (0274) .ENDSECTION
                                        (0275) 
                                        (0276) .SECTION
                                        (0277) ;-----------------------------------------------------------------------------
                                        (0278) ;  FUNCTION NAME: LCD_1_PrHexInt
                                        (0279) ;
                                        (0280) ;  DESCRIPTION:
                                        (0281) ;     Print an Int in Hex (four characters) to current LCD position
                                        (0282) ;
                                        (0283) ;-----------------------------------------------------------------------------
                                        (0284) ;
                                        (0285) ;  ARGUMENTS:
                                        (0286) ;     A:X Integer value
                                        (0287) ;         A  contains LSB of Int
                                        (0288) ;         X  contains MSB of Int
                                        (0289) ;
                                        (0290) ;  RETURNS: none
                                        (0291) ;
                                        (0292) ;  SIDE EFFECTS:
                                        (0293) ;    The A and X registers may be modified by this or future implementations
                                        (0294) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0295) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0296) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0297) ;    functions.
                                        (0298) ;          
                                        (0299) ;    Currently only the page pointer registers listed below are modified: 
                                        (0300) ;          CUR_PP
                                        (0301) ;
                                        (0302)  LCD_1_PrHexInt:
                                        (0303) _LCD_1_PrHexInt:
                                        (0304)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0305)     swap  A,X
                                        (0306)     call  LCD_1_PrHexByte              ; Print MSB
                                        (0307)     mov   A,X                          ; Move LSB into position
                                        (0308)     call  LCD_1_PrHexByte              ; Print LSB
                                        (0309)     RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0310)     ret
                                        (0311) .ENDSECTION
                                        (0312) 
                                        (0313) .SECTION
                                        (0314) ;-----------------------------------------------------------------------------
                                        (0315) ;  FUNCTION NAME: LCD_1_PrString
                                        (0316) ;
                                        (0317) ;  DESCRIPTION:
                                        (0318) ;     Print (RAM) ASCII string to LCD
                                        (0319) ;
                                        (0320) ;-----------------------------------------------------------------------------
                                        (0321) ;
                                        (0322) ;  ARGUMENTS:
                                        (0323) ;     A:X contains pointer to string
                                        (0324) ;         X  contains LSB of string pointer
                                        (0325) ;         A  contains MSB or page of string pointer (not used at this time)
                                        (0326) ;
                                        (0327) ;  RETURNS:
                                        (0328) ;
                                        (0329) ;  SIDE EFFECTS:
                                        (0330) ;    The A and X registers may be modified by this or future implementations
                                        (0331) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0332) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0333) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0334) ;    functions.
                                        (0335) ;          
                                        (0336) ;    Currently only the page pointer registers listed below are modified: 
                                        (0337) ;          CUR_PP
                                        (0338) ;          IDX_PP
                                        (0339) ;
                                        (0340) ;
                                        (0341)  LCD_1_PrString:
                                        (0342) _LCD_1_PrString:
                                        (0343)     RAM_PROLOGUE RAM_USE_CLASS_3
                                        (0344)     RAM_SETPAGE_IDX A
                                        (0345)  .Loop_PrString:
065B: 52 00    MOV   A,[X+0]            (0346)     mov   A,[X]                        ; Get value pointed to by X
065D: A0 06    JZ    0x0664             (0347)     jz    .End_LCD_PrString            ; Check for end of string
                                        (0348)     ;LCD_1_writeData is known not to modify X so no need to preserve
065F: 90 08    CALL  _LCD_1_WriteData|LCD_1_Write_Data|_LCD_1_Write_Data(0349)     call  LCD_1_WriteData              ; Write data to screen
0661: 75       INC   X                  (0350)     inc   X                            ; Advance pointer to next character
0662: 8F F8    JMP   0x065B             (0351)     jmp   .Loop_PrString               ; Go get next character
0664: 70 3F    AND   F,0x3F             
0666: 71 C0    OR    F,0xC0             
                                        (0352) .End_LCD_PrString:
                                        (0353)     RAM_EPILOGUE RAM_USE_CLASS_3
0668: 7F       RET                      (0354)     ret
                                        (0355) .ENDSECTION
                                        (0356) 
                                        (0357) .SECTION
                                        (0358) ;-----------------------------------------------------------------------------
                                        (0359) ;  FUNCTION NAME: LCD_1_WriteData
                                        (0360) ;
                                        (0361) ;  DESCRIPTION:
                                        (0362) ;     Write a byte to the LCD's data register.
                                        (0363) ;
                                        (0364) ;-----------------------------------------------------------------------------
                                        (0365) ;
                                        (0366) ;  ARGUMENTS:
                                        (0367) ;    A contains byte to be written to LCD data register
                                        (0368) ;
                                        (0369) ;  RETURNS: none
                                        (0370) ;
                                        (0371) ;  SIDE EFFECTS:
                                        (0372) ;    The A and X registers may be modified by this or future implementations
                                        (0373) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0374) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0375) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0376) ;    functions.
                                        (0377) ;          
                                        (0378) ;    Currently only the page pointer registers listed below are modified: 
                                        (0379) ;          CUR_PP
                                        (0380) ;
                                        (0381)  LCD_1_WriteData:
                                        (0382) _LCD_1_WriteData:
                                        (0383)  LCD_1_Write_Data:   ; Do not use
                                        (0384) _LCD_1_Write_Data:   ; Do not use
                                        (0385)     RAM_PROLOGUE RAM_USE_CLASS_1
0669: 90 65    CALL  0x06D0             (0386)     call  LCD_1_Check_Ready            ; Make sure controller is ready
                                        (0387)                                        ; A is preserved in LCD_1_Check_Ready
066B: 08       PUSH  A                  (0388)     push  A                            ; Save copy of character
066C: 67       ASR   A                  (0389)     asr   A                            ; Shift high nibble to right
066D: 67       ASR   A                  (0390)     asr   A
066E: 67       ASR   A                  (0391)     asr   A
066F: 67       ASR   A                  (0392)     asr   A
0670: 21 0F    AND   A,0xF              (0393)     and   A,0Fh                        ; Mask off high nibble
0672: 90 3B    CALL  0x06AF             (0394)     call  LCD_1_WDATA_Nibble           ; Write Upper nibble
0674: 18       POP   A                  (0395)     pop   A                            ; Retrieve copy of character
0675: 21 0F    AND   A,0xF              (0396)     and   A,0Fh                        ; Mask off high nibble
0677: 40       NOP                      (0397)     nop
0678: 40       NOP                      (0398)     nop
0679: 40       NOP                      (0399)     nop
067A: 90 33    CALL  0x06AF             (0400)     call  LCD_1_WDATA_Nibble   ; Write Lower nibble
                                        (0401)     RAM_EPILOGUE RAM_USE_CLASS_1
067C: 7F       RET                      (0402)     ret
                                        (0403) .ENDSECTION
                                        (0404) 
                                        (0405) .SECTION
                                        (0406) ;-----------------------------------------------------------------------------
                                        (0407) ;  FUNCTION NAME: LCD_1_Control
                                        (0408) ;
                                        (0409) ;  DESCRIPTION:
                                        (0410) ;     Write a byte to the LCD's control register.
                                        (0411) ;
                                        (0412) ;-----------------------------------------------------------------------------
                                        (0413) ;
                                        (0414) ;  ARGUMENTS:
                                        (0415) ;     A contains data to be written to LCD control register.
                                        (0416) ;
                                        (0417) ;  RETURNS: none
                                        (0418) ;
                                        (0419) ;  SIDE EFFECTS:
                                        (0420) ;    The A and X registers may be modified by this or future implementations
                                        (0421) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0422) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0423) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0424) ;    functions.
                                        (0425) ;          
                                        (0426) ;    Currently only the page pointer registers listed below are modified: 
                                        (0427) ;          CUR_PP
                                        (0428) ;
                                        (0429)  LCD_1_Control:
                                        (0430) _LCD_1_Control:
                                        (0431)     RAM_PROLOGUE RAM_USE_CLASS_1
067D: 90 51    CALL  0x06D0             (0432)     call  LCD_1_Check_Ready            ; Make sure controller is ready
                                        (0433)                                        ; A is preserved in LCD_1_Check_Ready
067F: 08       PUSH  A                  (0434)     push  A                            ; Save copy of byte
0680: 67       ASR   A                  (0435)     asr   A                            ; Shift Upper Nibble to right
0681: 67       ASR   A                  (0436)     asr   A
0682: 67       ASR   A                  (0437)     asr   A
0683: 67       ASR   A                  (0438)     asr   A
0684: 21 0F    AND   A,0xF              (0439)     and   A,0Fh                        ; Mask off, just in case
0686: 90 09    CALL  0x0691             (0440)     call  LCD_1_WCNTL_Nibble           ; Write high nibble
0688: 18       POP   A                  (0441)     pop   A                            ; Restore copy of byte
0689: 21 0F    AND   A,0xF              (0442)     and   A,0Fh                        ; Mask off high nibble
068B: 40       NOP                      (0443)     nop
068C: 40       NOP                      (0444)     nop
068D: 40       NOP                      (0445)     nop
068E: 90 01    CALL  0x0691             (0446)     call  LCD_1_WCNTL_Nibble             ; Write Lower nibble
                                        (0447)     RAM_EPILOGUE RAM_USE_CLASS_1
0690: 7F       RET                      (0448)     ret
                                        (0449) .ENDSECTION
                                        (0450) 
                                        (0451) .SECTION
                                        (0452) ;-----------------------------------------------------------------------------
                                        (0453) ;  FUNCTION NAME: LCD_1_WCNTL_Nibble
                                        (0454) ;
                                        (0455) ;  DESCRIPTION:
                                        (0456) ;     Write a single nibble to the LCD's command register
                                        (0457) ;
                                        (0458) ;-----------------------------------------------------------------------------
                                        (0459) ;
                                        (0460) ;  ARGUMENTS:
                                        (0461) ;     A[3:0]   Contains Nibble to be written to command register
                                        (0462) ;
                                        (0463) ;  RETURNS: none
                                        (0464) ;
                                        (0465) ;  SIDE EFFECTS:
                                        (0466) ;    The A and X registers may be modified by this or future implementations
                                        (0467) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0468) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0469) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0470) ;    functions.
                                        (0471) ;          
                                        (0472) ;    Currently only the page pointer registers listed below are modified: 
                                        (0473) ;          CUR_PP
                                        (0474) ;
                                        (0475)  LCD_1_WCNTL_Nibble:
                                        (0476)     RAM_PROLOGUE RAM_USE_CLASS_4
0691: 08       PUSH  A                  (0477)     push  A
0692: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0478)     RAM_SETPAGE_CUR >Port_0_Data_SHADE           ; Set CUR_PP to LCD variable address
0695: 26 00 80 AND   [0x0],0x80         (0479)     and   [Port_0_Data_SHADE],~LCD_1_PORT_MASK
0698: 51 00    MOV   A,[0x0]            (0480)     mov   A,[Port_0_Data_SHADE]
069A: 60 00    MOV   REG[0x0],A         (0481)     mov   reg[LCD_1_Port],A                      ; Reset control lines
                                        (0482) 
069C: 18       POP   A                  (0483)     pop   A
069D: 21 0F    AND   A,0xF              (0484)     and   A,LCD_1_DATA_MASK                      ; Make sure no bogus data in MSN
069F: 29 10    OR    A,0x10             (0485)     or    A,LCD_1_E                              ; Bring "E" Enable line high
06A1: 2A 00    OR    A,[0x0]            (0486)     or    A,[Port_0_Data_SHADE]                  ; OR in bit 7 just
06A3: 60 00    MOV   REG[0x0],A         (0487)     mov   reg[LCD_1_Port], A                     ; Write data
06A5: 53 00    MOV   [0x0],A            (0488)     mov   [Port_0_Data_SHADE],A                  ; Keep shadow register in sync
06A7: 40       NOP                      (0489)     nop
06A8: 21 8F    AND   A,0x8F             (0490)     and   A,(~LCD_1_PORT_MASK|LCD_1_DATA_MASK)   ; Disable E signal and leave data on bus.
06AA: 53 00    MOV   [0x0],A            (0491)     mov   [Port_0_Data_SHADE],A                  ; Keep shadow register in sync
06AC: 60 00    MOV   REG[0x0],A         (0492)     mov   reg[LCD_1_Port],A
                                        (0493)     RAM_EPILOGUE RAM_USE_CLASS_4
06AE: 7F       RET                      (0494)     ret
                                        (0495) .ENDSECTION
                                        (0496) 
                                        (0497) .SECTION
                                        (0498) ;-----------------------------------------------------------------------------
                                        (0499) ;  FUNCTION NAME: LCD_1_WDATA_Nibble
                                        (0500) ;
                                        (0501) ;  DESCRIPTION:
                                        (0502) ;     Write a single nibble to the LCD's DATA register
                                        (0503) ;
                                        (0504) ;-----------------------------------------------------------------------------
                                        (0505) ;
                                        (0506) ;  ARGUMENTS:
                                        (0507) ;     A[3:0]   Contains Nibble to be written to data register
                                        (0508) ;
                                        (0509) ;  RETURNS: none
                                        (0510) ;
                                        (0511) ;  SIDE EFFECTS:
                                        (0512) ;    The A and X registers may be modified by this or future implementations
                                        (0513) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0514) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0515) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0516) ;    functions.
                                        (0517) ;          
                                        (0518) ;    Currently only the page pointer registers listed below are modified: 
                                        (0519) ;          CUR_PP
                                        (0520) ;
                                        (0521) LCD_1_WDATA_Nibble:
                                        (0522)     RAM_PROLOGUE RAM_USE_CLASS_4
06AF: 08       PUSH  A                  (0523)     push  A
06B0: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0524)     RAM_SETPAGE_CUR >Port_0_Data_SHADE          ; Set CUR_PP to LCD variable address
06B3: 26 00 80 AND   [0x0],0x80         (0525)     and   [Port_0_Data_SHADE],~LCD_1_PORT_MASK
06B6: 2E 00 20 OR    [0x0],0x20         (0526)     or    [Port_0_Data_SHADE],LCD_1_RS                ; Raise RS to signify a Data Write
06B9: 51 00    MOV   A,[0x0]            (0527)     mov   A,[Port_0_Data_SHADE]
06BB: 60 00    MOV   REG[0x0],A         (0528)     mov   reg[LCD_1_Port],A
                                        (0529) 
06BD: 18       POP   A                  (0530)     pop   A
06BE: 21 0F    AND   A,0xF              (0531)     and   A,LCD_1_DATA_MASK                           ; Make sure no bogus data in A[7:4]
06C0: 29 30    OR    A,0x30             (0532)     or    A,(LCD_1_E | LCD_1_RS)                      ; Bring "E" Enable line high
06C2: 2A 00    OR    A,[0x0]            (0533)     or    A,[Port_0_Data_SHADE]                       ; Keep shadow in sync
06C4: 60 00    MOV   REG[0x0],A         (0534)     mov   reg[LCD_1_Port], A                            ; Write data
06C6: 53 00    MOV   [0x0],A            (0535)     mov   [Port_0_Data_SHADE],A                       ; Keep shadow in sync
06C8: 40       NOP                      (0536)     NOP
06C9: 21 AF    AND   A,0xAF             (0537)     and   A,(~LCD_1_PORT_MASK|LCD_1_DATA_MASK|LCD_1_RS)  ; Disable E signal and leave Data on bus
06CB: 53 00    MOV   [0x0],A            (0538)     mov   [Port_0_Data_SHADE],A                       ; keep shadow in sync
06CD: 60 00    MOV   REG[0x0],A         (0539)     mov   reg[LCD_1_Port],A
                                        (0540)     RAM_EPILOGUE RAM_USE_CLASS_4
06CF: 7F       RET                      (0541)     ret
                                        (0542) .ENDSECTION
                                        (0543) 
                                        (0544) .SECTION
                                        (0545) ;-----------------------------------------------------------------------------
                                        (0546) ;  FUNCTION NAME: LCD_1_Check_Ready
                                        (0547) ;
                                        (0548) ;  DESCRIPTION:
                                        (0549) ;     Wait until LCD has completed last command.
                                        (0550) ;
                                        (0551) ;-----------------------------------------------------------------------------
                                        (0552) ;
                                        (0553) ;  ARGUMENTS: none
                                        (0554) ;
                                        (0555) ;  RETURNS: none
                                        (0556) ;
                                        (0557) ;  SIDE EFFECTS:
                                        (0558) ;    The A and X registers may be modified by this or future implementations
                                        (0559) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0560) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0561) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0562) ;    functions.
                                        (0563) ;          
                                        (0564) ;    Currently only the page pointer registers listed below are modified: 
                                        (0565) ;          CUR_PP
                                        (0566) ;
                                        (0567) ;     If LCD is not present, this routine may never return.
                                        (0568) ;
                                        (0569) LCD_1_Check_Ready:
                                        (0570)     RAM_PROLOGUE RAM_USE_CLASS_4
06D0: 08       PUSH  A                  (0571)     push  A                                           ; Save Accumulator
06D1: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0572)     RAM_SETPAGE_CUR >Port_0_Data_SHADE                ; Set CUR_PP to LCD variable address
06D4: 26 00 80 AND   [0x0],0x80         (0573)     and   [Port_0_Data_SHADE],~LCD_1_PORT_MASK        ; Mask of all LCD bits
06D7: 51 00    MOV   A,[0x0]            (0574)     mov   A,[Port_0_Data_SHADE]
06D9: 60 00    MOV   REG[0x0],A         (0575)     mov   reg[LCD_1_Port],A                           ; Zero LCD port bits
                                        (0576) 
06DB: 26 02 F0 AND   [0x2],0xF0         (0577)     and   [Port_0_DriveMode_0_SHADE],~LCD_1_DATA_MASK ; Clear out LCD mode bits.
06DE: 51 02    MOV   A,[0x2]            (0578)     mov   A,[Port_0_DriveMode_0_SHADE]
06E0: 71 10    OR    F,0x10             
                                        (0579)     M8C_SetBank1                                      ; Change port mode to read status
06E2: 60 00    MOV   REG[0x0],A         (0580)     mov   reg[LCD_1_PortMode0],A                      ; Setup LCD Port for reading
06E4: 70 EF    AND   F,0xEF             
                                        (0581)     M8C_SetBank0
                                        (0582) 
06E6: 2E 00 40 OR    [0x0],0x40         (0583)     or    [Port_0_Data_SHADE],LCD_1_RW                ; Raise RW to signify Read operation
06E9: 51 00    MOV   A,[0x0]            (0584)     mov   A,[Port_0_Data_SHADE]
06EB: 60 00    MOV   REG[0x0],A         (0585)     mov   reg[LCD_1_Port],A
06ED: 40       NOP                      (0586)     NOP
                                        (0587) 
06EE: 10       PUSH  X                  (0588)     push  X							                            ; Save 'X' register
06EF: 57 FF    MOV   X,0xFF             (0589)     mov   X,255                         			            ; 255 Attempts
                                        (0590) 
                                        (0591) .LCD_RDY_LOOP:
06F1: 2E 00 50 OR    [0x0],0x50         (0592)     or    [Port_0_Data_SHADE], LCD_1_CNTL_READ                  ; Raise E to start cycle
06F4: 51 00    MOV   A,[0x0]            (0593)     mov   A,[Port_0_Data_SHADE]
06F6: 60 00    MOV   REG[0x0],A         (0594)     mov   reg[LCD_1_Port],A
                                        (0595) 
06F8: 40       NOP                      (0596)     nop                                               ; Wait 2 nops to make sure data is ready
06F9: 40       NOP                      (0597)     nop
06FA: 5D 00    MOV   A,REG[0x0]         (0598)     mov   A,reg[LCD_1_Port]
                                        (0599) 
                                        (0600) ; The code below is used to work around the async read issue with the ICE with the 
                                        (0601) ; 25/26xxx family of devices.  It will help to eliminate "Invalid memory reference" 
                                        (0602) ; errors.  It is not required when running without the ICE or when using any other 
                                        (0603) ; family besides the 25/26xxx family. If not using the ICE or with any other family
                                        (0604) ; the ICE_PORT_SYNC flag should be set to 0.
                                        (0605) IF(ICE_PORT_SYNC)                          
                                        (0606)     mov   reg[ 0xfa], A                    
                                        (0607)     mov   A, reg[0xfa]                     
                                        (0608) ENDIF   
                                        (0609)                                    
06FC: 08       PUSH  A                  (0610)     push  A
06FD: 26 00 C0 AND   [0x0],0xC0         (0611)     and   [Port_0_Data_SHADE],(~LCD_1_PORT_MASK | LCD_1_RW)     ; Lower E signal
0700: 51 00    MOV   A,[0x0]            (0612)     mov   A,[Port_0_Data_SHADE]
0702: 60 00    MOV   REG[0x0],A         (0613)     mov   reg[LCD_1_Port],A
                                        (0614) 
0704: 40       NOP                      (0615)     nop                                    ; Add delay for the slowest part and the
0705: 40       NOP                      (0616)     nop                                    ; fastest PSoC
0706: 40       NOP                      (0617)     nop
                                        (0618)                                                                 ; Get the LSBs
0707: 2E 00 50 OR    [0x0],0x50         (0619)     or    [Port_0_Data_SHADE],LCD_1_CNTL_READ                   ; Raise E to start cycle
070A: 51 00    MOV   A,[0x0]            (0620)     mov   A,[Port_0_Data_SHADE]
070C: 60 00    MOV   REG[0x0],A         (0621)     mov   reg[LCD_1_Port],A
                                        (0622) 
070E: 40       NOP                      (0623)     nop
070F: 40       NOP                      (0624)     nop
                                        (0625) 
0710: 26 00 C0 AND   [0x0],0xC0         (0626)     and   [Port_0_Data_SHADE],(~LCD_1_PORT_MASK | LCD_1_RW)     ; Lower E signal
0713: 51 00    MOV   A,[0x0]            (0627)     mov   A,[Port_0_Data_SHADE]
0715: 60 00    MOV   REG[0x0],A         (0628)     mov   reg[LCD_1_Port],A
                                        (0629) 
0717: 18       POP   A                  (0630)     pop   A
0718: 21 08    AND   A,0x8              (0631)     and   A,LCD_1_READY_BIT                                       ; Check busy
                                        (0632) 
071A: A0 04    JZ    0x071F             (0633)     jz    .UNLOCK
071C: 79       DEC   X                  (0634)     dec   X
071D: BF D3    JNZ   0x06F1             (0635)     jnz   .LCD_RDY_LOOP                                         ; If LCD still busy, read again for 255 times
                                        (0636) .UNLOCK:
071F: 20       POP   X                  (0637)     pop   X							                            ; Restore 'X' register
                                        (0638) 
0720: 2E 02 7F OR    [0x2],0x7F         (0639)     or    [Port_0_DriveMode_0_SHADE],LCD_1_PORT_WRITE ; Revert Data bit to Write mode
0723: 51 02    MOV   A,[0x2]            (0640)     mov   A,[Port_0_DriveMode_0_SHADE]
0725: 71 10    OR    F,0x10             
                                        (0641)     M8C_SetBank1
0727: 60 00    MOV   REG[0x0],A         (0642)     mov   reg[LCD_1_PortMode0],A                      ; Setup LCD Port for writing
0729: 70 EF    AND   F,0xEF             
                                        (0643)     M8C_SetBank0
072B: 18       POP   A                  (0644)     pop   A
                                        (0645)     RAM_EPILOGUE RAM_USE_CLASS_4                                ; Restore Accumulator
072C: 7F       RET                      (0646)     ret
072D: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0647) .ENDSECTION
                                        (0648) 
                                        (0649) .SECTION
                                        (0650) ;-----------------------------------------------------------------------------
                                        (0651) ;  FUNCTION NAME: LCD_1_Start
                                        (0652) ;  FUNCTION NAME: LCD_1_Init
                                        (0653) ;
                                        (0654) ;  DESCRIPTION:
                                        (0655) ;     Initialize LCD
                                        (0656) ;
                                        (0657) ;-----------------------------------------------------------------------------
                                        (0658) ;
                                        (0659) ;  ARGUMENTS: none
                                        (0660) ;
                                        (0661) ;  RETURNS: none
                                        (0662) ;
                                        (0663) ;  SIDE EFFECTS:
                                        (0664) ;    The A and X registers may be modified by this or future implementations
                                        (0665) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0666) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0667) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0668) ;    functions.
                                        (0669) ;          
                                        (0670) ;    Currently only the page pointer registers listed below are modified: 
                                        (0671) ;          CUR_PP
                                        (0672) ;
                                        (0673) ;  THEORY of OPERATION or PROCEDURE:
                                        (0674) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0675) ;    This initialization is a bit long, but it should work for
                                        (0676) ;    most 2 and 4 line LCDs.
                                        (0677) ;
                                        (0678)  LCD_1_Start:
                                        (0679) _LCD_1_Start:
                                        (0680)  LCD_1_Init:
                                        (0681) _LCD_1_Init:
                                        (0682)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0683)     RAM_SETPAGE_CUR >Port_0_Data_SHADE                          ; Set CUR_PP to LCD variable address
                                        (0684) 
0730: 26 02 80 AND   [0x2],0x80         (0685)     and   [Port_0_DriveMode_0_SHADE],~LCD_1_PORT_MASK           ; Mask off LCD bits
0733: 2E 02 7F OR    [0x2],0x7F         (0686)     or    [Port_0_DriveMode_0_SHADE],LCD_1_PORT_WRITE           ; Set LCD port for writing
0736: 26 03 80 AND   [0x3],0x80         (0687)     and   [Port_0_DriveMode_1_SHADE],~LCD_1_PORT_MASK           ; Mask off LCD bits
                                        (0688) 
0739: 51 02    MOV   A,[0x2]            (0689)     mov   A,[Port_0_DriveMode_0_SHADE]
073B: 71 10    OR    F,0x10             
                                        (0690)     M8C_SetBank1
073D: 60 00    MOV   REG[0x0],A         (0691)     mov   reg[LCD_1_PortMode0],A                                ; Setup LCD Port for writing
073F: 51 03    MOV   A,[0x3]            (0692)     mov   A,[Port_0_DriveMode_1_SHADE]
0741: 60 01    MOV   REG[0x1],A         (0693)     mov   reg[LCD_1_PortMode1],A
0743: 70 EF    AND   F,0xEF             
                                        (0694)     M8C_SetBank0
                                        (0695) 
0745: 50 FA    MOV   A,0xFA             (0696)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
0747: 90 67    CALL  _LCD_1_Delay50uTimes(0697)     call  LCD_1_Delay50uTimes
0749: 50 FA    MOV   A,0xFA             (0698)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
074B: 90 63    CALL  _LCD_1_Delay50uTimes(0699)     call  LCD_1_Delay50uTimes
                                        (0700) 
074D: 50 03    MOV   A,0x3              (0701)     mov   A,03h
074F: 9F 40    CALL  0x0691             (0702)     call  LCD_1_WCNTL_Nibble
                                        (0703) 
0751: 50 52    MOV   A,0x52             (0704)     mov   A,82                              ; Delay for 4.1 mSec (82 * 50uSec)
0753: 90 5B    CALL  _LCD_1_Delay50uTimes(0705)     call  LCD_1_Delay50uTimes
                                        (0706) 
0755: 50 03    MOV   A,0x3              (0707)     mov   A,03h
0757: 9F 38    CALL  0x0691             (0708)     call  LCD_1_WCNTL_Nibble
                                        (0709) 
0759: 90 63    CALL  _LCD_1_Delay50u    (0710)     call  LCD_1_Delay50u
075B: 90 61    CALL  _LCD_1_Delay50u    (0711)     call  LCD_1_Delay50u
075D: 90 5F    CALL  _LCD_1_Delay50u    (0712)     call  LCD_1_Delay50u
                                        (0713) 
075F: 50 03    MOV   A,0x3              (0714)     mov   A,03h
0761: 9F 2E    CALL  0x0691             (0715)     call  LCD_1_WCNTL_Nibble
                                        (0716) 
0763: 50 5A    MOV   A,0x5A             (0717)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0765: 90 49    CALL  _LCD_1_Delay50uTimes(0718)     call  LCD_1_Delay50uTimes
                                        (0719) 
0767: 50 02    MOV   A,0x2              (0720)     mov   A,02h
0769: 9F 26    CALL  0x0691             (0721)     call  LCD_1_WCNTL_Nibble
                                        (0722) 
076B: 50 5A    MOV   A,0x5A             (0723)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
076D: 90 41    CALL  _LCD_1_Delay50uTimes(0724)     call  LCD_1_Delay50uTimes
                                        (0725) 
076F: 50 08    MOV   A,0x8              (0726)     mov   A,08h
0771: 9F 0A    CALL  _LCD_1_Control     (0727)     call  LCD_1_Control
0773: 50 5A    MOV   A,0x5A             (0728)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0775: 90 39    CALL  _LCD_1_Delay50uTimes(0729)     call  LCD_1_Delay50uTimes
                                        (0730) 
0777: 50 01    MOV   A,0x1              (0731)     mov   A,01h
0779: 9F 02    CALL  _LCD_1_Control     (0732)     call  LCD_1_Control
077B: 50 5A    MOV   A,0x5A             (0733)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
077D: 90 31    CALL  _LCD_1_Delay50uTimes(0734)     call  LCD_1_Delay50uTimes
                                        (0735) 
077F: 50 06    MOV   A,0x6              (0736)     mov   A,06h
0781: 9E FA    CALL  _LCD_1_Control     (0737)     call  LCD_1_Control
                                        (0738) 
0783: 50 0E    MOV   A,0xE              (0739)     mov   A,0Eh
0785: 9E F6    CALL  _LCD_1_Control     (0740)     call  LCD_1_Control
                                        (0741) 
0787: 50 2C    MOV   A,0x2C             (0742)     mov   A,LCD_1_4BIT_2LINE                  ; Setup for 4 bit interface, 2 line
0789: 9E F2    CALL  _LCD_1_Control     (0743)     call  LCD_1_Control
                                        (0744) 
078B: 50 08    MOV   A,0x8              (0745)     mov   A,LCD_1_DISP_OFF
078D: 9E EE    CALL  _LCD_1_Control     (0746)     call  LCD_1_Control
                                        (0747) 
078F: 50 0C    MOV   A,0xC              (0748)     mov   A,LCD_1_DISP_ON
0791: 9E EA    CALL  _LCD_1_Control     (0749)     call  LCD_1_Control
                                        (0750) 
0793: 50 03    MOV   A,0x3              (0751)     mov   A,LCD_1_DISP_INC
0795: 9E E6    CALL  _LCD_1_Control     (0752)     call  LCD_1_Control
                                        (0753) 
0797: 50 5A    MOV   A,0x5A             (0754)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0799: 90 15    CALL  _LCD_1_Delay50uTimes(0755)     call  LCD_1_Delay50uTimes
                                        (0756)     RAM_EPILOGUE RAM_USE_CLASS_4
079B: 7F       RET                      (0757)     ret
                                        (0758) .ENDSECTION
                                        (0759) 
                                        (0760) ;-----------------------------------------------------------------------------
                                        (0761) ;  FUNCTION NAME: LCD_1_Position
                                        (0762) ;
                                        (0763) ;  DESCRIPTION:
                                        (0764) ;     Position Cursor at Row and Col location
                                        (0765) ;
                                        (0766) ;-----------------------------------------------------------------------------
                                        (0767) ;
                                        (0768) ;  ARGUMENTS:
                                        (0769) ;     A => Row  0 to 3
                                        (0770) ;     X => Col  0 to 39+
                                        (0771) ;
                                        (0772) ;  RETURNS:  none
                                        (0773) ;
                                        (0774) ;  SIDE EFFECTS:
                                        (0775) ;    The A and X registers may be modified by this or future implementations
                                        (0776) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0777) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0778) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0779) ;    functions.
                                        (0780) ;
                                        (0781) .LITERAL
                                        (0782) LCD_1_ROW_OFFSET::
                                        (0783)      DB    LCD_1_ROW1_OFFSET, LCD_1_ROW2_OFFSET, LCD_1_ROW3_OFFSET, LCD_1_ROW4_OFFSET
                                        (0784) .ENDLITERAL
                                        (0785) 
                                        (0786) .SECTION
                                        (0787)  LCD_1_Position:
                                        (0788) _LCD_1_Position:
                                        (0789)     RAM_PROLOGUE RAM_USE_CLASS_2
07A0: 21 03    AND   A,0x3              (0790)     and   A,03h                        ; Mask off 2 bits for row address 0 to 3
07A2: 10       PUSH  X                  (0791)     push  X                            ; Store COL
07A3: FF F7    INDEX LCD_1_ROW_OFFSET   (0792)     index LCD_1_ROW_OFFSET ; Get ROW memory offset from table
07A5: 4F       MOV   X,SP               (0793)     mov   X,SP                         ; Get Stack pointer
07A6: 03 FF    ADD   A,[X-1]            (0794)     add   A,[X+(-1)]                   ; Add the COL to the display pointer
07A8: 20       POP   X                  (0795)     pop   X
                                        (0796) 
07A9: 9E D2    CALL  _LCD_1_Control     (0797)     call  LCD_1_Control                ; Write control byte
07AB: 70 3F    AND   F,0x3F             
07AD: 71 C0    OR    F,0xC0             
                                        (0798)     RAM_EPILOGUE RAM_USE_CLASS_2
07AF: 7F       RET                      (0799)     ret
                                        (0800) .ENDSECTION
                                        (0801) 
                                        (0802) .SECTION
                                        (0803) ;-----------------------------------------------------------------------------
                                        (0804) ;  FUNCTION NAME: LCD_1_Delay50uTimes
                                        (0805) ;
                                        (0806) ;  DESCRIPTION:
                                        (0807) ;     Delay increments of 50uSeconds
                                        (0808) ;
                                        (0809) ;-----------------------------------------------------------------------------
                                        (0810) ;
                                        (0811) ;  ARGUMENTS:
                                        (0812) ;     A contains the delay multiplier
                                        (0813) ;
                                        (0814) ;  RETURNS:
                                        (0815) ;
                                        (0816) ;  SIDE EFFECTS:
                                        (0817) ;    The A and X registers may be modified by this or future implementations
                                        (0818) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0819) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0820) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0821) ;    functions.
                                        (0822) ;
                                        (0823) ;
                                        (0824)  LCD_1_Delay50uTimes:
                                        (0825) _LCD_1_Delay50uTimes:
                                        (0826)     RAM_PROLOGUE RAM_USE_CLASS_1
07B0: 90 0C    CALL  _LCD_1_Delay50u    (0827)     call  LCD_1_Delay50u
07B2: 78       DEC   A                  (0828)     dec   A
07B3: BF FC    JNZ   _LCD_1_Delay50uTimes(0829)     jnz   LCD_1_Delay50uTimes
                                        (0830)     RAM_EPILOGUE RAM_USE_CLASS_1
07B5: 7F       RET                      (0831)     ret
                                        (0832) 
                                        (0833) .ENDSECTION
                                        (0834) 
                                        (0835) ;-----------------------------------------------------------------------------
                                        (0836) ;  FUNCTION NAME: LCD_1_Delay50u
                                        (0837) ;
                                        (0838) ;  DESCRIPTION:
                                        (0839) ;     Delay 50uSec for any clock frequency from 1.5MHz to 24MHz
                                        (0840) ;     Slower clock frequencies the delay will be;
                                        (0841) ;           1.5
                                        (0842) ;        -------------- * 50uSec
                                        (0843) ;        clock_freq(MHz)
                                        (0844) ;
                                        (0845) ;
                                        (0846) ;-----------------------------------------------------------------------------
                                        (0847) ;
                                        (0848) ;  ARGUMENTS: none
                                        (0849) ;
                                        (0850) ;  RETURNS: none
                                        (0851) ;
                                        (0852) ;  SIDE EFFECTS:
                                        (0853) ;    The A and X registers may be modified by this or future implementations
                                        (0854) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0855) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0856) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0857) ;    functions.
                                        (0858) ;
                                        (0859) ;  THEORY of OPERATION or PROCEDURE:
                                        (0860) ;
                                        (0861) .LITERAL
                                        (0862)  LCD_1_Delay50u_Table::
                                        (0863)      DB    08h,  19h,   3Ah,   7Ch,   01h,    01h,    01h,   01h
                                        (0864) ;         3MHz, 6MHz, 12MHz, 24MHz, 1.5MHz, 750kHz, 188kHz, 94kHz
                                        (0865) .ENDLITERAL
                                        (0866) .SECTION
                                        (0867) 
                                        (0868)   LCD_1_Delay50u:
                                        (0869)  _LCD_1_Delay50u:                      ; [11]  Call
                                        (0870)     RAM_PROLOGUE RAM_USE_CLASS_1
07BE: 08       PUSH  A                  (0871)     push  A
07BF: 71 10    OR    F,0x10             
                                        (0872)     M8C_SetBank1                         ; [4]
07C1: 5D E0    MOV   A,REG[0xE0]        (0873)     mov   A, reg[OSC_CR0]                ; [6] Get delay value
07C3: 70 EF    AND   F,0xEF             
                                        (0874)     M8C_SetBank0                         ; [4]
07C5: 21 07    AND   A,0x7              (0875)     and   A,07h                          ; [4] Mask off only the clock bits
07C7: 39 05    CMP   A,0x5              (0876)     cmp   A,05h
07C9: D0 06    JNC   0x07D0             (0877)     jnc   .Delay50u_End
07CB: FF E9    INDEX LCD_1_Delay50u_Table(0878)     index LCD_1_Delay50u_Table ; [13] Get delay value
                                        (0879) .Delay50u_Loop:                          ;
07CD: 78       DEC   A                  (0880)     dec   A                              ; [4]
07CE: BF FE    JNZ   0x07CD             (0881)     jnz   .Delay50u_Loop                 ; [5]
                                        (0882) .Delay50u_End:
07D0: 18       POP   A                  (0883)     pop   A
                                        (0884)     RAM_EPILOGUE RAM_USE_CLASS_1
07D1: 7F       RET                      (0885)     ret
                                        (0886) .ENDSECTION
                                        (0887) 
                                        (0888) 
                                        (0889) ;-----------------------------------------------------------------------------
                                        (0890) ;      If bargraph is not enabled, the following functions are not required.
                                        (0891) ;-----------------------------------------------------------------------------
                                        (0892) 
                                        (0893) IF (LCD_1_BARGRAPH_ENABLE)
                                        (0894) 
                                        (0895) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0896) .SECTION
                                        (0897) ;-----------------------------------------------------------------------------
                                        (0898) ;  FUNCTION NAME: LCD_1_DrawBG
                                        (0899) ;
                                        (0900) ;  DESCRIPTION:
                                        (0901) ;  This legacy fastcall version are provided only to support existing small
                                        (0902) ;  memory model assembly language code---it does not work in the large memory
                                        (0903) ;  model.
                                        (0904) ;
                                        (0905) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (0906) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (0907) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (0908) ;  ** function in assembly you should convert to _LCD_1_DrawVBG
                                        (0909) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (0910) ;
                                        (0911) ;  Draw a horizontal bargraph on the LCD with the given parameters.  This
                                        (0912) ;  is a legacy function that is intended to support existing Assembly
                                        (0913) ;  language programs that call this function.  This should not be used for
                                        (0914) ;  new code or with Large Memory Model programs.
                                        (0915) ;-----------------------------------------------------------------------------
                                        (0916) ;
                                        (0917) ;  LEGACY FASTCALL ARGUMENTS:
                                        (0918) ;    A    => Starting row for bargraph 0 to 3
                                        (0919) ;   [X]   => Starting Column for bargraph 0 to 39+
                                        (0920) ;   [x-1] => Length of bargraph in chars 1 to 40+
                                        (0921) ;   [X-2] => Position of pointer in segments 5 times Length
                                        (0922) ;
                                        (0923) ;
                                        (0924) ;  RETURNS:  none
                                        (0925) ;
                                        (0926) ;  SIDE EFFECTS:
                                        (0927) ;    The A and X registers may be modified by this or future implementations
                                        (0928) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0929) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0930) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0931) ;    functions.
                                        (0932) ;
                                        (0933) ;    If LCD_1_Init is not called before this function, the
                                        (0934) ;    bargraph will not be drawn properly.
                                        (0935) ;
                                        (0936) ; Stack offset constants
                                        (0937) BG_COLX:       equ  0                   ; Stack position of Column
                                        (0938) BG_CHAR_LENX:  equ -1                   ; Stack position of Length
                                        (0939) BG_LENGTHX:    equ -2                   ; Stack position of bargraph pointer position
                                        (0940) 
                                        (0941) 
                                        (0942) LCD_1_DrawBG:
                                        (0943)     push  X
                                        (0944)     mov   X,[X+BG_COLX]                 ; Row in A, Col in X
                                        (0945)     call  LCD_1_Position               ; Set cursor position
                                        (0946)     pop   X                             ; Restore pointer
                                        (0947) 
                                        (0948) .LCD_BG_LOOP1X:
                                        (0949)     cmp   [X+BG_LENGTHX],00h            ; Check for past end of BG
                                        (0950)     jnz   .LCD_CHECK1X
                                        (0951)     mov   A,00h                         ; Load empty character
                                        (0952)     jmp   .LCD_BG_DOITX                 ;
                                        (0953) 
                                        (0954) .LCD_CHECK1X:
                                        (0955)     cmp   [X+BG_LENGTHX],06h            ; Check if BG pointer is at this character
                                        (0956)     jnc   .LCD_CHECK2X                  ; Note yet, use full character
                                        (0957)     mov   A,[X+BG_LENGTHX]
                                        (0958)     sub   [X+BG_LENGTHX],A
                                        (0959)     jmp   .LCD_BG_DOITX
                                        (0960) 
                                        (0961) .LCD_CHECK2X:                           ; Put index to full character
                                        (0962)     mov   A, 06h
                                        (0963)     sub   [X+BG_LENGTHX],05h            ; Subtract another 5 positions
                                        (0964) 
                                        (0965) .LCD_BG_DOITX:
                                        (0966)     call  LCD_1_WriteData              ; Display BG character
                                        (0967) 
                                        (0968)     dec   [X+BG_CHAR_LENX]              ; Dec Char count
                                        (0969)     jnz   .LCD_BG_LOOP1X                ; Do it all over again
                                        (0970)     ret
                                        (0971) .ENDSECTION
                                        (0972) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0973) 
                                        (0974) .SECTION
                                        (0975) ;-----------------------------------------------------------------------------
                                        (0976) ;  FUNCTION NAME: LCD_1_DrawBG
                                        (0977) ;
                                        (0978) ;  DESCRIPTION:
                                        (0979) ;     Draw a horizontal bargraph on the LCD with the given parameters.
                                        (0980) ;
                                        (0981) ;
                                        (0982) ;-----------------------------------------------------------------------------
                                        (0983) ;
                                        (0984) ;  FASTCALL16 ARGUMENTS:
                                        (0985) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (0986) ;   [SP-4] => Starting Column for bargraph 0 to 39+
                                        (0987) ;   [SP-5] => Length of bargraph in chars 1 to 40+
                                        (0988) ;   [SP-6] => Position of pointer in segments 5 times Length
                                        (0989) ;
                                        (0990) ;
                                        (0991) ;  RETURNS:  none
                                        (0992) ;
                                        (0993) ;  SIDE EFFECTS:
                                        (0994) ;    The A and X registers may be modified by this or future implementations
                                        (0995) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0996) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0997) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0998) ;    functions.
                                        (0999) ;          
                                        (1000) ;    Currently only the page pointer registers listed below are modified: 
                                        (1001) ;          CUR_PP
                                        (1002) ;
                                        (1003) ;    If LCD_1_Init is not called before this function, the
                                        (1004) ;    bargraph will not be drawn properly.
                                        (1005) ;
                                        (1006) ; Stack offset constants
                                        (1007) BG_ROW:       equ -3
                                        (1008) BG_COL:       equ -4                   ; Stack position of Column
                                        (1009) BG_CHAR_LEN:  equ -5                   ; Stack position of Length
                                        (1010) BG_LENGTH:    equ -6                   ; Stack position of bargraph pointer position
                                        (1011) 
                                        (1012) 
                                        (1013) _LCD_1_DrawBG:
                                        (1014)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (1015)     mov   X, SP
                                        (1016)     push  X
                                        (1017)     mov   A,[X+BG_ROW]                 ; Row in A
                                        (1018)     mov   X,[X+BG_COL]                 ; Col in X
                                        (1019)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (1020)     call  LCD_1_Position               ; Set cursor position
                                        (1021)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (1022)     pop  X
                                        (1023) 
                                        (1024) .LCD_BG_LOOP1:
                                        (1025)     cmp   [X+BG_LENGTH],00h            ; Check for past end of BG
                                        (1026)     jnz   .LCD_CHECK1
                                        (1027)     mov   A,00h                        ; Load empty character
                                        (1028)     jmp   .LCD_BG_DOIT                  ;
                                        (1029) 
                                        (1030) .LCD_CHECK1:
                                        (1031)     cmp   [X+BG_LENGTH],06h            ; Check if BG pointer is at this character
                                        (1032)     jnc   .LCD_CHECK2                   ; Note yet, use full character
                                        (1033)     mov   A,[X+BG_LENGTH]
                                        (1034)     sub   [X+BG_LENGTH],A
                                        (1035)     jmp   .LCD_BG_DOIT
                                        (1036) 
                                        (1037) .LCD_CHECK2:                            ; Put index to full character
                                        (1038)     mov   A, 06h
                                        (1039)     sub   [X+BG_LENGTH],05h            ; Subtract another 5 positions
                                        (1040) 
                                        (1041) .LCD_BG_DOIT:
                                        (1042)     call  LCD_1_WriteData              ; Display BG character
                                        (1043) 
                                        (1044)     dec   [X+BG_CHAR_LEN]              ; Dec Char count
                                        (1045)     jnz   .LCD_BG_LOOP1                 ; Do it all over again
                                        (1046)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (1047)     ret
                                        (1048) .ENDSECTION
                                        (1049) 
                                        (1050) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (1051) .SECTION
                                        (1052) ;-----------------------------------------------------------------------------
                                        (1053) ;  FUNCTION NAME: LCD_1_DrawVBG
                                        (1054) ;
                                        (1055) ;  DESCRIPTION:
                                        (1056) ;  This legacy fastcall version are provided only to support existing small
                                        (1057) ;  memory model assembly language code---it does not work in the large memory
                                        (1058) ;  model.
                                        (1059) ;
                                        (1060) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (1061) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (1062) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (1063) ;  ** function in assembly you should convert to _LCD_1_DrawVBG
                                        (1064) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (1065) ;
                                        (1066) ;  Draw a vertical bargraph on the LCD with the given parameters. This
                                        (1067) ;  is a legacy function that is intended to support existing Assembly
                                        (1068) ;  language programs that call this function.  This should not be used for
                                        (1069) ;  new code or with Large Memory Model programs.
                                        (1070) ;-----------------------------------------------------------------------------
                                        (1071) ;
                                        (1072) ;  LEGACY FASTCALL ARGUMENTS:
                                        (1073) ;    A    => Starting row for bargraph 0 to 3
                                        (1074) ;   [X]   => Starting Column for bargraph 0 to 40+
                                        (1075) ;   [x-1] => Height of bargraph in chars 1 - 4
                                        (1076) ;   [X-2] => Position of pointer in segments 8 times height
                                        (1077) ;  RETURNS:
                                        (1078) ;
                                        (1079) ;  SIDE EFFECTS:
                                        (1080) ;    The A and X registers may be modified by this or future implementations
                                        (1081) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1082) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1083) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1084) ;    functions.
                                        (1085) ;    
                                        (1086) ;    If LCD_1_Init is not called before this function, the
                                        (1087) ;    bargraph will not be drawn properly.
                                        (1088) ;
                                        (1089) ; Stack offset constants
                                        (1090) VBG_COLX:            equ  0
                                        (1091) VBG_CHAR_HEIGHTX:    equ -1
                                        (1092) VBG_SEG_HEIGHTX:     equ -2
                                        (1093) 
                                        (1094) LCD_1_DrawVBG:
                                        (1095) 
                                        (1096)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1097) .VBG_LOOPX:
                                        (1098)     push  A
                                        (1099)     index LCD_1_ROW_OFFSET  ; Get row offset
                                        (1100)     add   A,[X+VBG_COLX]                ; Add column offset to position
                                        (1101)     call  LCD_1_Control                ; Position Cursor
                                        (1102)     cmp   [X+VBG_SEG_HEIGHTX],00h       ; Check for zero segs
                                        (1103)     jnz   .VBG_NZ_SEGX
                                        (1104)     mov   A,' '                        ; Load space character
                                        (1105)     jmp   .VBG_WRITE_CHARX
                                        (1106) .VBG_NZ_SEGX:
                                        (1107)     cmp   [X+VBG_SEG_HEIGHTX],09h       ; Check for full segment
                                        (1108)     jnc   .VBG_FULL_SEGX
                                        (1109)                                         ; Partial segment between 1 and 8
                                        (1110)     mov   A,[X+VBG_SEG_HEIGHTX]
                                        (1111)     dec   A
                                        (1112)     mov   [X+VBG_SEG_HEIGHTX],00h       ; Zero segment height
                                        (1113)     jmp   .VBG_WRITE_CHARX
                                        (1114) 
                                        (1115) .VBG_FULL_SEGX:                          ; Bargaph
                                        (1116)     sub   [X+VBG_SEG_HEIGHTX],08h       ; Subtract full segment
                                        (1117)     mov   A,07h                        ; Load full segment
                                        (1118) 
                                        (1119) .VBG_WRITE_CHARX:                        ; Write character to display
                                        (1120)     call  LCD_1_WriteData              ; Write value
                                        (1121)     pop   A
                                        (1122)     dec   A
                                        (1123)     dec   [X+VBG_CHAR_HEIGHTX]
                                        (1124)     jnz   .VBG_LOOPX
                                        (1125)     ret
                                        (1126) .ENDSECTION
                                        (1127) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (1128) 
                                        (1129) .SECTION
                                        (1130) ;-----------------------------------------------------------------------------
                                        (1131) ;  FUNCTION NAME: LCD_1_DrawVBG
                                        (1132) ;
                                        (1133) ;  DESCRIPTION:
                                        (1134) ;     Draw a vertical bargraph on the LCD with the given parameters.
                                        (1135) ;
                                        (1136) ;
                                        (1137) ;-----------------------------------------------------------------------------
                                        (1138) ;
                                        (1139) ;  FASTCALL16 ARGUMENTS:
                                        (1140) ;
                                        (1141) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (1142) ;   [SP-4] => Starting Column for bargraph 0 to 40+
                                        (1143) ;   [SP-5] => Height of bargraph in chars 1 - 4
                                        (1144) ;   [SP-6] => Position of pointer in segments 8 times height
                                        (1145) ;  RETURNS:
                                        (1146) ;
                                        (1147) ;  SIDE EFFECTS:
                                        (1148) ;    The A and X registers may be modified by this or future implementations
                                        (1149) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1150) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1151) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1152) ;    functions.
                                        (1153) ;          
                                        (1154) ;    Currently only the page pointer registers listed below are modified: 
                                        (1155) ;          CUR_PP
                                        (1156) ;
                                        (1157) ;    If LCD_1_Init is not called before this function, the
                                        (1158) ;    bargraph will not be drawn properly.
                                        (1159) ;
                                        (1160) ; Stack offset constants
                                        (1161) VBG_ROW:        equ -3
                                        (1162) VBG_COL:            equ -4
                                        (1163) VBG_CHAR_HEIGHT:    equ -5
                                        (1164) VBG_SEG_HEIGHT:     equ -6
                                        (1165) 
                                        (1166) _LCD_1_DrawVBG:
                                        (1167)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (1168)     mov   X, SP
                                        (1169)     mov   A, [X+VBG_ROW]
                                        (1170)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1171) .VBG_LOOP:
                                        (1172)     push  A
                                        (1173)     index LCD_1_ROW_OFFSET  ; Get row offset
                                        (1174)     add   A,[X+VBG_COL]                ; Add column offset to position
                                        (1175)     call  LCD_1_Control                ; Position Cursor
                                        (1176)     cmp   [X+VBG_SEG_HEIGHT],00h       ; Check for zero segs
                                        (1177)     jnz   .VBG_NZ_SEG
                                        (1178)     mov   A,' '                        ; Load space character
                                        (1179)     jmp   .VBG_WRITE_CHAR
                                        (1180) .VBG_NZ_SEG:
                                        (1181)     cmp   [X+VBG_SEG_HEIGHT],09h       ; Check for full segment
                                        (1182)     jnc   .VBG_FULL_SEG
                                        (1183)                                        ; Partial segment between 1 and 8
                                        (1184)     mov   A,[X+VBG_SEG_HEIGHT]
                                        (1185)     dec   A
                                        (1186)     mov   [X+VBG_SEG_HEIGHT],00h       ; Zero segment height
                                        (1187)     jmp   .VBG_WRITE_CHAR
                                        (1188) 
                                        (1189) .VBG_FULL_SEG:                          ; Bargaph
                                        (1190)     sub   [X+VBG_SEG_HEIGHT],08h       ; Subtract full segment
                                        (1191)     mov   A,07h                        ; Load full segment
                                        (1192) 
                                        (1193) .VBG_WRITE_CHAR:                        ; Write character to display
                                        (1194)     call  LCD_1_WriteData              ; Write value
                                        (1195)     pop   A
                                        (1196)     dec   A
                                        (1197)     dec   [X+VBG_CHAR_HEIGHT]
                                        (1198)     jnz   .VBG_LOOP
                                        (1199)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (1200)     ret
                                        (1201) .ENDSECTION
                                        (1202) 
                                        (1203) .SECTION
                                        (1204) ;-----------------------------------------------------------------------------
                                        (1205) ;  FUNCTION NAME: LCD_1_InitVBG
                                        (1206) ;
                                        (1207) ;  DESCRIPTION:
                                        (1208) ;     Initialize the vertical bargraph characters.
                                        (1209) ;
                                        (1210) ;-----------------------------------------------------------------------------
                                        (1211) ;
                                        (1212) ;  ARGUMENTS:  none
                                        (1213) ;
                                        (1214) ;  RETURNS:  none
                                        (1215) ;
                                        (1216) ;  SIDE EFFECTS:
                                        (1217) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (1218) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1219) ;    at a time since they each require their own set of characters.
                                        (1220) ;
                                        (1221) ;  SIDE EFFECTS:
                                        (1222) ;    The A and X registers may be modified by this or future implementations
                                        (1223) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1224) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1225) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1226) ;    functions.
                                        (1227) ;          
                                        (1228) ;    Currently only the page pointer registers listed below are modified: 
                                        (1229) ;          CUR_PP
                                        (1230) ;
                                        (1231) ; Stack offset constants
                                        (1232) VBGDATA_CTR:      equ    00h           ; Char data count stack offset
                                        (1233) VBG_BYTES:        equ    01h           ; Byte counter stack offset
                                        (1234) 
                                        (1235)  LCD_1_InitVBG:
                                        (1236) _LCD_1_InitVBG:
                                        (1237)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (1238)     mov   X,SP                         ; Get location of stack
                                        (1239)     push  A                            ; Create 2 locations
                                        (1240)     push  A
                                        (1241) 
                                        (1242)     mov   A,LCD_1_CG_RAM_OFFSET              ; Setup pointer
                                        (1243)     call  LCD_1_Control                ; Position the CG pointer
                                        (1244)     mov   [X+VBGDATA_CTR],01h          ; Reset data counter
                                        (1245) 
                                        (1246)  .VBG_Loop1:                            ; loop once for each 8 characters
                                        (1247)     mov   [X+VBG_BYTES],08h            ; Load cycle pointer
                                        (1248)  .VBG_Loop2:                            ; Loop once for each line in character (8 times)
                                        (1249)     mov   A,[X+VBGDATA_CTR]
                                        (1250)     cmp   A,[X+VBG_BYTES]
                                        (1251)     jnc   .VBG_SOLID
                                        (1252)     mov   A,00h                        ; Empty line
                                        (1253)     jmp   .VBG_Load                     ; Jump to load the bargraph
                                        (1254) .VBG_SOLID:
                                        (1255)     mov   A,FFh                        ; Load solid line
                                        (1256) .VBG_Load:
                                        (1257)     call  LCD_1_WriteData              ; character data
                                        (1258)     dec   [X+VBG_BYTES]                ; Dec byte counter
                                        (1259)     jnz   .VBG_Loop2                    ; End Loop 2
                                        (1260)     inc   [X+VBGDATA_CTR]
                                        (1261)     cmp   [X+VBGDATA_CTR],09h
                                        (1262)     jnz   .VBG_Loop1                    ; End Loop1
                                        (1263) 
                                        (1264)     pop  A
                                        (1265)     pop  A
                                        (1266)     mov  A,LCD_1_DISP_ON                    ; Turn on display, don't really
                                        (1267)     call LCD_1_Control                 ; need this.
                                        (1268)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (1269)     ret
                                        (1270) .ENDSECTION
                                        (1271) 
                                        (1272) ;-----------------------------------------------------------------------------
                                        (1273) ;  FUNCTION NAME: LCD_1_InitBG
                                        (1274) ;
                                        (1275) ;  DESCRIPTION:
                                        (1276) ;     Initialize horizontal bargraph characters
                                        (1277) ;
                                        (1278) ;-----------------------------------------------------------------------------
                                        (1279) ;
                                        (1280) ;  ARGUMENTS:
                                        (1281) ;     A = type  0 = full                   |||||||||........
                                        (1282) ;               1 = single vertical line   ..........|......
                                        (1283) ;
                                        (1284) ;  RETURNS:
                                        (1285) ;
                                        (1286) ;  SIDE EFFECTS:
                                        (1287) ;    The A and X registers may be modified by this or future implementations
                                        (1288) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1289) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1290) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1291) ;    functions.
                                        (1292) ;          
                                        (1293) ;    Currently only the page pointer registers listed below are modified: 
                                        (1294) ;          CUR_PP
                                        (1295) ;
                                        (1296) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1297) ;    at a time since they each require their own set of characters.
                                        (1298) ;
                                        (1299) ;  THEORY of OPERATION or PROCEDURE:
                                        (1300) ;    This function writes to the LCD character RAM to generate 8 custom
                                        (1301) ;    characters used to generated one of two horizontal bargraphs.
                                        (1302) ;
                                        (1303) .LITERAL
                                        (1304)  LCD_1_BG_TYPE1:: ; ....., |...., ||..., |||.., ||||., |||||, |||||
                                        (1305)      DB    00h, 10h, 18h, 1Ch, 1Eh, 1Fh, 1Fh
                                        (1306)  LCD_1_BG_TYPE2:: ; ....., |...., .|..., ..|.., ...|., ....|, .....
                                        (1307)     DB  00h, 10h, 08h, 04h, 02h, 01h, 00h
                                        (1308) .ENDLITERAL
                                        (1309) 
                                        (1310) .SECTION
                                        (1311) ; Stack offset constants
                                        (1312) BGDATA_PTR:   equ    00h               ; Stack offsets
                                        (1313) BGCHARS:      equ    01h
                                        (1314) BGTYPE:       equ    02h
                                        (1315) 
                                        (1316)  LCD_1_InitBG:
                                        (1317) _LCD_1_InitBG:
                                        (1318)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (1319)     mov   X,SP                         ; Get location of stack
                                        (1320)     add   SP,3
                                        (1321)     mov   [X+BGTYPE],A                 ; Store the bargraph type
                                        (1322) 
                                        (1323)     mov   A,LCD_1_CG_RAM_OFFSET              ; Setup pointer
                                        (1324)     call  LCD_1_Control                ; Position the CG pointer
                                        (1325)     mov   [X+BGDATA_PTR],00h           ; Reset pointer to BG data
                                        (1326) 
                                        (1327)  .BG_Loop1:
                                        (1328)     mov   [X+BGCHARS],08h              ; Load cycle pointer
                                        (1329)  .BG_Loop2:
                                        (1330)     mov   A,[X+BGDATA_PTR]
                                        (1331)     cmp   [X+BGTYPE],00h               ; Check which bargraph
                                        (1332)     jnz   .BG_OTHER
                                        (1333)     index LCD_1_BG_TYPE1
                                        (1334)     jmp   .BG_Load
                                        (1335)  .BG_OTHER:
                                        (1336)     index LCD_1_BG_TYPE2
                                        (1337)  .BG_Load:
                                        (1338)     call  LCD_1_WriteData
                                        (1339)     dec   [X+BGCHARS]                  ; Character builder counter
                                        (1340)     jnz   .BG_Loop2
                                        (1341)     inc   [X+BGDATA_PTR]               ; Advance to next character
                                        (1342)     cmp   [X+BGDATA_PTR],07h
                                        (1343)     jnz   .BG_Loop1
                                        (1344) 
                                        (1345)     add   SP,-3
                                        (1346)     mov   A,LCD_1_DISP_ON
                                        (1347)     call  LCD_1_Control
                                        (1348)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (1349)     ret
                                        (1350) .ENDSECTION
                                        (1351) 
                                        (1352) ENDIF
                                        (1353) 
                                        (1354) ; End of File LCD_1.asm
FILE: lib\ezi2cs_1int.asm               (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME: EzI2Cs_1INT.asm
                                        (0004) ;;  Version: 2.00, Updated on 2013/5/19 at 10:43:36
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: I2CFXM (Slave) Interrupt Service Routine
                                        (0008) ;;  
                                        (0009) ;;-----------------------------------------------------------------------------
                                        (0010) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0011) ;;*****************************************************************************
                                        (0012) ;;*****************************************************************************
                                        (0013) include "EzI2Cs_1.inc"
                                        (0014) include "m8c.inc"
                                        (0015) include "memory.inc"
                                        (0016) 
                                        (0017) 
                                        (0018) 
                                        (0019) 
                                        (0020) ;-----------------------------------------------
                                        (0021) ;  Global Symbols
                                        (0022) ;-----------------------------------------------
                                        (0023) 
                                        (0024) export    EzI2Cs_1_varPage      
                                        (0025) export   _EzI2Cs_1_varPage      
                                        (0026) 
                                        (0027) export    EzI2Cs_1_bState  
                                        (0028) export   _EzI2Cs_1_bState
                                        (0029) 
                                        (0030) export    EzI2Cs_1_bRAM_RWoffset
                                        (0031) export   _EzI2Cs_1_bRAM_RWoffset
                                        (0032) 
                                        (0033) export    EzI2Cs_1_bRAM_RWcntr
                                        (0034) export   _EzI2Cs_1_bRAM_RWcntr
                                        (0035) 
                                        (0036) export   _EzI2Cs_1_pRAM_Buf_Addr_LSB
                                        (0037) export    EzI2Cs_1_pRAM_Buf_Addr_LSB
                                        (0038) 
                                        (0039) IF (SYSTEM_LARGE_MEMORY_MODEL)
                                        (0040) export   _EzI2Cs_1_pRAM_Buf_Addr_MSB
                                        (0041) export    EzI2Cs_1_pRAM_Buf_Addr_MSB
                                        (0042) ENDIF
                                        (0043) 
                                        (0044) export   _EzI2Cs_1_bRAM_Buf_Size                                
                                        (0045) export    EzI2Cs_1_bRAM_Buf_Size    
                                        (0046) 
                                        (0047) export   _EzI2Cs_1_bRAM_Buf_WSize               
                                        (0048) export    EzI2Cs_1_bRAM_Buf_WSize  
                                        (0049) 
                                        (0050) IF (EzI2Cs_1_ROM_ENABLE)
                                        (0051) export    EzI2Cs_1_bROM_RWoffset
                                        (0052) export   _EzI2Cs_1_bROM_RWoffset
                                        (0053) 
                                        (0054) export    EzI2Cs_1_bROM_RWcntr   
                                        (0055) export   _EzI2Cs_1_bROM_RWcntr   
                                        (0056) 
                                        (0057) export   _EzI2Cs_1_pROM_Buf_Addr_LSB
                                        (0058) export    EzI2Cs_1_pROM_Buf_Addr_LSB
                                        (0059) export   _EzI2Cs_1_pROM_Buf_Addr_MSB
                                        (0060) export    EzI2Cs_1_pROM_Buf_Addr_MSB
                                        (0061) 
                                        (0062) export   _EzI2Cs_1_bROM_Buf_Size                           
                                        (0063) export    EzI2Cs_1_bROM_Buf_Size
                                        (0064) 
                                        (0065) ENDIF
                                        (0066) 
                                        (0067) export    EzI2Cs_1_bBusy_Flag  
                                        (0068) export   _EzI2Cs_1_bBusy_Flag
                                        (0069) 
                                        (0070) AREA InterruptRAM (RAM, REL, CON)
                                        (0071) 
                                        (0072) ;-----------------------------------------------
                                        (0073) ; Variable Allocation
                                        (0074) ;-----------------------------------------------
                                        (0075) 
                                        (0076) 
                                        (0077) ;; Exported variables
                                        (0078)  _EzI2Cs_1_varPage:                                ; This points to the variable page
                                        (0079)   EzI2Cs_1_varPage:          
                                        (0080) 
                                        (0081)  _EzI2Cs_1_bState:
                                        (0082)   EzI2Cs_1_bState:                           blk 1
                                        (0083) 
                                        (0084) ;; RAM space variables
                                        (0085)  _EzI2Cs_1_bRAM_RWoffset:                          ; RAM address counter.  This is reset each time
                                        (0086)   EzI2Cs_1_bRAM_RWoffset:                    blk 1 ; a read or write is initiated.
                                        (0087) 
                                        (0088)  _EzI2Cs_1_bRAM_RWcntr:                            ; RAM Read/Write counter.  Keeps track of offset 
                                        (0089)   EzI2Cs_1_bRAM_RWcntr:                      blk 1 ; during a read or write operation.  Reset to
                                        (0090)                                                       ; _bRAM_RWoffset at start of R/W command.
                                        (0091) 
                                        (0092) IF (SYSTEM_LARGE_MEMORY_MODEL)
                                        (0093)  _EzI2Cs_1_pRAM_Buf_Addr_MSB:                      ; Base address (MSB) to RAM buffer.  
                                        (0094)   EzI2Cs_1_pRAM_Buf_Addr_MSB:                blk 1 ; 
                                        (0095) ENDIF
                                        (0096) 
                                        (0097)  _EzI2Cs_1_pRAM_Buf_Addr_LSB:                      ; Base address (LSB) to RAM buffer.  
                                        (0098)   EzI2Cs_1_pRAM_Buf_Addr_LSB:                blk 1 ; 
                                        (0099) 
                                        (0100)  _EzI2Cs_1_bRAM_Buf_Size:                          ; Size of RAM buffer.   
                                        (0101)   EzI2Cs_1_bRAM_Buf_Size:                    blk 1 ; 
                                        (0102) 
                                        (0103)  _EzI2Cs_1_bRAM_Buf_WSize:                         ; Portion of the RAM buffer size that is writable.
                                        (0104)   EzI2Cs_1_bRAM_Buf_WSize:                   blk 1 ; 
                                        (0105) 
                                        (0106) ;; ROM space variables
                                        (0107) IF (EzI2Cs_1_ROM_ENABLE)
                                        (0108)  _EzI2Cs_1_bROM_RWoffset:                          ; ROM address counter.  This is reset each time
                                        (0109)   EzI2Cs_1_bROM_RWoffset:                    blk 1 ; a read is initiated
                                        (0110) 
                                        (0111)  _EzI2Cs_1_bROM_RWcntr:                            ; ROM read counter. Keeps track of offset 
                                        (0112)   EzI2Cs_1_bROM_RWcntr:                      blk 1 ; during a read operation.  Reset to
                                        (0113)                                                       ; _bRAM_RWoffset at start of command.
                                        (0114) 
                                        (0115)  _EzI2Cs_1_pROM_Buf_Addr_MSB:                      ; ROM address (MSB) counter. (Relative to buffer)  This
                                        (0116)   EzI2Cs_1_pROM_Buf_Addr_MSB:                blk 1 ; counter is reset each time a read is initiated.
                                        (0117) 
                                        (0118)  _EzI2Cs_1_pROM_Buf_Addr_LSB:                      ; ROM address (MSB) counter. (Relative to buffer)  This
                                        (0119)   EzI2Cs_1_pROM_Buf_Addr_LSB:                blk 1 ; counter is reset each time a read is initiated.
                                        (0120) 
                                        (0121)  _EzI2Cs_1_bROM_Buf_Size:                          ; Size of RAM buffer.                            
                                        (0122)   EzI2Cs_1_bROM_Buf_Size:                    blk 1 ; 
                                        (0123) 
                                        (0124) ENDIF
                                        (0125) 
                                        (0126) IF (EzI2Cs_1_AUTO_ADDR_CHECK^1)
                                        (0127) IF (EzI2Cs_1_DYNAMIC_ADDR) 
                                        (0128) 
                                        (0129) export    EzI2Cs_1_bAddr
                                        (0130) export   _EzI2Cs_1_bAddr 
                                        (0131) 
                                        (0132)  _EzI2Cs_1_bAddr:
                                        (0133)   EzI2Cs_1_bAddr:                            blk 1
                                        (0134) ENDIF
                                        (0135) ENDIF
                                        (0136) 
                                        (0137)  _EzI2Cs_1_bBusy_Flag:
                                        (0138)   EzI2Cs_1_bBusy_Flag:                       blk 1
                                        (0139) 
                                        (0140) ;-----------------------------------------------
                                        (0141) ;  EQUATES and TABLES
                                        (0142) ;-----------------------------------------------
                                        (0143) 
                                        (0144) ;; Bit definitions for EzI2Cs_1_bState
                                        (0145) STATE_IDLE:         equ  0x00      ; Wait for Correct Address
                                        (0146) STATE_WR_RAM_ADDR:  equ  0x02      ; Wait for Secondary address on write
                                        (0147) STATE_WR_RAM:       equ  0x04      ; Write RAM Data
                                        (0148) STATE_RD_RAM:       equ  0x06      ; Read RAM Data
                                        (0149) 
                                        (0150) STATE_WR_ROM_ADDR:  equ  0x08      ; Wait for Secondary address on write
                                        (0151) STATE_RD_ROM:       equ  0x0A      ; Read ROM Data
                                        (0152) 
                                        (0153) STATE_WR_ROM:       equ  0x0C      ; Write ROM (Not supported at this time)
                                        (0154) STATE_RESET:        equ  0x0E      ; Reset state machine
                                        (0155) 
                                        (0156) STATE_MASK:         equ  0x0E
                                        (0157) STATE_MASK2:        equ  0x0F      ; State Mask
                                        (0158) 
                                        (0159) ALT_MODE_FLAG:      equ  0x40      ; Reserved
                                        (0160) 
                                        (0161) 
                                        (0162) ;@PSoC_UserCode_INIT@ (Do not change this line.)
                                        (0163) ;---------------------------------------------------
                                        (0164) ; Insert your custom declarations below this banner
                                        (0165) ;---------------------------------------------------
                                        (0166) 
                                        (0167) ;------------------------
                                        (0168) ;  Constant Definitions
                                        (0169) ;------------------------
                                        (0170) 
                                        (0171) 
                                        (0172) ;------------------------
                                        (0173) ; Variable Allocation
                                        (0174) ;------------------------
                                        (0175) 
                                        (0176) 
                                        (0177) ;---------------------------------------------------
                                        (0178) ; Insert your custom declarations above this banner
                                        (0179) ;---------------------------------------------------
                                        (0180) ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0181) 
                                        (0182) 
                                        (0183) 
                                        (0184) 
                                        (0185) AREA UserModules (ROM, REL, CON)
                                        (0186) 
                                        (0187) export _EzI2Cs_1_ISR
                                        (0188) ;;****************************************************
                                        (0189) ;; I2C_ISR  main entry point from vector 60h
                                        (0190) ;;
                                        (0191) ;;****************************************************
                                        (0192) 
                                        (0193)  EzI2Cs_1_ISR:
                                        (0194) _EzI2Cs_1_ISR:
                                        (0195) 
07D2: 08       PUSH  A                  (0196)     push A
07D3: 10       PUSH  X                  (0197)     push X
07D4: 70 3F    AND   F,0x3F             
07D6: 71 80    OR    F,0x80             
07D8: 5D D3    MOV   A,REG[0xD3]        
07DA: 08       PUSH  A                  
07DB: 5D D0    MOV   A,REG[0xD0]        
07DD: 08       PUSH  A                  
07DE: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0198)     
                                        (0199)     ;@PSoC_UserCode_ISR_START@ (Do not change this line.)
                                        (0200)     ;---------------------------------------------------
                                        (0201)     ; Insert your custom code below this banner
                                        (0202)     ;---------------------------------------------------
                                        (0203) 
                                        (0204)     ;---------------------------------------------------
                                        (0205)     ; Insert your custom code above this banner
                                        (0206)     ;---------------------------------------------------
                                        (0207)     ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0208) 
                                        (0209) ;; The folling conditional code is only valid when using the
                                        (0210) ;; large memory model.
                                        (0211) IF (SYSTEM_LARGE_MEMORY_MODEL)
                                        (0212)    RAM_CHANGE_PAGE_MODE FLAG_PGMODE_2              ; Set Page Mode
                                        (0213)    REG_PRESERVE IDX_PP                             ; Save Index Page Pointer
                                        (0214)    REG_PRESERVE CUR_PP                             ; Save Current Page Pointer
                                        (0215)    RAM_SETPAGE_CUR  >EzI2Cs_1_varPage      ; Set the current page mode Pointer
07E1: 51 07    MOV   A,[0x7]            (0216)    mov   A, [EzI2Cs_1_pRAM_Buf_Addr_MSB]   ; Set Index page mode pointer
07E3: 60 D3    MOV   REG[0xD3],A        
                                        (0217)    RAM_SETPAGE_IDX A
                                        (0218) ENDIF
                                        (0219) 
07E5: 2E 04 80 OR    [0x4],0x80         (0220)     or   [EzI2Cs_1_bState],EzI2Cs_1_ANY_ACTIVITY                     ; Set Activity flag
07E8: 49 D7 08 TST   REG[0xD7],0x8      (0221)     tst  reg[EzI2Cs_1_SCR_REG],EzI2Cs_1_SCR_ADDRESS                  ; Check for address
07EB: A0 09    JZ    0x07F5             (0222)     jz   .I2C_CHECK_STOP                                             ; Go to check for Stop condition if no Address
07ED: 26 04 F0 AND   [0x4],0xF0         (0223)     and  [EzI2Cs_1_bState],~STATE_MASK2                              ; Clear State bits.                       
07F0: 2E 04 00 OR    [0x4],0x0          (0224)     or   [EzI2Cs_1_bState],STATE_IDLE                                ; Address flag set, change to IDLE state
07F3: 80 08    JMP   0x07FC             (0225)     jmp  .I2C_DO_STATE_MACHINE
                                        (0226) .I2C_CHECK_STOP:
                                        (0227)     ; Check for Stop condition here.  If a stop condition
                                        (0228)     ; exists, reset state machine to idle.
07F5: 49 D7 20 TST   REG[0xD7],0x20     (0229)     tst reg[EzI2Cs_1_SCR_REG],EzI2Cs_1_SCR_STOP_STATUS               ; Check for Stop condition
07F8: A0 03    JZ    0x07FC             (0230)     jz .I2C_DO_STATE_MACHINE                                            ; No Stop condition - do I2C state mashine
                                        (0231)     ; Following line was commented due to CDT#60202.
                                        (0232)     ; The stop bit is cleared by SetEzI2Cs_1_SCR macro, so the functionality related to EzI2Cs_1_bBusy_Flag is preserved.
                                        (0233)     ; and reg[EzI2Cs_1_SCR_REG],~EzI2Cs_1_SCR_STOP_STATUS            ; Clear Stop bit
07FA: 80 A8    JMP   0x08A3             (0234)     jmp  I2C_STATE_RESET
                                        (0235) .I2C_DO_STATE_MACHINE:
07FC: 51 04    MOV   A,[0x4]            (0236)     mov  A,[EzI2Cs_1_bState]    ; Get State
07FE: 21 0E    AND   A,0xE              (0237)     and  A,STATE_MASK                   ; Mask off invalid states
0800: E0 01    JACC  0x0802             (0238)     jacc I2C_STATE_JUMP_TABLE
                                        (0239) 
                                        (0240) I2C_STATE_JUMP_TABLE:
0802: 80 11    JMP   0x0814             (0241)     jmp  I2C_STATE_IDLE                 ; Idle state
0804: 80 67    JMP   0x086C             (0242)     jmp  I2C_STATE_WR_RAM_ADDR              ; Wait for Address write state
0806: 80 79    JMP   0x0880             (0243)     jmp  I2C_STATE_WR_RAM               ; 
0808: 80 47    JMP   0x0850             (0244)     jmp  I2C_STATE_RD_RAM
                                        (0245) IF (EzI2Cs_1_ROM_ENABLE)        ; Only valid if ROM enabled
                                        (0246)     jmp  I2C_STATE_WR_ROM_ADDR
                                        (0247)     jmp  I2C_STATE_RD_ROM
                                        (0248)     jmp  I2C_STATE_WR_ROM
                                        (0249) ELSE
080A: 80 98    JMP   0x08A3             (0250)     jmp  I2C_STATE_RESET
080C: 80 96    JMP   0x08A3             (0251)     jmp  I2C_STATE_RESET
080E: 80 94    JMP   0x08A3             (0252)     jmp  I2C_STATE_RESET
                                        (0253) ENDIF
0810: 80 92    JMP   0x08A3             (0254)     jmp  I2C_STATE_RESET
                                        (0255) 
0812: 80 99    JMP   0x08AC             (0256)     jmp  EzI2Cs_1_ISR_END
                                        (0257) 
                                        (0258) 
                                        (0259)     ;            *** I2C Idle state ***
                                        (0260)     ;
                                        (0261)     ;   Sit idle until a start with address is issued.
                                        (0262)     ;   Check to see if there is an address match
                                        (0263)     ;     If address match, ACK the bus and determine next state
                                        (0264)     ;     Else NAK the transfer and return to idle state.
                                        (0265)     ;   Also check stop for condition.IF (EzI2Cs_1_ROM_ENABLE)  ;; Enable only if alternate ROM Address is Enabled
                                        (0266)     ;
                                        (0267) I2C_STATE_IDLE:                 ; Idle state
                                        (0268) 
                                        (0269) IF (EzI2Cs_1_AUTO_ADDR_CHECK^1)   ;; for CY8C28X45 chip: skip address comparison and NACK sending stage-hardware will do this for us  if AutoAddressCompare feature is enabled.
                                        (0270)                                           ;; The code in this pre-compiler directive will be executed for all chips except CY8C28X45.
                                        (0271)  IF (EzI2Cs_1_CY8C22x45)
                                        (0272)    M8C_SetBank1
                                        (0273)    tst   reg[EzI2Cs_1_ADDR_REG], EzI2Cs_1_HW_ADDR_EN
                                        (0274)    jnz   .HwAddrRecEnabled
                                        (0275)    M8C_SetBank0
                                        (0276)  ENDIF										  
                                        (0277) IF (EzI2Cs_1_DYNAMIC_ADDR)  ;; DYNAMIC ADDRESS
                                        (0278)     mov  A,reg[EzI2Cs_1_DR_REG]                                      ; Get transmitted address
                                        (0279)     and  A,EzI2Cs_1_ADDR_MASK                                        ; Mask off alt address bit and R/W bit
                                        (0280)     cmp  A,[EzI2Cs_1_bAddr]                                          ; Check for proper Address
                                        (0281)     jz   .CHK_ADDR_MODE 
                                        (0282)     SetEzI2Cs_1_SCR ( EzI2Cs_1_SCR_NAK )                             ; NAK Address 
                                        (0283)     jmp  EzI2Cs_1_ISR_END                                            ; Not valid Address, leave
                                        (0284) 
                                        (0285) ELSE    ;; STATIC ADDRESS
0814: 5D D8    MOV   A,REG[0xD8]        (0286)     mov  A,reg[EzI2Cs_1_DR_REG]                                      ; Get transmitted address
0816: 21 FE    AND   A,0xFE             (0287)     and  A,EzI2Cs_1_ADDR_MASK                                        ; Mask off alt address bit and R/W bit
0818: 39 18    CMP   A,0x18             (0288)     cmp  A,EzI2Cs_1_SLAVE_ADDR                                       ; Check for proper Address
081A: A0 06    JZ    0x0821             (0289)     jz   .CHK_ADDR_MODE 
081C: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0290)     SetEzI2Cs_1_SCR ( EzI2Cs_1_SCR_NAK )                             ; NAK Address 
081F: 80 8C    JMP   0x08AC             (0291)     jmp  EzI2Cs_1_ISR_END                                            ; Not valid Address, leave
                                        (0292) ENDIF
                                        (0293)  IF (EzI2Cs_1_CY8C22x45)
                                        (0294) .HwAddrRecEnabled:
                                        (0295)    M8C_SetBank0
                                        (0296)  ENDIF
                                        (0297) ENDIF
                                        (0298) 
                                        (0299) .CHK_ADDR_MODE:   ; A proper address has been detected, now determine what mode, R/W alt_addr?? 
                                        (0300) IF (EzI2Cs_1_ROM_ENABLE)  ;; Enable only if alternate ROM Address is Enabled
                                        (0301)     tst  reg[EzI2Cs_1_DR_REG],EzI2Cs_1_ALT_ADDR_BIT                  ; Check for Alt address
                                        (0302)     jnz  SERVICE_ROM_ADDR
                                        (0303) ENDIF
                                        (0304) 
                                        (0305) .STANDARD_ADDR:
0821: 49 D8 01 TST   REG[0xD8],0x1      (0306)     tst  reg[EzI2Cs_1_DR_REG],EzI2Cs_1_RD_FLAG                       ; Check for a Read operation
0824: B0 0F    JNZ   0x0834             (0307)     jnz  .PREPARE_FOR_RAM_READ
                                        (0308) 
0826: 55 0B 02 MOV   [0xB],0x2          (0309)     mov [EzI2Cs_1_bBusy_Flag], EzI2Cs_1_I2C_BUSY_RAM_WRITE           ; Write transaction in process - set Busy flag to WRITE
                                        (0310) 
                                        (0311)     ; Prepare for RAM Write Address operation
0829: 26 04 F0 AND   [0x4],0xF0         (0312)     and  [EzI2Cs_1_bState],~STATE_MASK2                              ; Clear State bit.                       
082C: 2E 04 02 OR    [0x4],0x2          (0313)     or   [EzI2Cs_1_bState],STATE_WR_RAM_ADDR                         ; Set state machine to do RAM Write
082F: 62 D7 10 MOV   REG[0xD7],0x10     
                                        (0314)     SetEzI2Cs_1_SCR ( EzI2Cs_1_SCR_ACK )                             ; ACK Address 
0832: 80 79    JMP   0x08AC             (0315)     jmp  EzI2Cs_1_ISR_END                                     ; Base address to RAM buffer.  
                                        (0316) 
                                        (0317) .PREPARE_FOR_RAM_READ:
0834: 55 0B 01 MOV   [0xB],0x1          (0318)     mov [EzI2Cs_1_bBusy_Flag], EzI2Cs_1_I2C_BUSY_RAM_READ            ; Possible read transaction in process - set Busy flag to READ
                                        (0319) 
0837: 26 04 F0 AND   [0x4],0xF0         (0320)     and  [EzI2Cs_1_bState],~STATE_MASK2                              ; Clear State bit.                       
083A: 2E 04 06 OR    [0x4],0x6          (0321)     or   [EzI2Cs_1_bState],STATE_RD_RAM                              ; Set state machine to do RAM Read 
083D: 5F 06 05 MOV   [0x6],[0x5]        (0322)     mov  [EzI2Cs_1_bRAM_RWcntr],[EzI2Cs_1_bRAM_RWoffset]             ; Reset address counter to start of Offset
0840: 51 08    MOV   A,[0x8]            (0323)     mov  A,[EzI2Cs_1_pRAM_Buf_Addr_LSB]                              ; Get base address
0842: 02 06    ADD   A,[0x6]            (0324)     add  A,[EzI2Cs_1_bRAM_RWcntr]                                    ; Set Offset and add to base address      
0844: 5C       MOV   X,A                (0325)     mov  X,A                                                         ; Put offset in X
0845: 52 00    MOV   A,[X+0]            (0326)     mov  A,[X]                                                       ; Get first byte to transmit
0847: 60 D8    MOV   REG[0xD8],A        (0327)     mov  reg[EzI2Cs_1_DR_REG],A                               ; Base address to RAM buffer.  
0849: 76 06    INC   [0x6]              (0328)     inc  [EzI2Cs_1_bRAM_RWcntr]                                      ; Increment RAM buffer counter to next location.
084B: 62 D7 14 MOV   REG[0xD7],0x14     
                                        (0329) 
                                        (0330)                                                                      ; ACK command and transmit first byte.
                                        (0331)     SetEzI2Cs_1_SCR (EzI2Cs_1_SCR_ACK|EzI2Cs_1_SCR_TRANSMIT)   
084E: 80 5D    JMP   0x08AC             (0332)     jmp  EzI2Cs_1_ISR_END
                                        (0333) 
                                        (0334)     ;            *** I2C Read RAM state ***
                                        (0335)     ;
                                        (0336) I2C_STATE_RD_RAM:
                                        (0337)     ;@PSoC_UserCode_RAM_RD@ (Do not change this line.)
                                        (0338)     ;---------------------------------------------------
                                        (0339)     ; Insert your custom code below this banner
                                        (0340)     ;---------------------------------------------------
                                        (0341)     
                                        (0342)     ;---------------------------------------------------
                                        (0343)     ; Insert your custom code above this banner
                                        (0344)     ;---------------------------------------------------
                                        (0345)     ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0346)     
0850: 51 09    MOV   A,[0x9]            (0347)     mov  A,[EzI2Cs_1_bRAM_Buf_Size]
0852: 78       DEC   A                  (0348)     dec  A
0853: 3A 06    CMP   A,[0x6]            (0349)     cmp  A,[EzI2Cs_1_bRAM_RWcntr]                                    ; Check to see if out of range.
0855: C0 0F    JC    0x0865             (0350)     jc   .I2C_TRANSMIT_DATA  ; WARNING!! Bogas data will be transmitted if out of range.   
                                        (0351) 
0857: 51 08    MOV   A,[0x8]            (0352)     mov  A,[EzI2Cs_1_pRAM_Buf_Addr_LSB]                              ; Get base address
0859: 02 06    ADD   A,[0x6]            (0353)     add  A,[EzI2Cs_1_bRAM_RWcntr]                                    ; Set Offset and add to base address      
085B: 5C       MOV   X,A                (0354)     mov  X,A                                                         ; Put offset in X
085C: 52 00    MOV   A,[X+0]            (0355)     mov  A,[X]                                                       ; Get first byte to transmit
085E: 60 D8    MOV   REG[0xD8],A        (0356)     mov  reg[EzI2Cs_1_DR_REG],A                                      ; Write data to transmit register
0860: 76 06    INC   [0x6]              (0357)     inc  [EzI2Cs_1_bRAM_RWcntr]                                      ; Increment RAM buffer counter to next location.
0862: 2E 04 20 OR    [0x4],0x20         (0358)     or   [EzI2Cs_1_bState],EzI2Cs_1_READ_ACTIVITY                    ; Set Read Activity flag
                                        (0359) 
                                        (0360) 
                                        (0361) .I2C_TRANSMIT_DATA:     
0865: 60 D8    MOV   REG[0xD8],A        (0362)     mov  reg[EzI2Cs_1_DR_REG],A                                      ; Write data to transmit register
0867: 62 D7 04 MOV   REG[0xD7],0x4      
                                        (0363)     SetEzI2Cs_1_SCR ( EzI2Cs_1_SCR_TRANSMIT )                        ; ACK command and transmit first byte. 
086A: 80 41    JMP   0x08AC             (0364)     jmp  EzI2Cs_1_ISR_END
                                        (0365) 
                                        (0366) 
                                        (0367)     ;            *** I2C Write RAM Address state ***
                                        (0368)     ;
                                        (0369)     ;  During this state, the RAM address offset is set.
                                        (0370) I2C_STATE_WR_RAM_ADDR:              ; Wait for Address write state
086C: 5D D8    MOV   A,REG[0xD8]        (0371)     mov  A,reg[EzI2Cs_1_DR_REG]                                      ; Get transmitted Address offset
086E: 3A 09    CMP   A,[0x9]            (0372)     cmp  A,[EzI2Cs_1_bRAM_Buf_Size]                                  ; Check if out of range.
0870: D0 2D    JNC   0x089E             (0373)     jnc  I2C_NAK_DATA                                                ; If out of range NAK address
0872: A0 2B    JZ    0x089E             (0374)     jz   I2C_NAK_DATA
                                        (0375) 
                                        (0376)     ; Address in range
0874: 53 06    MOV   [0x6],A            (0377)     mov  [EzI2Cs_1_bRAM_RWcntr],A                                    ; Reset address counter with new value
0876: 53 05    MOV   [0x5],A            (0378)     mov  [EzI2Cs_1_bRAM_RWoffset],A                                  ; Set offset with new value.
0878: 26 04 F0 AND   [0x4],0xF0         (0379)     and  [EzI2Cs_1_bState],~STATE_MASK2                              ; Clear State bit.                       
087B: 2E 04 04 OR    [0x4],0x4          (0380)     or   [EzI2Cs_1_bState],STATE_WR_RAM                              ; Set state machine to do RAM Write
087E: 80 1A    JMP   0x0899             (0381)     jmp  I2C_ACK_DATA                         ; ACK the data
                                        (0382) 
                                        (0383) 
                                        (0384)     ;            *** I2C Write RAM state
                                        (0385) I2C_STATE_WR_RAM:  
                                        (0386)     ;@PSoC_UserCode_RAM_WR@ (Do not change this line.)
                                        (0387)     ;---------------------------------------------------
                                        (0388)     ; Insert your custom code below this banner
                                        (0389)     ;---------------------------------------------------
                                        (0390)     
                                        (0391)     ;---------------------------------------------------
                                        (0392)     ; Insert your custom code above this banner
                                        (0393)     ;---------------------------------------------------
                                        (0394)     ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0395)     
0880: 51 0A    MOV   A,[0xA]            (0396)     mov  A,[EzI2Cs_1_bRAM_Buf_WSize]                                 ; Get buffer size to make sure we
0882: A0 1B    JZ    0x089E             (0397)     jz   I2C_NAK_DATA                                                ; If RAM WSize is zero, do not allow write.
0884: 78       DEC   A                  (0398)     dec  A                                                           ; are in a valid area.
0885: 3A 06    CMP   A,[0x6]            (0399)     cmp  A,[EzI2Cs_1_bRAM_RWcntr]                                    ; Check to see if out of range.
0887: C0 16    JC    0x089E             (0400)     jc   I2C_NAK_DATA                                                ; If out of range NAK address
                                        (0401) 
0889: 51 08    MOV   A,[0x8]            (0402)     mov  A,[EzI2Cs_1_pRAM_Buf_Addr_LSB]                              ; Get base address
088B: 02 06    ADD   A,[0x6]            (0403)     add  A,[EzI2Cs_1_bRAM_RWcntr]                                    ; Set Offset and add to base address      
088D: 5C       MOV   X,A                (0404)     mov  X,A                                                         ; Put offset in X
                                        (0405) 
088E: 5D D8    MOV   A,REG[0xD8]        (0406)     mov  A,reg[EzI2Cs_1_DR_REG]                                      ; Read data to be written
0890: 54 00    MOV   [X+0],A            (0407)     mov  [X],A                                                       ; Store data in Buffer
0892: 2E 04 10 OR    [0x4],0x10         (0408)     or   [EzI2Cs_1_bState],EzI2Cs_1_WRITE_ACTIVITY                   ; Set Write Activity flag
0895: 76 06    INC   [0x6]              (0409)     inc  [EzI2Cs_1_bRAM_RWcntr]                                      ; Advance pointer to next location
0897: 80 01    JMP   0x0899             (0410)     jmp  I2C_ACK_DATA                         ; ACK the data
0899: 62 D7 10 MOV   REG[0xD7],0x10     
                                        (0411) 
                                        (0412)     
                                        (0413)     
                                        (0414) IF (EzI2Cs_1_ROM_ENABLE)  ;; Enable only if alternate ROM Address is Enabled
                                        (0415) 
                                        (0416) SERVICE_ROM_ADDR:  ; At this time only ROM Read is supported.  
                                        (0417)     tst  reg[EzI2Cs_1_DR_REG],EzI2Cs_1_RD_FLAG                       ; Check for a Read operation
                                        (0418)     jnz  PREPARE_FOR_ROM_READ
                                        (0419) 
                                        (0420)     mov [EzI2Cs_1_bBusy_Flag], EzI2Cs_1_I2C_BUSY_ROM_WRITE           ; Write transaction in process - set Busy flag to WRITE
                                        (0421)     
                                        (0422)     and  [EzI2Cs_1_bState],~STATE_MASK2                              ; Clear State bit.                       
                                        (0423)     or   [EzI2Cs_1_bState],STATE_WR_ROM_ADDR                         ; Set state machine to do ROM ADDR Write
                                        (0424)     SetEzI2Cs_1_SCR ( EzI2Cs_1_SCR_ACK )                             ; ACK Address 
                                        (0425)     jmp  EzI2Cs_1_ISR_END                                    ; Base address to RAM buffer.  
                                        (0426) 
                                        (0427)     ; Prepare for Write ROM Address.              
                                        (0428) I2C_STATE_WR_ROM_ADDR:
                                        (0429)     mov  A,reg[EzI2Cs_1_DR_REG]                                      ; Get transmitted Address offset
                                        (0430)     cmp  A,[EzI2Cs_1_bROM_Buf_Size]                                  ; Check if out of range.
                                        (0431)     jnc  I2C_NAK_DATA                                                ; If out of range NAK address
                                        (0432)     jz   I2C_NAK_DATA
                                        (0433) 
                                        (0434)     mov  [EzI2Cs_1_bROM_RWcntr],A                                    ; Reset address counter with new value
                                        (0435)     mov  [EzI2Cs_1_bROM_RWoffset],A                                  ; Set offset with new value.
                                        (0436)     and  [EzI2Cs_1_bState],~STATE_MASK2                              ; Clear State bit.                       
                                        (0437)     or   [EzI2Cs_1_bState],STATE_WR_ROM                              ; Set state machine to do ROM Write
                                        (0438)     jmp  I2C_ACK_DATA
                                        (0439) 
                                        (0440) I2C_STATE_WR_ROM:  // Flash command interpreter
                                        (0441)    ;@PSoC_UserCode_ROM_WR@ (Do not change this line.)
                                        (0442)    ;---------------------------------------------------
                                        (0443)    ; Insert your custom code below this banner
                                        (0444)    ;---------------------------------------------------
                                        (0445) 
                                        (0446)    ;---------------------------------------------------
                                        (0447)    ; Insert your custom code above this banner
                                        (0448)    ;---------------------------------------------------
                                        (0449)    ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0450) 
                                        (0451)     jnc  I2C_NAK_DATA                                                ; Write to ROM not supported.
                                        (0452) 
                                        (0453) PREPARE_FOR_ROM_READ:
                                        (0454)     mov [EzI2Cs_1_bBusy_Flag], EzI2Cs_1_I2C_BUSY_ROM_READ            ; Possible read transaction in process - set Busy flag to READ
                                        (0455)     
                                        (0456)     and  [EzI2Cs_1_bState],~STATE_MASK2                              ; Clear State bit.                       
                                        (0457)     or   [EzI2Cs_1_bState],STATE_RD_ROM                              ; Set state machine to do ROM Read 
                                        (0458)     mov  [EzI2Cs_1_bROM_RWcntr],[EzI2Cs_1_bROM_RWoffset]             ; Reset address counter to start of Offset
                                        (0459)     mov  X,[EzI2Cs_1_pROM_Buf_Addr_MSB]                              ; Get MSB of ROM address in X
                                        (0460)     mov  A,[EzI2Cs_1_pROM_Buf_Addr_LSB]                              ; Get LSB of ROM base address
                                        (0461)     add  A,[EzI2Cs_1_bROM_RWcntr]                                    ; Set Offset and add to base address      
                                        (0462)     jnc  .GET_ROM_VALUE
                                        (0463)     inc  X    ; Inc the MSB
                                        (0464) .GET_ROM_VALUE:
                                        (0465)     swap A,X  ; Place MSB of ROM address in A, and LSB in X for ROMX
                                        (0466)     romx      ; Get Rom value in A
                                        (0467) 
                                        (0468)     mov  reg[EzI2Cs_1_DR_REG],A                              ; Base address to RAM buffer.  
                                        (0469)     inc  [EzI2Cs_1_bROM_RWcntr]                                      ; Increment RAM buffer counter to next location.
                                        (0470) 
                                        (0471)                                                                      ; ACK command and transmit first byte.
                                        (0472)     SetEzI2Cs_1_SCR  (EzI2Cs_1_SCR_ACK|EzI2Cs_1_SCR_TRANSMIT)   
                                        (0473)     jmp  EzI2Cs_1_ISR_END
                                        (0474) 
                                        (0475) 
                                        (0476) I2C_STATE_RD_ROM:
                                        (0477)     ;@PSoC_UserCode_ROM_RD@ (Do not change this line.)
                                        (0478)     ;---------------------------------------------------
                                        (0479)     ; Insert your custom code below this banner
                                        (0480)     ;---------------------------------------------------
                                        (0481) 
                                        (0482)     ;---------------------------------------------------
                                        (0483)     ; Insert your custom code above this banner
                                        (0484)     ;---------------------------------------------------
                                        (0485)     ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0486) 
                                        (0487)     mov  A,[EzI2Cs_1_bROM_Buf_Size]
                                        (0488)     dec  A
                                        (0489)     cmp  A,[EzI2Cs_1_bROM_RWcntr]                                    ; Check to see if out of range.
                                        (0490)     jc   .I2C_TRANSMIT_ROM_DATA  ; WARNING!! Bogas data will be transmitted if out of range.   
                                        (0491) 
                                        (0492)     mov  X,[EzI2Cs_1_pROM_Buf_Addr_MSB]                              ; Get MSB of ROM address in X
                                        (0493)     mov  A,[EzI2Cs_1_pROM_Buf_Addr_LSB]                              ; Get LSB of ROM base address
                                        (0494)     add  A,[EzI2Cs_1_bROM_RWcntr]                                    ; Set Offset and add to base address      
                                        (0495)     jnc  .GET_ROM_VALUE
                                        (0496)     inc  X    ; Inc the MSB
                                        (0497) .GET_ROM_VALUE:
                                        (0498)     swap A,X  ; Place MSB of ROM address in A, and LSB in X for ROMX
                                        (0499)     romx      ; Get Rom value in A
                                        (0500)     mov  reg[EzI2Cs_1_DR_REG],A                              ; Base address to RAM buffer.  
                                        (0501)     inc  [EzI2Cs_1_bROM_RWcntr]                                      ; Increment RAM buffer counter to next location.
                                        (0502) 
                                        (0503) .I2C_TRANSMIT_ROM_DATA:     
                                        (0504)     mov  reg[EzI2Cs_1_DR_REG],A                                      ; Write data to transmit register
                                        (0505)     SetEzI2Cs_1_SCR  (EzI2Cs_1_SCR_TRANSMIT)                         ; ACK command and transmit first byte. 
                                        (0506)     jmp  EzI2Cs_1_ISR_END
                                        (0507) 
                                        (0508) ENDIF
                                        (0509) 
                                        (0510) ;; Generic handlers
                                        (0511) 
                                        (0512) I2C_ACK_DATA:
                                        (0513)     SetEzI2Cs_1_SCR ( EzI2Cs_1_SCR_ACK )                             ; ACK Data
089C: 80 0F    JMP   0x08AC             (0514)     jmp  EzI2Cs_1_ISR_END
089E: 62 D7 00 MOV   REG[0xD7],0x0      
                                        (0515) 
                                        (0516) I2C_NAK_DATA:   ;; NAK data and return  !!WARNING, NOT SURE IF THIS WILL WORK
                                        (0517)     SetEzI2Cs_1_SCR ( EzI2Cs_1_SCR_NAK )                             ;  NAK Data
08A1: 80 0A    JMP   0x08AC             (0518)     jmp  EzI2Cs_1_ISR_END
                                        (0519) 
                                        (0520) I2C_STATE_RESET:
                                        (0521)     ;@PSoC_UserCode_I2C_RST_Start@ (Do not change this line.)
                                        (0522)     ;---------------------------------------------------
                                        (0523)     ; Insert your custom code below this banner
                                        (0524)     ;---------------------------------------------------
                                        (0525) 
                                        (0526)     ;---------------------------------------------------
                                        (0527)     ; Insert your custom code above this banner
                                        (0528)     ;---------------------------------------------------
                                        (0529)     ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0530) 
08A3: 26 04 F0 AND   [0x4],0xF0         (0531)     and  [EzI2Cs_1_bState],~STATE_MASK2                              ; Clear State bit.                       
08A6: 2E 04 00 OR    [0x4],0x0          (0532)     or   [EzI2Cs_1_bState], STATE_IDLE    ; Reset State
08A9: 55 0B 00 MOV   [0xB],0x0          (0533)     mov [EzI2Cs_1_bBusy_Flag],EzI2Cs_1_I2C_FREE                      ; Clear Busy flag
08AC: 18       POP   A                  
08AD: 60 D0    MOV   REG[0xD0],A        
08AF: 18       POP   A                  
08B0: 60 D3    MOV   REG[0xD3],A        
                                        (0534)     ; Reset pointer buffers as well
                                        (0535)     ;@PSoC_UserCode_I2C_RST_End@ (Do not change this line.)
                                        (0536)     ;---------------------------------------------------
                                        (0537)     ; Insert your custom code below this banner
                                        (0538)     ;---------------------------------------------------
                                        (0539) 
                                        (0540)     ;---------------------------------------------------
                                        (0541)     ; Insert your custom code above this banner
                                        (0542)     ;---------------------------------------------------
                                        (0543)     ;@PSoC_UserCode_END@ (Do not change this line.)
                                        (0544) 
                                        (0545) EzI2Cs_1_ISR_END:
                                        (0546) 
                                        (0547) ; This conditional code is only used when using the large memory model.
                                        (0548) IF (SYSTEM_LARGE_MEMORY_MODEL)
                                        (0549)    REG_RESTORE CUR_PP           ; Restore Current Page Pointer
                                        (0550)    REG_RESTORE IDX_PP           ; Restore Index Page Pointer
                                        (0551) ENDIF
08B2: 20       POP   X                  (0552)     pop  X
08B3: 18       POP   A                  (0553)     pop  A
                                        (0554) 
08B4: 7E       RETI                     (0555)     reti
FILE: lib\ezi2cs_1.asm                  (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
08B5: 62 D0 00 MOV   REG[0xD0],0x0      (0003) ;;  FILENAME: EzI2Cs_1.asm
08B8: 71 10    OR    F,0x10             
                                        (0004) ;;  Version: 2.00, Updated on 2013/5/19 at 10:43:36
                                        (0005) ;;  Generated by PSoC Designer 5.4.2946
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: EzI2Cs User Module software implementation file
                                        (0008) ;;
                                        (0009) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0010) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0011) ;;        This means it is the caller's responsibility to preserve any values
                                        (0012) ;;        in the X and A registers that are still needed after the API functions
                                        (0013) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0014) ;;        responsibility to perserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0015) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0016) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0017) ;;-----------------------------------------------------------------------------
                                        (0018) ;;  Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0019) ;;*****************************************************************************
                                        (0020) ;;*****************************************************************************
                                        (0021) 
                                        (0022) include "m8c.inc"
                                        (0023) include "memory.inc"
                                        (0024) include "EzI2Cs_1.inc"
                                        (0025) include "PSoCGPIOINT.inc"
                                        (0026) 
                                        (0027) ;-----------------------------------------------
                                        (0028) ; include instance specific register definitions
                                        (0029) ;-----------------------------------------------
                                        (0030) 
                                        (0031) ;-----------------------------------------------
                                        (0032) ;  Global Symbols
                                        (0033) ;-----------------------------------------------
                                        (0034) ;-------------------------------------------------------------------
                                        (0035) ;  Declare the functions global for both assembler and C compiler.
                                        (0036) ;
                                        (0037) ;  Note that there are two names for each API. First name is
                                        (0038) ;  assembler reference. Name with underscore is name refence for
                                        (0039) ;  C compiler.  Calling function in C source code does not require
                                        (0040) ;  the underscore.
                                        (0041) ;-------------------------------------------------------------------
                                        (0042) 
                                        (0043) export    EzI2Cs_1_EnableInt
                                        (0044) export   _EzI2Cs_1_EnableInt
                                        (0045) export    EzI2Cs_1_ResumeInt
                                        (0046) export   _EzI2Cs_1_ResumeInt
                                        (0047) export    EzI2Cs_1_Start
                                        (0048) export   _EzI2Cs_1_Start
                                        (0049) 
                                        (0050) export    EzI2Cs_1_DisableInt
                                        (0051) export   _EzI2Cs_1_DisableInt
                                        (0052) export    EzI2Cs_1_Stop
                                        (0053) export   _EzI2Cs_1_Stop
                                        (0054) export    EzI2Cs_1_DisableSlave
                                        (0055) export   _EzI2Cs_1_DisableSlave
                                        (0056) export    EzI2Cs_1_SetRamBuffer
                                        (0057) export   _EzI2Cs_1_SetRamBuffer
                                        (0058) export    EzI2Cs_1_GetAddr
                                        (0059) export   _EzI2Cs_1_GetAddr
                                        (0060) export    EzI2Cs_1_GetActivity
                                        (0061) export   _EzI2Cs_1_GetActivity
                                        (0062) 
                                        (0063) 
                                        (0064) IF (EzI2Cs_1_DYNAMIC_ADDR | EzI2Cs_1_AUTO_ADDR_CHECK) ;; Enable this function if Address is Dynamic or the AUTO_ADDR_CHECK is enabled
                                        (0065) export    EzI2Cs_1_SetAddr
                                        (0066) export   _EzI2Cs_1_SetAddr
                                        (0067) ENDIF
                                        (0068) 
                                        (0069) IF (EzI2Cs_1_ROM_ENABLE)  ;; Enable only if alternate ROM Address is Enabled
                                        (0070) export    EzI2Cs_1_SetRomBuffer
                                        (0071) export   _EzI2Cs_1_SetRomBuffer
                                        (0072) ENDIF
                                        (0073) 
                                        (0074) IF (EzI2Cs_1_CY8C22x45)
                                        (0075) export    EzI2Cs_1_EnableHWAddrCheck
                                        (0076) export   _EzI2Cs_1_EnableHWAddrCheck
                                        (0077) export    EzI2Cs_1_DisableHWAddrCheck
                                        (0078) export   _EzI2Cs_1_DisableHWAddrCheck
                                        (0079) ENDIF
                                        (0080) 
                                        (0081) 
                                        (0082) AREA UserModules (ROM, REL, CON)
                                        (0083) 
                                        (0084) .SECTION
                                        (0085) 
                                        (0086) ;-----------------------------------------------------------------------------
                                        (0087) ;  FUNCTION NAME: EzI2Cs_1_Start
                                        (0088) ;
                                        (0089) ;  DESCRIPTION:
                                        (0090) ;   Initialize the EzI2Cs_1 I2C bus interface.
                                        (0091) ;
                                        (0092) ;-----------------------------------------------------------------------------
                                        (0093) ;
                                        (0094) ;  ARGUMENTS:
                                        (0095) ;
                                        (0096) ;  RETURNS: none
                                        (0097) ;
                                        (0098) ;  SIDE EFFECTS:
                                        (0099) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0100) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0101) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0102) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0103) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0104) ;          
                                        (0105) ;    Page Pointer Registers Modified: 
                                        (0106) ;          CUR_PP
                                        (0107) ;
                                        (0108) ;  THEORY of OPERATION or PROCEDURE:
                                        (0109) ;
                                        (0110) 
                                        (0111)  EzI2Cs_1_Start:
                                        (0112) _EzI2Cs_1_Start:
                                        (0113) 
                                        (0114)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0115)    RAM_SETPAGE_CUR >EzI2Cs_1_varPage
                                        (0116)    
                                        (0117) IF (EzI2Cs_1_DYNAMIC_ADDR)  ;; DYNAMIC ADDRESS
                                        (0118) IF (EzI2Cs_1_AUTO_ADDR_CHECK^1) ;; for CY8C28X45 chip: do not touch the EzI2Cs_1_bAddr variable if AutoAddressCompare feature is enabled.
                                        (0119)    mov  [EzI2Cs_1_bAddr],EzI2Cs_1_SLAVE_ADDR
                                        (0120) ENDIF   
                                        (0121) ENDIF
                                        (0122) IF (EzI2Cs_1_CY8C22x45)
                                        (0123)    M8C_SetBank1
                                        (0124)    mov   reg[EzI2Cs_1_ADDR_REG], (EzI2Cs_1_SLAVE_ADDR>>1)
                                        (0125)    M8C_SetBank0
                                        (0126) ENDIF
                                        (0127) 
                                        (0128)    M8C_SetBank1 ;The SDA and SCL pins are setting to Hi-z drive mode
08BA: 41 04 5F AND   REG[0x4],0x5F      (0129)    and reg[EzI2Cs_1SDA_DriveMode_0_ADDR],~(EzI2Cs_1SDA_MASK|EzI2Cs_1SCL_MASK)
08BD: 43 05 A0 OR    REG[0x5],0xA0      (0130)    or  reg[EzI2Cs_1SDA_DriveMode_1_ADDR], (EzI2Cs_1SDA_MASK|EzI2Cs_1SCL_MASK)
08C0: 70 EF    AND   F,0xEF             
                                        (0131)    M8C_SetBank0
08C2: 43 07 A0 OR    REG[0x7],0xA0      (0132)    or  reg[EzI2Cs_1SDA_DriveMode_2_ADDR], (EzI2Cs_1SDA_MASK|EzI2Cs_1SCL_MASK)
                                        (0133) 
08C5: 55 04 00 MOV   [0x4],0x0          (0134)    mov  [EzI2Cs_1_bState],0x00    ;; Make sure state machine is initialized
08C8: 55 0B 00 MOV   [0xB],0x0          (0135)    mov [EzI2Cs_1_bBusy_Flag],EzI2Cs_1_I2C_FREE ;; Clear Busy flag
                                        (0136) 
08CB: 90 19    CALL  _EzI2Cs_1_GetAddr|_EzI2Cs_1_GetActivity|EzI2Cs_1_EnableInt|_EzI2Cs_1_EnableInt|_EzI2Cs_1_ResumeInt(0137)    call EzI2Cs_1_EnableInt
08CD: 90 1E    CALL  0x08ED             (0138)    call EzI2Cs_1_EnableSlave
                                        (0139) 
08CF: 40       NOP                      (0140)    nop
08D0: 40       NOP                      (0141)    nop
08D1: 40       NOP                      (0142)    nop
08D2: 40       NOP                      (0143)    nop
08D3: 40       NOP                      (0144)    nop
                                        (0145)    
08D4: 50 00    MOV   A,0x0              (0146)    mov A, 0
08D6: 53 05    MOV   [0x5],A            (0147)    mov [EzI2Cs_1_bRAM_RWoffset], A
08D8: 71 10    OR    F,0x10             
                                        (0148) IF (EzI2Cs_1_ROM_ENABLE)
                                        (0149)    mov [EzI2Cs_1_bROM_RWoffset], A
                                        (0150) ENDIF
                                        (0151)    
                                        (0152)    M8C_SetBank1 ;The SDA and SCL pins are restored to Open Drain Low drive mode
08DA: 43 04 A0 OR    REG[0x4],0xA0      (0153)    or reg[EzI2Cs_1SDA_DriveMode_0_ADDR], (EzI2Cs_1SDA_MASK|EzI2Cs_1SCL_MASK)
08DD: 43 05 A0 OR    REG[0x5],0xA0      (0154)    or reg[EzI2Cs_1SDA_DriveMode_1_ADDR], (EzI2Cs_1SDA_MASK|EzI2Cs_1SCL_MASK)
08E0: 70 EF    AND   F,0xEF             
                                        (0155)    M8C_SetBank0
08E2: 43 07 A0 OR    REG[0x7],0xA0      (0156)    or reg[EzI2Cs_1SDA_DriveMode_2_ADDR], (EzI2Cs_1SDA_MASK|EzI2Cs_1SCL_MASK)
                                        (0157) 
                                        (0158)    RAM_EPILOGUE RAM_USE_CLASS_4
08E5: 7F       RET                      (0159)    ret
08E6: 62 DD FE MOV   REG[0xDD],0xFE     
08E9: 43 DE 01 OR    REG[0xDE],0x1      
                                        (0160) 
                                        (0161) .ENDSECTION
                                        (0162) 
                                        (0163) IF (EzI2Cs_1_DYNAMIC_ADDR | EzI2Cs_1_AUTO_ADDR_CHECK) ;; Enable this function if Address is Dynamic or the AUTO_ADDR_CHECK is enabled
                                        (0164) .SECTION
                                        (0165) ;-----------------------------------------------------------------------------
                                        (0166) ;  FUNCTION NAME: EzI2Cs_1_SetAddr(BYTE bAddr)
                                        (0167) ;
                                        (0168) ;  DESCRIPTION:
                                        (0169) ;   Set the I2C slave address for the EzI2Cs_1 I2C bus interface.
                                        (0170) ;
                                        (0171) ;-----------------------------------------------------------------------------
                                        (0172) ;
                                        (0173) ;  ARGUMENTS:
                                        (0174) ;      A =>  Slave address
                                        (0175) ;
                                        (0176) ;  RETURNS: none
                                        (0177) ;
                                        (0178) ;  SIDE EFFECTS;    
                                        (0179) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0180) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0181) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0182) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0183) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0184) ;          
                                        (0185) ;    Page Pointer Registers Modified: 
                                        (0186) ;          CUR_PP
                                        (0187) ;
                                        (0188) ;  THEORY of OPERATION or PROCEDURE:
                                        (0189) ;
                                        (0190) 
                                        (0191)  EzI2Cs_1_SetAddr:
                                        (0192) _EzI2Cs_1_SetAddr:
                                        (0193)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0194) IF (EzI2Cs_1_AUTO_ADDR_CHECK^1) ;; for CY8C28X45 chip: do not touch the EzI2Cs_1_bAddr variable if AutoAddressCompare feature is enabled.
                                        (0195)    RAM_SETPAGE_CUR >EzI2Cs_1_bAddr
                                        (0196)  IF (EzI2Cs_1_CY8C22x45)
                                        (0197)    and   A, ~EzI2Cs_1_HW_ADDR_EN
                                        (0198)    M8C_SetBank1
                                        (0199)    mov   reg[EzI2Cs_1_ADDR_REG], A
                                        (0200)    M8C_SetBank0
                                        (0201)  ENDIF
                                        (0202)    asl   A
                                        (0203)    mov   [EzI2Cs_1_bAddr],A
                                        (0204) ELSE                          ;; write to the ADDR register instead
                                        (0205)    RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0206)    and  A, ~EzI2Cs_1_HW_ADDR_MASK	; verify address value
                                        (0207)    mov  X, SP
                                        (0208)    push A                                   ; store address value
                                        (0209)    M8C_SetBank1               ;; Set Bank 1
                                        (0210)    mov  A, reg[EzI2Cs_1_ADDR_REG]   ; get value from address register
                                        (0211)    and  A, EzI2Cs_1_HW_ADDR_MASK    ; define highest bit
                                        (0212)    or   A, [X]                              ; form address value 	
                                        (0213)    mov  reg[EzI2Cs_1_ADDR_REG], A   ; set new address value to register
                                        (0214)    M8C_SetBank0               ;; Set Bank 0
                                        (0215)    pop  A
                                        (0216)    RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0217) ENDIF
                                        (0218)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0219)    ret
                                        (0220) 
                                        (0221) .ENDSECTION
                                        (0222) ENDIF
                                        (0223) 
                                        (0224) .SECTION
                                        (0225) ;-----------------------------------------------------------------------------
                                        (0226) ;  FUNCTION NAME:BYTE EzI2Cs_1_GetActivity(void)
                                        (0227) ;
                                        (0228) ;  DESCRIPTION:
                                        (0229) ;    Return a non-zero value if the I2C hardware has seen activity on the bus.
                                        (0230) ;    The activity flag will be cleared if set when calling this function.
                                        (0231) ;
                                        (0232) ;-----------------------------------------------------------------------------
                                        (0233) ;
                                        (0234) ;  ARGUMENTS:  none
                                        (0235) ;
                                        (0236) ;  RETURNS: 
                                        (0237) ;    BYTE  non-zero = Activity
                                        (0238) ;          zero     = No Activity
                                        (0239) ;
                                        (0240) ;  SIDE EFFECTS;    
                                        (0241) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0242) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0243) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0244) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0245) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0246) ;          
                                        (0247) ;    Page Pointer Registers Modified: 
                                        (0248) ;          CUR_PP
                                        (0249) ;
                                        (0250) ;  THEORY of OPERATION or PROCEDURE:
                                        (0251) ;
                                        (0252) 
                                        (0253)  EzI2Cs_1_GetActivity:
                                        (0254) _EzI2Cs_1_GetActivity:
                                        (0255)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0256)    RAM_SETPAGE_CUR >EzI2Cs_1_bState
                                        (0257)    mov   A,[EzI2Cs_1_bState]
                                        (0258)    and   A,EzI2Cs_1_ACTIVITY_MASK         ; Mask off activity bits
                                        (0259)    and   [EzI2Cs_1_bState],~EzI2Cs_1_ACTIVITY_MASK ; Clear system activity bits
                                        (0260) 
                                        (0261) EzI2Cs_1_GetActivity_End:
                                        (0262)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0263)    ret
                                        (0264) 
                                        (0265) .ENDSECTION
                                        (0266) 
                                        (0267) .SECTION
                                        (0268) ;-----------------------------------------------------------------------------
                                        (0269) ;  FUNCTION NAME: BYTE EzI2Cs_1_GetAddr(Void)
                                        (0270) ;
                                        (0271) ;  DESCRIPTION:
                                        (0272) ;   Get the I2C slave address for the EzI2Cs_1 I2C bus interface.
                                        (0273) ;
                                        (0274) ;-----------------------------------------------------------------------------
                                        (0275) ;
                                        (0276) ;  ARGUMENTS: none
                                        (0277) ;
                                        (0278) ;  RETURNS: none
                                        (0279) ;
                                        (0280) ;  SIDE EFFECTS;    
                                        (0281) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0282) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0283) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0284) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0285) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0286) ;          
                                        (0287) ;    Page Pointer Registers Modified: 
                                        (0288) ;          CUR_PP
                                        (0289) ;
                                        (0290) ;
                                        (0291) ;  THEORY of OPERATION or PROCEDURE:
                                        (0292) ;
                                        (0293) 
                                        (0294)  EzI2Cs_1_GetAddr:
                                        (0295) _EzI2Cs_1_GetAddr:
                                        (0296) 
                                        (0297) IF (EzI2Cs_1_DYNAMIC_ADDR | EzI2Cs_1_AUTO_ADDR_CHECK) ;; if Address is Dynamic or the AUTO_ADDR_CHECK is enabled
                                        (0298)    RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0299) IF (EzI2Cs_1_AUTO_ADDR_CHECK^1) ;; for CY8C28X45 chip: do not touch the EzI2Cs_1_bAddr variable if AutoAddressCompare feature is enabled.
                                        (0300)    RAM_SETPAGE_CUR >EzI2Cs_1_bAddr
                                        (0301)    mov   A,[EzI2Cs_1_bAddr]
                                        (0302)    asr   A                          ; Shift Addr to right to drop RW bit.
                                        (0303) ELSE                          ;; read the address from ADDR register instead
                                        (0304)    M8C_SetBank1               ;; Set Bank 1 
                                        (0305)    mov A, reg[EzI2Cs_1_ADDR_REG]
                                        (0306)    M8C_SetBank0               ;; Set Bank 0
                                        (0307) ENDIF
                                        (0308)    and   A, 0x7f              ; Mask off bogus MSb
                                        (0309)    RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0310) ELSE
                                        (0311)    mov   A,0xc            
                                        (0312) ENDIF
                                        (0313)    ret
                                        (0314) 
                                        (0315) .ENDSECTION
                                        (0316) 
                                        (0317) 
                                        (0318) 
                                        (0319) .SECTION
                                        (0320) ;-----------------------------------------------------------------------------
                                        (0321) ;  FUNCTION NAME: EzI2Cs_1_EnableInt
                                        (0322) ;  FUNCTION NAME: EzI2Cs_1_ResumeInt
                                        (0323) ;  DESCRIPTION:
                                        (0324) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0325) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0326) ;	  EzI2Cs_1_ResumeInt performs the enable int function without fist clearing
                                        (0327) ;     pending interrupts.
                                        (0328) ;-----------------------------------------------------------------------------
                                        (0329) ;
                                        (0330) ;  ARGUMENTS: none
                                        (0331) ;
                                        (0332) ;  RETURNS: none
                                        (0333) ;
                                        (0334) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0335) ;
                                        (0336) ;  THEORY of OPERATION or PROCEDURE:
                                        (0337) ;
                                        (0338)  EzI2Cs_1_ResumeInt:
                                        (0339) _EzI2Cs_1_ResumeInt:
                                        (0340)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0341)    jmp   ResumeEntry
                                        (0342) 
                                        (0343)  EzI2Cs_1_EnableInt:
                                        (0344) _EzI2Cs_1_EnableInt:
                                        (0345)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0346)    ;first clear any pending interrupts
                                        (0347)    M8C_ClearIntFlag INT_CLR3, EzI2Cs_1_INT_MASK   
                                        (0348) ResumeEntry:
                                        (0349)    M8C_EnableIntMask EzI2Cs_1_INT_REG, EzI2Cs_1_INT_MASK
                                        (0350)    RAM_EPILOGUE RAM_USE_CLASS_1
08EC: 7F       RET                      (0351)    ret
                                        (0352) 
                                        (0353) .ENDSECTION
                                        (0354) 
                                        (0355) .SECTION
                                        (0356) ;-----------------------------------------------------------------------------
                                        (0357) ;  FUNCTION NAME: EzI2Cs_1_EnableSlave
                                        (0358) ;
                                        (0359) ;  DESCRIPTION:
                                        (0360) ;     Enables SDA interrupt allowing start condition detection. Remember to call the
                                        (0361) ;     global interrupt enable function by using the macro: M8C_EnableGInt.
                                        (0362) ;
                                        (0363) ;-----------------------------------------------------------------------------
                                        (0364) ;
                                        (0365) ;  ARGUMENTS: none
                                        (0366) ;
                                        (0367) ;  RETURNS: none
                                        (0368) ;
                                        (0369) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0370) ;
                                        (0371) ;  THEORY of OPERATION or PROCEDURE:
                                        (0372) ;
                                        (0373) 
                                        (0374)  EzI2Cs_1_EnableSlave:
                                        (0375) _EzI2Cs_1_EnableSlave:
                                        (0376) 
                                        (0377)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0378)     
                                        (0379)     IF (EzI2Cs_1_CY8C27XXXA_ID) ;; Enable this code if we have CY8C27XXXA chip ID
                                        (0380)     ; Save original CPU clock speed
                                        (0381)     M8C_SetBank1          ; Set Bank 1 
                                        (0382)     mov  A,reg[OSC_CR0]   ; Get current configuration of OSC_CR0 (Bank 1)
                                        (0383)     push A                ; Save OSC_CR0 configuration
                                        (0384)     and  A,0xF8           ; Mask off CPU speed
                                        (0385)     or   A,0x05           ; Set clock to 750KHz
                                        (0386)     mov  reg[OSC_CR0],A   ; Write new value to OSC_CR0 (Bank 1)
                                        (0387)     M8C_SetBank0          ; Back to Bank 0
                                        (0388)     ENDIF 
                                        (0389)     ; Enable I2C Slave
                                        (0390)     IF(EzI2Cs_1_USED_I2C_BLOCK)
                                        (0391)     M8C_SetBank1
                                        (0392)     or   reg[EzI2Cs_1_CFG_REG],(EzI2Cs_1_CFG_Slave_EN | EzI2Cs_1_CFG_BUS_ERROR_IE | EzI2Cs_1_CFG_STOP_IE)
                                        (0393)     M8C_SetBank0
                                        (0394)     ELSE
08ED: 43 D6 31 OR    REG[0xD6],0x31     (0395)     or   reg[EzI2Cs_1_CFG_REG],(EzI2Cs_1_CFG_Slave_EN | EzI2Cs_1_CFG_BUS_ERROR_IE | EzI2Cs_1_CFG_STOP_IE)
                                        (0396)     ENDIF
                                        (0397)     IF (EzI2Cs_1_CY8C27XXXA_ID) ;; Enable this code if we have CY8C27XXXA chip ID    
                                        (0398)     ; Restore original CPU clock speed
                                        (0399)     pop  A
                                        (0400)     M8C_SetBank1          ; Set Bank 1
                                        (0401)     mov  reg[OSC_CR0],A   ; Restore
                                        (0402)     M8C_SetBank0          ; Back to Bank 0
                                        (0403)     ENDIF    
                                        (0404)     RAM_EPILOGUE RAM_USE_CLASS_1
08F0: 7F       RET                      (0405)     ret
08F1: 62 D0 00 MOV   REG[0xD0],0x0      
                                        (0406) 
                                        (0407) .ENDSECTION
                                        (0408) 
                                        (0409) .SECTION
                                        (0410) ;-----------------------------------------------------------------------------
                                        (0411) ;  FUNCTION NAME: EzI2Cs_1_DisableInt
                                        (0412) ;  FUNCTION NAME: EzI2Cs_1_Stop
                                        (0413) ;
                                        (0414) ;  DESCRIPTION:
                                        (0415) ;     Disables EzI2Cs_1 slave by disabling SDA interrupt
                                        (0416) ;
                                        (0417) ;-----------------------------------------------------------------------------
                                        (0418) ;
                                        (0419) ;  ARGUMENTS: none
                                        (0420) ;
                                        (0421) ;  RETURNS: none
                                        (0422) ;
                                        (0423) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0424) ;
                                        (0425) ;  THEORY of OPERATION or PROCEDURE:
                                        (0426) ;
                                        (0427) 
                                        (0428)  EzI2Cs_1_Stop:
                                        (0429) _EzI2Cs_1_Stop:
                                        (0430)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0431) 
                                        (0432)    M8C_DisableIntMask EzI2Cs_1_INT_REG, EzI2Cs_1_INT_MASK
                                        (0433)    IF(EzI2Cs_1_USED_I2C_BLOCK)
                                        (0434)    M8C_SetBank1
                                        (0435)    and  reg[EzI2Cs_1_CFG_REG],~EzI2Cs_1_CFG_Slave_EN
                                        (0436)    M8C_SetBank0
                                        (0437)    ELSE
                                        (0438)    and  reg[EzI2Cs_1_CFG_REG],~EzI2Cs_1_CFG_Slave_EN
                                        (0439)    ENDIF
                                        (0440)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0441)    ret
                                        (0442) 
                                        (0443) .ENDSECTION
                                        (0444) 
                                        (0445) 
                                        (0446) 
                                        (0447) .SECTION
                                        (0448) ;-----------------------------------------------------------------------------
                                        (0449) ;  FUNCTION NAME: EzI2Cs_1_DisableInt
                                        (0450) ;  FUNCTION NAME: EzI2Cs_1_Stop
                                        (0451) ;
                                        (0452) ;  DESCRIPTION:
                                        (0453) ;     Disables EzI2Cs_1 slave by disabling SDA interrupt
                                        (0454) ;
                                        (0455) ;-----------------------------------------------------------------------------
                                        (0456) ;
                                        (0457) ;  ARGUMENTS: none
                                        (0458) ;
                                        (0459) ;  RETURNS: none
                                        (0460) ;
                                        (0461) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0462) ;
                                        (0463) ;  THEORY of OPERATION or PROCEDURE:
                                        (0464) ;
                                        (0465) 
                                        (0466)  EzI2Cs_1_DisableInt:
                                        (0467) _EzI2Cs_1_DisableInt:
                                        (0468)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0469)    M8C_DisableIntMask EzI2Cs_1_INT_REG, EzI2Cs_1_INT_MASK
                                        (0470)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0471)    ret
                                        (0472) 
                                        (0473) .ENDSECTION
                                        (0474) 
                                        (0475) .SECTION
                                        (0476) ;-----------------------------------------------------------------------------
                                        (0477) ;  FUNCTION NAME: EzI2Cs_1_DisableSlave
                                        (0478) ;
                                        (0479) ;  DESCRIPTION:
                                        (0480) ;     Disables EzI2Cs_1 slave by disabling SDA interrupt
                                        (0481) ;
                                        (0482) ;-----------------------------------------------------------------------------
                                        (0483) ;
                                        (0484) ;  ARGUMENTS: none
                                        (0485) ;
                                        (0486) ;  RETURNS: none
                                        (0487) ;
                                        (0488) ;  SIDE EFFECTS: REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0489) ;
                                        (0490) ;  THEORY of OPERATION or PROCEDURE:
                                        (0491) ;
                                        (0492) 
                                        (0493)  EzI2Cs_1_DisableSlave:
                                        (0494) _EzI2Cs_1_DisableSlave:
                                        (0495)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0496)    IF(EzI2Cs_1_USED_I2C_BLOCK)
                                        (0497)    M8C_SetBank1
                                        (0498)    and  reg[EzI2Cs_1_CFG_REG],~EzI2Cs_1_CFG_Slave_EN
                                        (0499)    M8C_SetBank0
                                        (0500)    ELSE
                                        (0501)    and  reg[EzI2Cs_1_CFG_REG],~EzI2Cs_1_CFG_Slave_EN
                                        (0502)    ENDIF
                                        (0503)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0504)    ret
                                        (0505) 
                                        (0506) .ENDSECTION
                                        (0507) 
                                        (0508) .SECTION
                                        (0509) ;-----------------------------------------------------------------------------
                                        (0510) ;  FUNCTION NAME: 
                                        (0511) ;          void EzI2Cs_1_SetRamBuffer(BYTE bSize, BYTE bRWboundry, BYTE * pAddr)
                                        (0512) ;
                                        (0513) ;  DESCRIPTION:
                                        (0514) ;     Sets the location and size of the I2C RAM buffer.          
                                        (0515) ;
                                        (0516) ;-----------------------------------------------------------------------------
                                        (0517) ;
                                        (0518) ;  ARGUMENTS: 
                                        (0519) ;     [SP-3] =>  Size of data structure
                                        (0520) ;     [SP-4] =>  R/W boundary of (Must be less than or equal to size.)
                                        (0521) ;     [SP-5] =>  LSB of data pointer
                                        (0522) ;     [SP-6] =>  MSB of data pointer (Only used for large memory model)
                                        (0523) ;
                                        (0524) ;  RETURNS: none
                                        (0525) ;
                                        (0526) ;  SIDE EFFECTS;    
                                        (0527) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0528) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0529) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0530) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0531) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0532) ;          
                                        (0533) ;    Page Pointer Registers Modified: 
                                        (0534) ;          CUR_PP
                                        (0535) ;
                                        (0536) ;  THEORY of OPERATION or PROCEDURE:
                                        (0537) ;
                                        (0538) 
                                        (0539) ; Stack offset constants
                                        (0540) RAMBUF_SIZE:   equ  -3   ; Stack position for data structure size.
                                        (0541) RW_SIZE:       equ  -4   ; Stack position for R/W area size.       
                                        (0542) RAMPTR_LSB:    equ  -5   ; Stack position for RAM pointer LSB.   
                                        (0543) RAMPTR_MSB:    equ  -6   ; Stack position for RAM pointer MSB.   
                                        (0544) 
                                        (0545)  EzI2Cs_1_SetRamBuffer:
                                        (0546) _EzI2Cs_1_SetRamBuffer:
                                        (0547) 
                                        (0548)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0549)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0550)     RAM_SETPAGE_CUR >EzI2Cs_1_bRAM_Buf_Size     ; Set page to global var page.
                                        (0551)                                                         ; All these globals should be
                                        (0552)                                                         ; on the same page.          
08F4: 4F       MOV   X,SP               (0553)     mov   X,SP
08F5: 52 FD    MOV   A,[X-3]            (0554)     mov   A,[X+RAMBUF_SIZE]
08F7: 53 09    MOV   [0x9],A            (0555)     mov   [EzI2Cs_1_bRAM_Buf_Size],A         ; Store the buffer size
                                        (0556) 
08F9: 52 FC    MOV   A,[X-4]            (0557)     mov   A,[X+RW_SIZE]                            ; Store R/W boundary             
08FB: 53 0A    MOV   [0xA],A            (0558)     mov   [EzI2Cs_1_bRAM_Buf_WSize],A        ; 
                                        (0559)     
08FD: 52 FB    MOV   A,[X-5]            (0560)     mov   A,[X+RAMPTR_LSB]                         ; Store only LSB of data pointer
08FF: 53 08    MOV   [0x8],A            (0561)     mov   [EzI2Cs_1_pRAM_Buf_Addr_LSB],A     ; 
                                        (0562) 
                                        (0563) IF (SYSTEM_LARGE_MEMORY_MODEL)                             ; Only worry about the address MSB
                                        (0564)                                                            ; if in the large memory Model
0901: 52 FA    MOV   A,[X-6]            (0565)     mov   A,[X+RAMPTR_MSB]                         ; Store only MSB of data pointer
0903: 53 07    MOV   [0x7],A            (0566)     mov   [EzI2Cs_1_pRAM_Buf_Addr_MSB],A     ; 
0905: 70 3F    AND   F,0x3F             
0907: 71 C0    OR    F,0xC0             
                                        (0567) ENDIF
                                        (0568) 
                                        (0569)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0570)     RAM_EPILOGUE RAM_USE_CLASS_4
0909: 7F       RET                      (0571)     ret
                                        (0572) 
                                        (0573) .ENDSECTION
                                        (0574) 
                                        (0575) IF (EzI2Cs_1_ROM_ENABLE)  ;; Enable only if alternate ROM Address is Enabled
                                        (0576) .SECTION
                                        (0577) ;-----------------------------------------------------------------------------
                                        (0578) ;  FUNCTION NAME: 
                                        (0579) ;          void EzI2Cs_1_SetRomBuffer(BYTE bSize, BYTE * pAddr)
                                        (0580) ;
                                        (0581) ;  DESCRIPTION:
                                        (0582) ;     Sets the location and size of the I2C ROM buffer.          
                                        (0583) ;
                                        (0584) ;-----------------------------------------------------------------------------
                                        (0585) ;
                                        (0586) ;  ARGUMENTS: 
                                        (0587) ;     [SP-3] =>  Size of data const data structure
                                        (0588) ;     [SP-4] =>  LSB of data pointer
                                        (0589) ;     [SP-5] =>  MSB of data pointer (Only used for large memory model)
                                        (0590) ;
                                        (0591) ;  RETURNS: none
                                        (0592) ;
                                        (0593) ;  SIDE EFFECTS;    
                                        (0594) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0595) ;    IN THE LARGE MEMORY MODEL CURRENTLY ONLY THE PAGE POINTER 
                                        (0596) ;    REGISTERS LISTED BELOW ARE MODIFIED.  THIS DOES NOT GUARANTEE 
                                        (0597) ;    THAT IN FUTURE IMPLEMENTATIONS OF THIS FUNCTION OTHER PAGE POINTER 
                                        (0598) ;    REGISTERS WILL NOT BE MODIFIED.
                                        (0599) ;          
                                        (0600) ;    Page Pointer Registers Modified: 
                                        (0601) ;          CUR_PP
                                        (0602) ;
                                        (0603) ;  THEORY of OPERATION or PROCEDURE:
                                        (0604) ;
                                        (0605) 
                                        (0606) ; Stack offset constants
                                        (0607) ROMBUF_SIZE:   equ  -3   ; Stack position for data structure size.
                                        (0608) ROMPTR_LSB:    equ  -4   ; Stack position for ROM pointer LSB.   
                                        (0609) ROMPTR_MSB:    equ  -5   ; Stack position for ROM pointer MSB.   
                                        (0610) 
                                        (0611)  EzI2Cs_1_SetRomBuffer:
                                        (0612) _EzI2Cs_1_SetRomBuffer:
                                        (0613) 
                                        (0614)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0615)     RAM_PROLOGUE RAM_USE_CLASS_2
                                        (0616)     RAM_SETPAGE_CUR >EzI2Cs_1_bROM_Buf_Size     ; Set page to global var page.
                                        (0617)                                                         ; All these globals should be
                                        (0618)                                                         ; on the same page.          
                                        (0619)     mov   X,SP
                                        (0620)     mov   A,[X+ROMBUF_SIZE]
                                        (0621)     mov   [EzI2Cs_1_bROM_Buf_Size],A         ; Store the buffer size
                                        (0622) 
                                        (0623)     mov   A,[X+ROMPTR_LSB]                         ; Store LSB of data pointer
                                        (0624)     mov   [EzI2Cs_1_pROM_Buf_Addr_LSB],A     ; 
                                        (0625)     mov   A,[X+ROMPTR_MSB]                         ; Store MSB of data pointer
                                        (0626)     mov   [EzI2Cs_1_pROM_Buf_Addr_MSB],A     ; 
                                        (0627)     RAM_EPILOGUE RAM_USE_CLASS_2
                                        (0628)     RAM_EPILOGUE RAM_USE_CLASS_4
                                        (0629)     ret
                                        (0630) 
                                        (0631) .ENDSECTION
                                        (0632) ENDIF
                                        (0633) 
                                        (0634) IF (EzI2Cs_1_CY8C22x45)
                                        (0635)  .SECTION
                                        (0636) ;-----------------------------------------------------------------------------
                                        (0637) ;  FUNCTION NAME: void  EzI2Cs_1_EnableHWAddrCheck(void)
                                        (0638) ;
                                        (0639) ;  DESCRIPTION:
                                        (0640) ;   Set respective bit to engage the HardWare Address Recognition 
                                        (0641) ;   feature in I2C slave block.
                                        (0642) ;
                                        (0643) ;-----------------------------------------------------------------------------
                                        (0644) ;
                                        (0645) ;  ARGUMENTS: none
                                        (0646) ;
                                        (0647) ;  RETURNS: none
                                        (0648) ;
                                        (0649) ;  SIDE EFFECTS:
                                        (0650) ;    If the HardWare Address Recognition feature is enabled, the ROM registers reading does not work.
                                        (0651) ;    The HardWare Address Recognition feature should be disabled for using ROM registers.
                                        (0652) ;
                                        (0653) ;    The A and X registers may be modified by this or future implementations
                                        (0654) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0655) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0656) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0657) ;    functions.
                                        (0658) ;
                                        (0659)  EzI2Cs_1_EnableHWAddrCheck:
                                        (0660) _EzI2Cs_1_EnableHWAddrCheck:
                                        (0661)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0662)    M8C_SetBank1
                                        (0663)    or    reg[EzI2Cs_1_ADDR_REG], EzI2Cs_1_HW_ADDR_EN
                                        (0664)    M8C_SetBank0
                                        (0665)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0666)    ret
                                        (0667) .ENDSECTION
                                        (0668) 
                                        (0669) .SECTION
                                        (0670) ;-----------------------------------------------------------------------------
                                        (0671) ;  FUNCTION NAME: void  EzI2Cs_1_DisableHWAddrCheck(void)
                                        (0672) ;
                                        (0673) ;  DESCRIPTION:
                                        (0674) ;   Clear respective bit to disengage the HardWare Address Recognition 
                                        (0675) ;   feature in I2C slave block.
                                        (0676) ;
                                        (0677) ;-----------------------------------------------------------------------------
                                        (0678) ;
                                        (0679) ;  ARGUMENTS: none
                                        (0680) ;
                                        (0681) ;  RETURNS: none
                                        (0682) ;
                                        (0683) ;  SIDE EFFECTS:
                                        (0684) ;    The A and X registers may be modified by this or future implementations
                                        (0685) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0686) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0687) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0688) ;    functions.
                                        (0689) ;
                                        (0690)  EzI2Cs_1_DisableHWAddrCheck:
                                        (0691) _EzI2Cs_1_DisableHWAddrCheck:
                                        (0692)    RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0693)    M8C_SetBank1
                                        (0694)    and   reg[EzI2Cs_1_ADDR_REG], ~EzI2Cs_1_HW_ADDR_EN
                                        (0695)    M8C_SetBank0
                                        (0696)    RAM_EPILOGUE RAM_USE_CLASS_1
                                        (0697)    ret
                                        (0698) .ENDSECTION
                                        (0699) ENDIF
                                        (0700) 
                                        (0701) ; End of File EzI2Cs_1.asm
FILE: C:\Users\tatsuya\Dropbox\\vO~1\PSoC\Designer\SERVO_~1\SERVO_~1\main.c
(0001) //----------------------------------------------------------------------------
(0002) // C main line
(0003) //----------------------------------------------------------------------------
(0004) //PSoC129466
(0005) //EzI2Cs_1
(0006) //        I2C clock 400k First
(0007) //        slave address 12
(0008) #include <m8c.h>        // part specific constants and macros
(0009) #include "PSoCAPI.h"// PSoC API definitions for all User Modules
(0010) #include <string.h>
(0011) #include <stdio.h>
(0012) #include "PSoCGPIOINT.h"
(0013) 
(0014) 
(0015) 
(0016) int putchar(char  c) 
(0017) {
__UserModules_end|__text_start|_putchar|_putchar:
  str                  --> X+0
  c                    --> X-4
    090A: 10       PUSH  X
    090B: 4F       MOV   X,SP
    090C: 38 02    ADD   SP,0x2
(0018) 	char  str[]=" ";
    090E: 62 D0 00 MOV   REG[0xD0],0x0
    0911: 55 2C A0 MOV   [__r1],0xA0
    0914: 55 2D 01 MOV   [__r0],0x1
    0917: 5A 2A    MOV   [__r3],X
    0919: 62 D5 07 MOV   REG[0xD5],0x7
    091C: 10       PUSH  X
    091D: 55 27 00 MOV   [__rX],0x0
    0920: 51 2D    MOV   A,[__r0]
    0922: 58 2C    MOV   X,[__r1]
    0924: 08       PUSH  A
    0925: 28       ROMX  
    0926: 62 D0 00 MOV   REG[0xD0],0x0
    0929: 3F 2A    MVI   [__r3],A
    092B: 18       POP   A
    092C: 75       INC   X
    092D: 09 00    ADC   A,0x0
    092F: 76 27    INC   [__rX]
    0931: 3C 27 02 CMP   [__rX],0x2
    0934: BF EF    JNZ   0x0924
    0936: 20       POP   X
(0019) 	strncpy( str , &c , 1 );
    0937: 50 00    MOV   A,0x0
    0939: 08       PUSH  A
    093A: 50 01    MOV   A,0x1
    093C: 08       PUSH  A
    093D: 5A 2C    MOV   [__r1],X
    093F: 16 2C 04 SUB   [__r1],0x4
    0942: 50 07    MOV   A,0x7
    0944: 08       PUSH  A
    0945: 51 2C    MOV   A,[__r1]
    0947: 08       PUSH  A
    0948: 50 07    MOV   A,0x7
    094A: 08       PUSH  A
    094B: 10       PUSH  X
    094C: 7C 13 11 LCALL _strncpy
    094F: 38 FA    ADD   SP,0xFA
(0020) 	LCD_1_PrString( str );
    0951: 62 D0 00 MOV   REG[0xD0],0x0
    0954: 10       PUSH  X
    0955: 50 07    MOV   A,0x7
    0957: 08       PUSH  A
    0958: 18       POP   A
    0959: 7C 06 57 LCALL _LCD_1_PrString|_LCD_1_PrHexInt
    095C: 20       POP   X
(0021) 	return c;
    095D: 62 D0 00 MOV   REG[0xD0],0x0
    0960: 52 FC    MOV   A,[X-4]
    0962: 53 2C    MOV   [__r1],A
    0964: 55 2D 00 MOV   [__r0],0x0
    0967: 38 FE    ADD   SP,0xFE
    0969: 20       POP   X
    096A: 7F       RET   
(0022) }
(0023) 
(0024) /*EzI2Cs*/
(0025) struct I2C_Servos
(0026) {
(0027) 	BYTE deg[5];
(0028) 	BYTE air_1;
(0029) 	BYTE motor_1;
(0030) 	
(0031) } MyI2C_Servos;
(0032) 
(0033) void main(void)
(0034) {
_main:
  Port_2_Data_SHADE    --> X+34
  i                    --> X+32
  servo_b_             --> X+16
  servo_a_             --> X+0
    096B: 10       PUSH  X
    096C: 4F       MOV   X,SP
    096D: 38 24    ADD   SP,0x24
(0035) 	int Port_2_Data_SHADE = 0x00;
    096F: 56 23 00 MOV   [X+35],0x0
    0972: 56 22 00 MOV   [X+34],0x0
(0036) 	int servo_a_[8],servo_b_[8] = {1200},i;
    0975: 62 D0 00 MOV   REG[0xD0],0x0
    0978: 55 2C A2 MOV   [__r1],0xA2
    097B: 55 2D 01 MOV   [__r0],0x1
    097E: 5A 2A    MOV   [__r3],X
    0980: 06 2A 10 ADD   [__r3],0x10
    0983: 62 D5 07 MOV   REG[0xD5],0x7
    0986: 10       PUSH  X
    0987: 55 27 00 MOV   [__rX],0x0
    098A: 51 2D    MOV   A,[__r0]
    098C: 58 2C    MOV   X,[__r1]
    098E: 08       PUSH  A
    098F: 28       ROMX  
    0990: 62 D0 00 MOV   REG[0xD0],0x0
    0993: 3F 2A    MVI   [__r3],A
    0995: 18       POP   A
    0996: 75       INC   X
    0997: 09 00    ADC   A,0x0
    0999: 76 27    INC   [__rX]
    099B: 3C 27 10 CMP   [__rX],0x10
    099E: BF EF    JNZ   0x098E
    09A0: 20       POP   X
(0037) 	servo_a_[1] = 2250;
    09A1: 56 03 CA MOV   [X+3],0xCA
    09A4: 56 02 08 MOV   [X+2],0x8
(0038) 	M8C_EnableGInt ;// Uncomment this line to enable Global Interrupts
    09A7: 71 01    OR    F,0x1
(0039) 					// Insert your main routine code here.
(0040) 	
(0041) 	/*MBM*/
(0042) //	MBM_1_InitializeMailbox();
(0043) //	MBM_1_pMyMailbox = &MBM_1_MyMailbox;
(0044) 	
(0045) 	/*PWM~*/
(0046) 	
(0047) 	PWM16_1_Start();
    09A9: 10       PUSH  X
    09AA: 7C 06 18 LCALL wPWM16_2_ReadPulseWidth|wPWM16_2_ReadCounter|PWM16_1_Start|_PWM16_1_DisableInt|_wPWM16_2_ReadCounter|_PWM16_2_wReadPulseWidth|_wPWM16_2_ReadPulseWidth|_PWM16_1_EnableInt|_PWM16_2_wReadCounter|_PWM16_1_Start
(0048) 	PWM16_2_Start();
    09AD: 7C 06 0E LCALL _PWM16_3_wReadCounter|_wPWM16_3_ReadCounter|_PWM16_2_DisableInt|PWM16_2_Start|wPWM16_3_ReadPulseWidth|_PWM16_2_EnableInt|_PWM16_3_wReadPulseWidth|_wPWM16_3_ReadPulseWidth|wPWM16_3_ReadCounter|_PWM16_2_Start
(0049) 	PWM16_3_Start();
    09B0: 7C 06 04 LCALL _PWM16_4_wReadCounter|_PWM16_3_Start|wPWM16_4_ReadCounter|_PWM16_3_DisableInt|_wPWM16_4_ReadCounter|_wPWM16_4_ReadPulseWidth|_PWM16_4_wReadPulseWidth|wPWM16_4_ReadPulseWidth|_PWM16_3_EnableInt|PWM16_3_Start
(0050) 	PWM16_4_Start();
    09B3: 7C 05 FA LCALL _PWM16_4_Start|wPWM16_5_ReadCounter|_PWM16_4_DisableInt|wPWM16_5_ReadPulseWidth|_PWM16_5_wReadCounter|_wPWM16_5_ReadCounter|_PWM16_5_wReadPulseWidth|_PWM16_4_EnableInt|_wPWM16_5_ReadPulseWidth
(0051) 	PWM16_5_Start();
    09B6: 7C 05 F0 LCALL PWM16_5_Start|_PWM16_5_DisableInt|_wPWM16_6_ReadCounter|_PWM16_5_EnableInt|_PWM16_5_Start|wPWM16_6_ReadPulseWidth|_PWM16_6_wReadCounter|wPWM16_6_ReadCounter|_wPWM16_6_ReadPulseWidth|_PWM16_6_wReadPulseWidth
(0052) 	PWM16_6_Start();
    09B9: 7C 05 E6 LCALL wPWM16_7_ReadCounter|_PWM16_7_wReadPulseWidth|_PWM16_6_EnableInt|_wPWM16_7_ReadPulseWidth|wPWM16_7_ReadPulseWidth|_PWM16_7_wReadCounter|_PWM16_6_Start|_PWM16_6_DisableInt|_PWM16_7_Stop|_PWM16_7_WritePeriod|_PWM16_7_WritePulseWidth|PWM16_6_Start|...
(0053) 	PWM16_7_Start();
    09BC: 7C 05 E2 LCALL _PWM16_7_EnableInt|_PWM16_8_wReadPulseWidth|_PWM16_7_DisableInt|_PWM16_8_WritePulseWidth|_wPWM16_8_ReadPulseWidth|_wPWM16_8_ReadCounter|_PWM16_8_wReadCounter|PWM16_7_Start|_PWM16_8_Stop|_PWM16_8_WritePeriod|_PWM16_7_Start|wPWM16_8_ReadCounter|...
(0054) 	PWM16_8_Start();
    09BF: 7C 05 DE LCALL _PWM16_8_DisableInt|PWM16_8_Start|_PWM16_8_Start|_PWM16_8_EnableInt
(0055) 	
(0056) 	/*EzI2Cs*/
(0057) 	
(0058) 	EzI2Cs_1_SetRamBuffer(sizeof(MyI2C_Servos),7, (BYTE *)&MyI2C_Servos);
    09C2: 50 00    MOV   A,0x0
    09C4: 08       PUSH  A
    09C5: 50 2E    MOV   A,0x2E
    09C7: 08       PUSH  A
    09C8: 50 07    MOV   A,0x7
    09CA: 08       PUSH  A
    09CB: 08       PUSH  A
    09CC: 7C 08 F1 LCALL _EzI2Cs_1_SetRamBuffer|_EzI2Cs_1_DisableSlave|_EzI2Cs_1_DisableInt|_EzI2Cs_1_Stop|EzI2Cs_1_SetRamBuffer
    09CF: 38 FC    ADD   SP,0xFC
(0059) 	EzI2Cs_1_Start();
    09D1: 7C 08 B5 LCALL _EzI2Cs_1_Start
(0060) 	EzI2Cs_1_EnableInt();
    09D4: 7C 08 E6 LCALL _EzI2Cs_1_GetAddr|_EzI2Cs_1_GetActivity|EzI2Cs_1_EnableInt|_EzI2Cs_1_EnableInt|_EzI2Cs_1_ResumeInt
(0061) 	
(0062) 	/*LCD*/
(0063) 
(0064) 	LCD_1_Start();
    09D7: 7C 07 2D LCALL _LCD_1_Init|_LCD_1_Start|LCD_1_Start
    09DA: 20       POP   X
    09DB: 81 EF    JMP   0x0BCB
(0065) 	
(0066) 	while (1){
(0067) 		
(0068) 		for (i=0;i<=7;i++){
    09DD: 56 21 00 MOV   [X+33],0x0
    09E0: 56 20 00 MOV   [X+32],0x0
(0069) 			
(0070) 			servo_a_[i] = 1200 + MyI2C_Servos.deg[i]*10;
    09E3: 62 D0 00 MOV   REG[0xD0],0x0
    09E6: 52 21    MOV   A,[X+33]
    09E8: 01 2E    ADD   A,0x2E
    09EA: 53 2C    MOV   [__r1],A
    09EC: 52 20    MOV   A,[X+32]
    09EE: 09 00    ADC   A,0x0
    09F0: 60 D4    MOV   REG[0xD4],A
    09F2: 3E 2C    MVI   A,[__r1]
    09F4: 53 2C    MOV   [__r1],A
    09F6: 55 2D 00 MOV   [__r0],0x0
    09F9: 55 2A 0A MOV   [__r3],0xA
    09FC: 55 2B 00 MOV   [__r2],0x0
    09FF: 55 27 00 MOV   [__rX],0x0
    0A02: 55 26 00 MOV   [__rY],0x0
    0A05: 3C 2B 00 CMP   [__r2],0x0
    0A08: B0 06    JNZ   0x0A0F
    0A0A: 3C 2A 00 CMP   [__r3],0x0
    0A0D: A0 1A    JZ    0x0A28
    0A0F: 70 FB    AND   F,0xFB
    0A11: 6E 2B    RRC   [__r2]
    0A13: 6E 2A    RRC   [__r3]
    0A15: D0 0C    JNC   0x0A22
    0A17: 62 D0 00 MOV   REG[0xD0],0x0
    0A1A: 51 2C    MOV   A,[__r1]
    0A1C: 04 27    ADD   [__rX],A
    0A1E: 51 2D    MOV   A,[__r0]
    0A20: 0C 26    ADC   [__rY],A
    0A22: 65 2C    ASL   [__r1]
    0A24: 6B 2D    RLC   [__r0]
    0A26: 8F DE    JMP   0x0A05
    0A28: 5F 2C 27 MOV   [__r1],[__rX]
    0A2B: 5F 2D 26 MOV   [__r0],[__rY]
    0A2E: 62 D0 00 MOV   REG[0xD0],0x0
    0A31: 06 2C B0 ADD   [__r1],0xB0
    0A34: 0E 2D 04 ADC   [__r0],0x4
    0A37: 55 2B 07 MOV   [__r2],0x7
    0A3A: 5A 2A    MOV   [__r3],X
    0A3C: 52 21    MOV   A,[X+33]
    0A3E: 53 28    MOV   [__r5],A
    0A40: 52 20    MOV   A,[X+32]
    0A42: 53 29    MOV   [__r4],A
    0A44: 65 28    ASL   [__r5]
    0A46: 6B 29    RLC   [__r4]
    0A48: 51 28    MOV   A,[__r5]
    0A4A: 02 2A    ADD   A,[__r3]
    0A4C: 53 2A    MOV   [__r3],A
    0A4E: 51 29    MOV   A,[__r4]
    0A50: 0A 2B    ADC   A,[__r2]
    0A52: 60 D5    MOV   REG[0xD5],A
    0A54: 51 2D    MOV   A,[__r0]
    0A56: 3F 2A    MVI   [__r3],A
    0A58: 51 2C    MOV   A,[__r1]
    0A5A: 3F 2A    MVI   [__r3],A
(0071) 			
(0072) 		}
    0A5C: 77 21    INC   [X+33]
    0A5E: 0F 20 00 ADC   [X+32],0x0
    0A61: 50 07    MOV   A,0x7
    0A63: 13 21    SUB   A,[X+33]
    0A65: 52 20    MOV   A,[X+32]
    0A67: 31 80    XOR   A,0x80
    0A69: 53 27    MOV   [__rX],A
    0A6B: 50 80    MOV   A,0x80
    0A6D: 1A 27    SBB   A,[__rX]
    0A6F: DF 73    JNC   0x09E3
    0A71: 80 14    JMP   0x0A86
(0073) 		/**/
(0074) 	
(0075) 		
(0076) 	
(0077) 	/*	servo_a_[0] = 1200 + MBM_1_MyMailbox.Outbox.servo_deg_1*10;
(0078) 		servo_a_[1] = 1200 + MBM_1_MyMailbox.Outbox.servo_deg_2*10;
(0079) 		servo_a_[2] = 1200 + MBM_1_MyMailbox.Outbox.servo_deg_3*10;
(0080) 		servo_a_[3] = 1200 + MBM_1_MyMailbox.Outbox.servo_deg_4*10;
(0081) 		servo_a_[4] = 1200 + MBM_1_MyMailbox.Outbox.servo_deg_5*10;
(0082) 		servo_a_[5] = 1200 + MBM_1_MyMailbox.Outbox.servo_deg_6*10;
(0083) 		servo_a_[6] = 1200 + MBM_1_MyMailbox.Outbox.servo_deg_7*10;
(0084) 		servo_a_[7] = 1200 + MBM_1_MyMailbox.Outbox.servo_deg_8*10; */
(0085) 		
(0086) 		
(0087) 		while (!(servo_a_[0] == servo_b_[0])){
(0088) 			PWM16_1_WritePulseWidth(servo_a_[0]);
    0A73: 10       PUSH  X
    0A74: 52 00    MOV   A,[X+0]
    0A76: 08       PUSH  A
    0A77: 52 01    MOV   A,[X+1]
    0A79: 20       POP   X
    0A7A: 7C 06 1C LCALL _PWM16_1_WritePulseWidth|_PWM16_1_Stop|_PWM16_1_WritePeriod|PWM16_1_WritePulseWidth
    0A7D: 20       POP   X
(0089) 			servo_b_[0] = servo_a_[0];
    0A7E: 52 01    MOV   A,[X+1]
    0A80: 54 11    MOV   [X+17],A
    0A82: 52 00    MOV   A,[X+0]
    0A84: 54 10    MOV   [X+16],A
(0090) 		}
    0A86: 52 00    MOV   A,[X+0]
    0A88: 3B 10    CMP   A,[X+16]
    0A8A: BF E8    JNZ   0x0A73
    0A8C: 52 01    MOV   A,[X+1]
    0A8E: 3B 11    CMP   A,[X+17]
    0A90: BF E2    JNZ   0x0A73
    0A92: 80 14    JMP   0x0AA7
(0091) 		while (!(servo_a_[1] == servo_b_[1])){
(0092) 			PWM16_2_WritePulseWidth(servo_a_[1]);
    0A94: 10       PUSH  X
    0A95: 52 02    MOV   A,[X+2]
    0A97: 08       PUSH  A
    0A98: 52 03    MOV   A,[X+3]
    0A9A: 20       POP   X
    0A9B: 7C 06 12 LCALL _PWM16_2_WritePulseWidth|_PWM16_2_WritePeriod|PWM16_2_WritePulseWidth|_PWM16_2_Stop
    0A9E: 20       POP   X
(0093) 			servo_b_[1] = servo_a_[1];
    0A9F: 52 03    MOV   A,[X+3]
    0AA1: 54 13    MOV   [X+19],A
    0AA3: 52 02    MOV   A,[X+2]
    0AA5: 54 12    MOV   [X+18],A
(0094) 		}			
    0AA7: 52 02    MOV   A,[X+2]
    0AA9: 3B 12    CMP   A,[X+18]
    0AAB: BF E8    JNZ   0x0A94
    0AAD: 52 03    MOV   A,[X+3]
    0AAF: 3B 13    CMP   A,[X+19]
    0AB1: BF E2    JNZ   0x0A94
    0AB3: 80 14    JMP   0x0AC8
(0095) 		while (!(servo_a_[2] == servo_b_[2])){
(0096) 			PWM16_3_WritePulseWidth(servo_a_[2]);
    0AB5: 10       PUSH  X
    0AB6: 52 04    MOV   A,[X+4]
    0AB8: 08       PUSH  A
    0AB9: 52 05    MOV   A,[X+5]
    0ABB: 20       POP   X
    0ABC: 7C 06 08 LCALL _PWM16_3_Stop|_PWM16_3_WritePulseWidth|PWM16_3_WritePulseWidth|_PWM16_3_WritePeriod
    0ABF: 20       POP   X
(0097) 			servo_b_[2] = servo_a_[2];
    0AC0: 52 05    MOV   A,[X+5]
    0AC2: 54 15    MOV   [X+21],A
    0AC4: 52 04    MOV   A,[X+4]
    0AC6: 54 14    MOV   [X+20],A
(0098) 		}			
    0AC8: 52 04    MOV   A,[X+4]
    0ACA: 3B 14    CMP   A,[X+20]
    0ACC: BF E8    JNZ   0x0AB5
    0ACE: 52 05    MOV   A,[X+5]
    0AD0: 3B 15    CMP   A,[X+21]
    0AD2: BF E2    JNZ   0x0AB5
    0AD4: 80 14    JMP   0x0AE9
(0099) 		while (!(servo_a_[3] == servo_b_[3])){
(0100) 			PWM16_4_WritePulseWidth(servo_a_[3]);
    0AD6: 10       PUSH  X
    0AD7: 52 06    MOV   A,[X+6]
    0AD9: 08       PUSH  A
    0ADA: 52 07    MOV   A,[X+7]
    0ADC: 20       POP   X
    0ADD: 7C 05 FE LCALL _PWM16_4_WritePulseWidth|_PWM16_4_WritePeriod|_PWM16_4_Stop|PWM16_4_WritePulseWidth
    0AE0: 20       POP   X
(0101) 			servo_b_[3] = servo_a_[3];
    0AE1: 52 07    MOV   A,[X+7]
    0AE3: 54 17    MOV   [X+23],A
    0AE5: 52 06    MOV   A,[X+6]
    0AE7: 54 16    MOV   [X+22],A
(0102) 		}			
    0AE9: 52 06    MOV   A,[X+6]
    0AEB: 3B 16    CMP   A,[X+22]
    0AED: BF E8    JNZ   0x0AD6
    0AEF: 52 07    MOV   A,[X+7]
    0AF1: 3B 17    CMP   A,[X+23]
    0AF3: BF E2    JNZ   0x0AD6
    0AF5: 80 14    JMP   0x0B0A
(0103) 		while (!(servo_a_[4] == servo_b_[4])){
(0104) 			PWM16_5_WritePulseWidth(servo_a_[4]);
    0AF7: 10       PUSH  X
    0AF8: 52 08    MOV   A,[X+8]
    0AFA: 08       PUSH  A
    0AFB: 52 09    MOV   A,[X+9]
    0AFD: 20       POP   X
    0AFE: 7C 05 F4 LCALL _PWM16_5_WritePulseWidth|_PWM16_5_WritePeriod|PWM16_5_WritePulseWidth|_PWM16_5_Stop
    0B01: 20       POP   X
(0105) 			servo_b_[4] = servo_a_[4];
    0B02: 52 09    MOV   A,[X+9]
    0B04: 54 19    MOV   [X+25],A
    0B06: 52 08    MOV   A,[X+8]
    0B08: 54 18    MOV   [X+24],A
(0106) 		}			
    0B0A: 52 08    MOV   A,[X+8]
    0B0C: 3B 18    CMP   A,[X+24]
    0B0E: BF E8    JNZ   0x0AF7
    0B10: 52 09    MOV   A,[X+9]
    0B12: 3B 19    CMP   A,[X+25]
    0B14: BF E2    JNZ   0x0AF7
(0107) /*		while (!(servo_a_[5] == servo_b_[5])){
(0108) 			PWM16_6_WritePulseWidth(servo_a_[5]);
(0109) 			servo_b_[5] = servo_a_[5];
(0110) 		}			
(0111) 		while (!(servo_a_[6] == servo_b_[6])){
(0112) 			PWM16_7_WritePulseWidth(servo_a_[6]);
(0113) 			servo_b_[6] = servo_a_[6];
(0114) 		}			
(0115) 		while (!(servo_a_[7] == servo_b_[7])){
(0116) 			PWM16_8_WritePulseWidth(servo_a_[7]);
(0117) 			servo_b_[7] = servo_a_[7];
(0118) 		}*/
(0119) 		
(0120) 		/**/
(0121) 		
(0122) 		
(0123) 		
(0124) 		
(0125) 		
(0126) 		/**/
(0127) 		
(0128) 		if (MyI2C_Servos.air_1 == 1){
    0B16: 62 D0 00 MOV   REG[0xD0],0x0
    0B19: 3C 33 01 CMP   [MyI2C_Servos+5],0x1
    0B1C: B0 0A    JNZ   0x0B27
(0129) 			
(0130) 			Port_2_Data_SHADE |= 0x08;
    0B1E: 2F 23 08 OR    [X+35],0x8
    0B21: 52 23    MOV   A,[X+35]
    0B23: 60 08    MOV   REG[0x8],A
(0131) 			PRT2DR = Port_2_Data_SHADE;
(0132) 						
(0133) 		}
    0B25: 80 0B    JMP   0x0B31
(0134) 		
(0135) 		else {
(0136) 			
(0137) 			Port_2_Data_SHADE &= ~0x08;
    0B27: 27 23 F7 AND   [X+35],0xF7
(0138) 			PRT2DR =Port_2_Data_SHADE;
    0B2A: 62 D0 00 MOV   REG[0xD0],0x0
    0B2D: 52 23    MOV   A,[X+35]
    0B2F: 60 08    MOV   REG[0x8],A
(0139) 			
(0140) 		}
(0141) 		
(0142) 		/**/
(0143) 		
(0144) 		if (MyI2C_Servos.motor_1 == 1){
    0B31: 62 D0 00 MOV   REG[0xD0],0x0
    0B34: 3C 34 01 CMP   [MyI2C_Servos+6],0x1
    0B37: B0 0C    JNZ   0x0B44
(0145) 			
(0146) 			PWM16_6_WritePulseWidth(12000);
    0B39: 10       PUSH  X
    0B3A: 57 2E    MOV   X,0x2E
    0B3C: 50 E0    MOV   A,0xE0
    0B3E: 7C 05 EA LCALL _PWM16_6_WritePulseWidth|_PWM16_6_Stop|_PWM16_6_WritePeriod
    0B41: 20       POP   X
(0147) 			
(0148) 		}
    0B42: 80 0A    JMP   0x0B4D
(0149) 		
(0150) 		else{
(0151) 			
(0152) 			PWM16_6_WritePulseWidth(0);
    0B44: 10       PUSH  X
    0B45: 50 00    MOV   A,0x0
    0B47: 57 00    MOV   X,0x0
    0B49: 7C 05 EA LCALL _PWM16_6_WritePulseWidth|_PWM16_6_Stop|_PWM16_6_WritePeriod
    0B4C: 20       POP   X
(0153) 			
(0154) 		}
(0155) 		
(0156) 		/*LCD*/
(0157) 		
(0158) 		LCD_1_Position(0,0);
    0B4D: 10       PUSH  X
    0B4E: 50 00    MOV   A,0x0
    0B50: 57 00    MOV   X,0x0
    0B52: 7C 07 A0 LCALL _LCD_1_Position
    0B55: 20       POP   X
(0159) 		cprintf("%d %d %d %d",MyI2C_Servos.deg[0],MyI2C_Servos.deg[1],MyI2C_Servos.deg[2],MyI2C_Servos.deg[3]);
    0B56: 62 D0 00 MOV   REG[0xD0],0x0
    0B59: 51 31    MOV   A,[MyI2C_Servos+3]
    0B5B: 53 2C    MOV   [__r1],A
    0B5D: 50 00    MOV   A,0x0
    0B5F: 08       PUSH  A
    0B60: 51 2C    MOV   A,[__r1]
    0B62: 08       PUSH  A
    0B63: 51 30    MOV   A,[MyI2C_Servos+2]
    0B65: 53 2C    MOV   [__r1],A
    0B67: 50 00    MOV   A,0x0
    0B69: 08       PUSH  A
    0B6A: 51 2C    MOV   A,[__r1]
    0B6C: 08       PUSH  A
    0B6D: 51 2F    MOV   A,[MyI2C_Servos+1]
    0B6F: 53 2C    MOV   [__r1],A
    0B71: 50 00    MOV   A,0x0
    0B73: 08       PUSH  A
    0B74: 51 2C    MOV   A,[__r1]
    0B76: 08       PUSH  A
    0B77: 51 2E    MOV   A,[MyI2C_Servos]
    0B79: 53 2C    MOV   [__r1],A
    0B7B: 50 00    MOV   A,0x0
    0B7D: 08       PUSH  A
    0B7E: 51 2C    MOV   A,[__r1]
    0B80: 08       PUSH  A
    0B81: 50 01    MOV   A,0x1
    0B83: 08       PUSH  A
    0B84: 50 B2    MOV   A,0xB2
    0B86: 08       PUSH  A
    0B87: 7C 0E BA LCALL _cprintf
    0B8A: 38 F6    ADD   SP,0xF6
(0160) 		LCD_1_Position(1,0);
    0B8C: 10       PUSH  X
    0B8D: 57 00    MOV   X,0x0
    0B8F: 50 01    MOV   A,0x1
    0B91: 7C 07 A0 LCALL _LCD_1_Position
    0B94: 20       POP   X
(0161) 		cprintf("%d %d %d %d",MyI2C_Servos.deg[4],MyI2C_Servos.deg[5],MyI2C_Servos.deg[6],MyI2C_Servos.deg[7]);
    0B95: 62 D0 00 MOV   REG[0xD0],0x0
    0B98: 51 35    MOV   A,[MyI2C_Servos+7]
    0B9A: 53 2C    MOV   [__r1],A
    0B9C: 50 00    MOV   A,0x0
    0B9E: 08       PUSH  A
    0B9F: 51 2C    MOV   A,[__r1]
    0BA1: 08       PUSH  A
    0BA2: 51 34    MOV   A,[MyI2C_Servos+6]
    0BA4: 53 2C    MOV   [__r1],A
    0BA6: 50 00    MOV   A,0x0
    0BA8: 08       PUSH  A
    0BA9: 51 2C    MOV   A,[__r1]
    0BAB: 08       PUSH  A
    0BAC: 51 33    MOV   A,[MyI2C_Servos+5]
    0BAE: 53 2C    MOV   [__r1],A
    0BB0: 50 00    MOV   A,0x0
    0BB2: 08       PUSH  A
    0BB3: 51 2C    MOV   A,[__r1]
    0BB5: 08       PUSH  A
    0BB6: 51 32    MOV   A,[MyI2C_Servos+4]
    0BB8: 53 2C    MOV   [__r1],A
    0BBA: 50 00    MOV   A,0x0
    0BBC: 08       PUSH  A
    0BBD: 51 2C    MOV   A,[__r1]
    0BBF: 08       PUSH  A
    0BC0: 50 01    MOV   A,0x1
    0BC2: 08       PUSH  A
    0BC3: 50 B2    MOV   A,0xB2
    0BC5: 08       PUSH  A
    0BC6: 7C 0E BA LCALL _cprintf
    0BC9: 38 F6    ADD   SP,0xF6
(0162) 	}
    0BCB: 8E 11    JMP   0x09DD
(0163) }
    0BCD: 38 DC    ADD   SP,0xDC
    0BCF: 20       POP   X
    0BD0: 8F FF    JMP   0x0BD0
__plcall:
    0C16: 53 27    MOV   [__rX],A
    0C18: 28       ROMX  
    0C19: 08       PUSH  A
    0C1A: 51 27    MOV   A,[__rX]
    0C1C: 75       INC   X
    0C1D: 09 00    ADC   A,0x0
    0C1F: 28       ROMX  
    0C20: 08       PUSH  A
    0C21: 7F       RET   
_itoa:
    0C22: 10       PUSH  X
    0C23: 4F       MOV   X,SP
    0C24: 38 09    ADD   SP,0x9
    0C26: 52 FA    MOV   A,[X-6]
    0C28: 54 03    MOV   [X+3],A
    0C2A: 52 F9    MOV   A,[X-7]
    0C2C: 54 02    MOV   [X+2],A
    0C2E: 3D F9 00 CMP   [X-7],0x0
    0C31: B0 2F    JNZ   0x0C61
    0C33: 3D FA 00 CMP   [X-6],0x0
    0C36: B0 2A    JNZ   0x0C61
    0C38: 62 D0 00 MOV   REG[0xD0],0x0
    0C3B: 52 FC    MOV   A,[X-4]
    0C3D: 53 2C    MOV   [__r1],A
    0C3F: 52 FB    MOV   A,[X-5]
    0C41: 60 D5    MOV   REG[0xD5],A
    0C43: 50 30    MOV   A,0x30
    0C45: 3F 2C    MVI   [__r1],A
    0C47: 52 FC    MOV   A,[X-4]
    0C49: 01 01    ADD   A,0x1
    0C4B: 53 2C    MOV   [__r1],A
    0C4D: 52 FB    MOV   A,[X-5]
    0C4F: 09 00    ADC   A,0x0
    0C51: 60 D5    MOV   REG[0xD5],A
    0C53: 50 00    MOV   A,0x0
    0C55: 3F 2C    MVI   [__r1],A
    0C57: 52 FC    MOV   A,[X-4]
    0C59: 53 2C    MOV   [__r1],A
    0C5B: 52 FB    MOV   A,[X-5]
    0C5D: 53 2D    MOV   [__r0],A
    0C5F: 81 09    JMP   0x0D69
    0C61: 52 FA    MOV   A,[X-6]
    0C63: 11 00    SUB   A,0x0
    0C65: 52 F9    MOV   A,[X-7]
    0C67: 31 80    XOR   A,0x80
    0C69: 19 80    SBB   A,0x80
    0C6B: D0 1E    JNC   0x0C8A
    0C6D: 3D F7 00 CMP   [X-9],0x0
    0C70: B0 19    JNZ   0x0C8A
    0C72: 3D F8 0A CMP   [X-8],0xA
    0C75: B0 14    JNZ   0x0C8A
    0C77: 56 06 01 MOV   [X+6],0x1
    0C7A: 62 D0 00 MOV   REG[0xD0],0x0
    0C7D: 52 03    MOV   A,[X+3]
    0C7F: 73       CPL   A
    0C80: 53 2C    MOV   [__r1],A
    0C82: 52 02    MOV   A,[X+2]
    0C84: 73       CPL   A
    0C85: 97 DA    CALL  0x1461
    0C87: 40       NOP   
    0C88: 80 04    JMP   0x0C8D
    0C8A: 56 06 00 MOV   [X+6],0x0
    0C8D: 52 FC    MOV   A,[X-4]
    0C8F: 54 01    MOV   [X+1],A
    0C91: 52 FB    MOV   A,[X-5]
    0C93: 54 00    MOV   [X+0],A
    0C95: 62 D0 00 MOV   REG[0xD0],0x0
    0C98: 52 F7    MOV   A,[X-9]
    0C9A: 08       PUSH  A
    0C9B: 52 F8    MOV   A,[X-8]
    0C9D: 08       PUSH  A
    0C9E: 52 02    MOV   A,[X+2]
    0CA0: 08       PUSH  A
    0CA1: 52 03    MOV   A,[X+3]
    0CA3: 08       PUSH  A
    0CA4: 7C 0B D2 LCALL 0x0BD2
    0CA7: 38 FE    ADD   SP,0xFE
    0CA9: 18       POP   A
    0CAA: 53 2C    MOV   [__r1],A
    0CAC: 18       POP   A
    0CAD: 53 2D    MOV   [__r0],A
    0CAF: 51 2C    MOV   A,[__r1]
    0CB1: 54 08    MOV   [X+8],A
    0CB3: 51 2D    MOV   A,[__r0]
    0CB5: 54 07    MOV   [X+7],A
    0CB7: 50 09    MOV   A,0x9
    0CB9: 13 08    SUB   A,[X+8]
    0CBB: 52 07    MOV   A,[X+7]
    0CBD: 31 80    XOR   A,0x80
    0CBF: 53 27    MOV   [__rX],A
    0CC1: 50 80    MOV   A,0x80
    0CC3: 1A 27    SBB   A,[__rX]
    0CC5: C0 0D    JC    0x0CD3
    0CC7: 96 D3    CALL  <created procedures>
    0CC9: 40       NOP   
    0CCA: 52 08    MOV   A,[X+8]
    0CCC: 01 30    ADD   A,0x30
    0CCE: 97 29    CALL  0x13F9
    0CD0: 40       NOP   
    0CD1: 80 0B    JMP   0x0CDD
    0CD3: 96 C7    CALL  <created procedures>
    0CD5: 40       NOP   
    0CD6: 52 08    MOV   A,[X+8]
    0CD8: 01 57    ADD   A,0x57
    0CDA: 97 1D    CALL  0x13F9
    0CDC: 40       NOP   
    0CDD: 52 F7    MOV   A,[X-9]
    0CDF: 08       PUSH  A
    0CE0: 52 F8    MOV   A,[X-8]
    0CE2: 08       PUSH  A
    0CE3: 52 02    MOV   A,[X+2]
    0CE5: 08       PUSH  A
    0CE6: 52 03    MOV   A,[X+3]
    0CE8: 08       PUSH  A
    0CE9: 62 D0 00 MOV   REG[0xD0],0x0
    0CEC: 7C 0B D2 LCALL 0x0BD2
    0CEF: 18       POP   A
    0CF0: 54 03    MOV   [X+3],A
    0CF2: 18       POP   A
    0CF3: 54 02    MOV   [X+2],A
    0CF5: 38 FE    ADD   SP,0xFE
    0CF7: 3D 02 00 CMP   [X+2],0x0
    0CFA: BF 9A    JNZ   0x0C95
    0CFC: 3D 03 00 CMP   [X+3],0x0
    0CFF: BF 95    JNZ   0x0C95
    0D01: 3D 06 00 CMP   [X+6],0x0
    0D04: A0 0C    JZ    0x0D11
    0D06: 96 94    CALL  <created procedures>
    0D08: 40       NOP   
    0D09: 51 2D    MOV   A,[__r0]
    0D0B: 60 D5    MOV   REG[0xD5],A
    0D0D: 50 2D    MOV   A,0x2D
    0D0F: 3F 2C    MVI   [__r1],A
    0D11: 96 A1    CALL  0x13B4
    0D13: 40       NOP   
    0D14: 97 12    CALL  0x1428
    0D16: 40       NOP   
    0D17: 50 00    MOV   A,0x0
    0D19: 3F 2C    MVI   [__r1],A
    0D1B: 52 FC    MOV   A,[X-4]
    0D1D: 54 05    MOV   [X+5],A
    0D1F: 52 FB    MOV   A,[X-5]
    0D21: 54 04    MOV   [X+4],A
    0D23: 80 38    JMP   0x0D5C
    0D25: 62 D0 00 MOV   REG[0xD0],0x0
    0D28: 52 05    MOV   A,[X+5]
    0D2A: 53 2C    MOV   [__r1],A
    0D2C: 52 04    MOV   A,[X+4]
    0D2E: 60 D4    MOV   REG[0xD4],A
    0D30: 3E 2C    MVI   A,[__r1]
    0D32: 54 06    MOV   [X+6],A
    0D34: 52 05    MOV   A,[X+5]
    0D36: 53 2C    MOV   [__r1],A
    0D38: 52 04    MOV   A,[X+4]
    0D3A: 53 2D    MOV   [__r0],A
    0D3C: 51 2C    MOV   A,[__r1]
    0D3E: 01 01    ADD   A,0x1
    0D40: 54 05    MOV   [X+5],A
    0D42: 51 2D    MOV   A,[__r0]
    0D44: 09 00    ADC   A,0x0
    0D46: 54 04    MOV   [X+4],A
    0D48: 52 01    MOV   A,[X+1]
    0D4A: 53 2A    MOV   [__r3],A
    0D4C: 52 00    MOV   A,[X+0]
    0D4E: 60 D4    MOV   REG[0xD4],A
    0D50: 3E 2A    MVI   A,[__r3]
    0D52: 96 A5    CALL  0x13F9
    0D54: 40       NOP   
    0D55: 96 75    CALL  0x13CC
    0D57: 40       NOP   
    0D58: 52 06    MOV   A,[X+6]
    0D5A: 3F 2C    MVI   [__r1],A
    0D5C: 52 05    MOV   A,[X+5]
    0D5E: 13 01    SUB   A,[X+1]
    0D60: 52 04    MOV   A,[X+4]
    0D62: 1B 00    SBB   A,[X+0]
    0D64: CF C0    JC    0x0D25
    0D66: 96 B4    CALL  0x141C
    0D68: 40       NOP   
    0D69: 38 F7    ADD   SP,0xF7
    0D6B: 20       POP   X
    0D6C: 7F       RET   
_utoa:
    0D6D: 10       PUSH  X
    0D6E: 4F       MOV   X,SP
    0D6F: 38 07    ADD   SP,0x7
    0D71: 52 FC    MOV   A,[X-4]
    0D73: 54 01    MOV   [X+1],A
    0D75: 52 FB    MOV   A,[X-5]
    0D77: 54 00    MOV   [X+0],A
    0D79: 62 D0 00 MOV   REG[0xD0],0x0
    0D7C: 52 F7    MOV   A,[X-9]
    0D7E: 08       PUSH  A
    0D7F: 52 F8    MOV   A,[X-8]
    0D81: 08       PUSH  A
    0D82: 52 F9    MOV   A,[X-7]
    0D84: 08       PUSH  A
    0D85: 52 FA    MOV   A,[X-6]
    0D87: 08       PUSH  A
    0D88: 7C 0B D2 LCALL 0x0BD2
    0D8B: 38 FE    ADD   SP,0xFE
    0D8D: 18       POP   A
    0D8E: 53 2C    MOV   [__r1],A
    0D90: 18       POP   A
    0D91: 53 2D    MOV   [__r0],A
    0D93: 51 2C    MOV   A,[__r1]
    0D95: 54 06    MOV   [X+6],A
    0D97: 51 2D    MOV   A,[__r0]
    0D99: 54 05    MOV   [X+5],A
    0D9B: 50 09    MOV   A,0x9
    0D9D: 13 06    SUB   A,[X+6]
    0D9F: 52 05    MOV   A,[X+5]
    0DA1: 31 80    XOR   A,0x80
    0DA3: 53 27    MOV   [__rX],A
    0DA5: 50 80    MOV   A,0x80
    0DA7: 1A 27    SBB   A,[__rX]
    0DA9: C0 0D    JC    0x0DB7
    0DAB: 95 EF    CALL  <created procedures>
    0DAD: 40       NOP   
    0DAE: 52 06    MOV   A,[X+6]
    0DB0: 01 30    ADD   A,0x30
    0DB2: 96 45    CALL  0x13F9
    0DB4: 40       NOP   
    0DB5: 80 0B    JMP   0x0DC1
    0DB7: 95 E3    CALL  <created procedures>
    0DB9: 40       NOP   
    0DBA: 52 06    MOV   A,[X+6]
    0DBC: 01 57    ADD   A,0x57
    0DBE: 96 39    CALL  0x13F9
    0DC0: 40       NOP   
    0DC1: 52 F7    MOV   A,[X-9]
    0DC3: 08       PUSH  A
    0DC4: 52 F8    MOV   A,[X-8]
    0DC6: 08       PUSH  A
    0DC7: 52 F9    MOV   A,[X-7]
    0DC9: 08       PUSH  A
    0DCA: 52 FA    MOV   A,[X-6]
    0DCC: 08       PUSH  A
    0DCD: 62 D0 00 MOV   REG[0xD0],0x0
    0DD0: 7C 0B D2 LCALL 0x0BD2
    0DD3: 18       POP   A
    0DD4: 54 FA    MOV   [X-6],A
    0DD6: 18       POP   A
    0DD7: 54 F9    MOV   [X-7],A
    0DD9: 38 FE    ADD   SP,0xFE
    0DDB: 3D F9 00 CMP   [X-7],0x0
    0DDE: BF 9A    JNZ   0x0D79
    0DE0: 3D FA 00 CMP   [X-6],0x0
    0DE3: BF 95    JNZ   0x0D79
    0DE5: 95 CD    CALL  0x13B4
    0DE7: 40       NOP   
    0DE8: 96 3E    CALL  0x1428
    0DEA: 40       NOP   
    0DEB: 50 00    MOV   A,0x0
    0DED: 3F 2C    MVI   [__r1],A
    0DEF: 52 FC    MOV   A,[X-4]
    0DF1: 54 03    MOV   [X+3],A
    0DF3: 52 FB    MOV   A,[X-5]
    0DF5: 54 02    MOV   [X+2],A
    0DF7: 80 2D    JMP   0x0E25
    0DF9: 62 D0 00 MOV   REG[0xD0],0x0
    0DFC: 52 03    MOV   A,[X+3]
    0DFE: 53 2C    MOV   [__r1],A
    0E00: 52 02    MOV   A,[X+2]
    0E02: 60 D4    MOV   REG[0xD4],A
    0E04: 3E 2C    MVI   A,[__r1]
    0E06: 54 04    MOV   [X+4],A
    0E08: 52 03    MOV   A,[X+3]
    0E0A: 53 2C    MOV   [__r1],A
    0E0C: 52 02    MOV   A,[X+2]
    0E0E: 96 51    CALL  0x1461
    0E10: 40       NOP   
    0E11: 52 01    MOV   A,[X+1]
    0E13: 53 2A    MOV   [__r3],A
    0E15: 52 00    MOV   A,[X+0]
    0E17: 60 D4    MOV   REG[0xD4],A
    0E19: 3E 2A    MVI   A,[__r3]
    0E1B: 95 DC    CALL  0x13F9
    0E1D: 40       NOP   
    0E1E: 95 AC    CALL  0x13CC
    0E20: 40       NOP   
    0E21: 52 04    MOV   A,[X+4]
    0E23: 3F 2C    MVI   [__r1],A
    0E25: 52 03    MOV   A,[X+3]
    0E27: 13 01    SUB   A,[X+1]
    0E29: 52 02    MOV   A,[X+2]
    0E2B: 1B 00    SBB   A,[X+0]
    0E2D: CF CB    JC    0x0DF9
    0E2F: 95 EB    CALL  0x141C
    0E31: 40       NOP   
    0E32: 38 F9    ADD   SP,0xF9
    0E34: 20       POP   X
    0E35: 7F       RET   
_isdigit:
    0E36: 10       PUSH  X
    0E37: 4F       MOV   X,SP
    0E38: 62 D0 00 MOV   REG[0xD0],0x0
    0E3B: 52 FC    MOV   A,[X-4]
    0E3D: 01 F3    ADD   A,0xF3
    0E3F: 53 2C    MOV   [__r1],A
    0E41: 52 FB    MOV   A,[X-5]
    0E43: 09 02    ADC   A,0x2
    0E45: 96 0F    CALL  0x1456
    0E47: 40       NOP   
    0E48: 26 2C 04 AND   [__r1],0x4
    0E4B: 26 2D 00 AND   [__r0],0x0
    0E4E: 20       POP   X
    0E4F: 7F       RET   
_islower:
    0E50: 10       PUSH  X
    0E51: 4F       MOV   X,SP
    0E52: 62 D0 00 MOV   REG[0xD0],0x0
    0E55: 52 FC    MOV   A,[X-4]
    0E57: 01 F3    ADD   A,0xF3
    0E59: 53 2C    MOV   [__r1],A
    0E5B: 52 FB    MOV   A,[X-5]
    0E5D: 09 02    ADC   A,0x2
    0E5F: 95 F5    CALL  0x1456
    0E61: 40       NOP   
    0E62: 26 2C 02 AND   [__r1],0x2
    0E65: 26 2D 00 AND   [__r0],0x0
    0E68: 20       POP   X
    0E69: 7F       RET   
_isspace:
    0E6A: 10       PUSH  X
    0E6B: 4F       MOV   X,SP
    0E6C: 62 D0 00 MOV   REG[0xD0],0x0
    0E6F: 52 FC    MOV   A,[X-4]
    0E71: 01 F3    ADD   A,0xF3
    0E73: 53 2C    MOV   [__r1],A
    0E75: 52 FB    MOV   A,[X-5]
    0E77: 09 02    ADC   A,0x2
    0E79: 95 DB    CALL  0x1456
    0E7B: 40       NOP   
    0E7C: 26 2C 10 AND   [__r1],0x10
    0E7F: 26 2D 00 AND   [__r0],0x0
    0E82: 20       POP   X
    0E83: 7F       RET   
_toupper:
    0E84: 10       PUSH  X
    0E85: 4F       MOV   X,SP
    0E86: 52 FB    MOV   A,[X-5]
    0E88: 08       PUSH  A
    0E89: 52 FC    MOV   A,[X-4]
    0E8B: 08       PUSH  A
    0E8C: 7C 0E 50 LCALL _islower
    0E8F: 38 FE    ADD   SP,0xFE
    0E91: 62 D0 00 MOV   REG[0xD0],0x0
    0E94: 3C 2D 00 CMP   [__r0],0x0
    0E97: B0 06    JNZ   0x0E9E
    0E99: 3C 2C 00 CMP   [__r1],0x0
    0E9C: A0 18    JZ    0x0EB5
    0E9E: 62 D0 00 MOV   REG[0xD0],0x0
    0EA1: 52 FC    MOV   A,[X-4]
    0EA3: 11 61    SUB   A,0x61
    0EA5: 53 2C    MOV   [__r1],A
    0EA7: 52 FB    MOV   A,[X-5]
    0EA9: 19 00    SBB   A,0x0
    0EAB: 53 2D    MOV   [__r0],A
    0EAD: 06 2C 41 ADD   [__r1],0x41
    0EB0: 0E 2D 00 ADC   [__r0],0x0
    0EB3: 80 04    JMP   0x0EB8
    0EB5: 95 65    CALL  0x141C
    0EB7: 40       NOP   
    0EB8: 20       POP   X
    0EB9: 7F       RET   
_cprintf:
    0EBA: 10       PUSH  X
    0EBB: 4F       MOV   X,SP
    0EBC: 38 04    ADD   SP,0x4
    0EBE: 62 D0 00 MOV   REG[0xD0],0x0
    0EC1: 5A 2C    MOV   [__r1],X
    0EC3: 16 2C 05 SUB   [__r1],0x5
    0EC6: 51 2C    MOV   A,[__r1]
    0EC8: 54 01    MOV   [X+1],A
    0ECA: 56 00 07 MOV   [X+0],0x7
    0ECD: 52 00    MOV   A,[X+0]
    0ECF: 08       PUSH  A
    0ED0: 52 01    MOV   A,[X+1]
    0ED2: 08       PUSH  A
    0ED3: 52 FB    MOV   A,[X-5]
    0ED5: 08       PUSH  A
    0ED6: 52 FC    MOV   A,[X-4]
    0ED8: 08       PUSH  A
    0ED9: 50 04    MOV   A,0x4
    0EDB: 08       PUSH  A
    0EDC: 50 69    MOV   A,0x69
    0EDE: 08       PUSH  A
    0EDF: 7C 0E FB LCALL __cprint
    0EE2: 38 FA    ADD   SP,0xFA
    0EE4: 62 D0 00 MOV   REG[0xD0],0x0
    0EE7: 51 2C    MOV   A,[__r1]
    0EE9: 54 03    MOV   [X+3],A
    0EEB: 51 2D    MOV   A,[__r0]
    0EED: 54 02    MOV   [X+2],A
    0EEF: 52 03    MOV   A,[X+3]
    0EF1: 53 2C    MOV   [__r1],A
    0EF3: 52 02    MOV   A,[X+2]
    0EF5: 53 2D    MOV   [__r0],A
    0EF7: 38 FC    ADD   SP,0xFC
    0EF9: 20       POP   X
    0EFA: 7F       RET   
__cprint:
    0EFB: 10       PUSH  X
    0EFC: 4F       MOV   X,SP
    0EFD: 38 11    ADD   SP,0x11
    0EFF: 56 05 00 MOV   [X+5],0x0
    0F02: 56 04 00 MOV   [X+4],0x0
    0F05: 82 F6    JMP   0x11FC
    0F07: 62 D0 00 MOV   REG[0xD0],0x0
    0F0A: 94 B4    CALL  0x13C0
    0F0C: 40       NOP   
    0F0D: 39 25    CMP   A,0x25
    0F0F: A0 1B    JZ    0x0F2B
    0F11: 94 AD    CALL  0x13C0
    0F13: 40       NOP   
    0F14: 10       PUSH  X
    0F15: 08       PUSH  A
    0F16: 52 FC    MOV   A,[X-4]
    0F18: 53 2C    MOV   [__r1],A
    0F1A: 52 FB    MOV   A,[X-5]
    0F1C: 58 2C    MOV   X,[__r1]
    0F1E: 7C 0C 16 LCALL __plcall
    0F21: 38 FF    ADD   SP,0xFF
    0F23: 20       POP   X
    0F24: 77 05    INC   [X+5]
    0F26: 0F 04 00 ADC   [X+4],0x0
    0F29: 82 CD    JMP   0x11F7
    0F2B: 56 0A 00 MOV   [X+10],0x0
    0F2E: 56 09 00 MOV   [X+9],0x0
    0F31: 56 07 0C MOV   [X+7],0xC
    0F34: 56 06 00 MOV   [X+6],0x0
    0F37: 56 08 20 MOV   [X+8],0x20
    0F3A: 77 FA    INC   [X-6]
    0F3C: 0F F9 00 ADC   [X-7],0x0
    0F3F: 62 D0 00 MOV   REG[0xD0],0x0
    0F42: 94 7C    CALL  0x13C0
    0F44: 40       NOP   
    0F45: 54 10    MOV   [X+16],A
    0F47: 56 0F 00 MOV   [X+15],0x0
    0F4A: 52 10    MOV   A,[X+16]
    0F4C: 11 58    SUB   A,0x58
    0F4E: 53 26    MOV   [__rY],A
    0F50: 52 0F    MOV   A,[X+15]
    0F52: 31 80    XOR   A,0x80
    0F54: 19 80    SBB   A,0x80
    0F56: 2A 26    OR    A,[__rY]
    0F58: A0 D2    JZ    0x102B
    0F5A: D0 1F    JNC   0x0F7A
    0F5C: 52 10    MOV   A,[X+16]
    0F5E: 11 45    SUB   A,0x45
    0F60: 53 26    MOV   [__rY],A
    0F62: 52 0F    MOV   A,[X+15]
    0F64: 31 80    XOR   A,0x80
    0F66: 19 80    SBB   A,0x80
    0F68: C0 83    JC    0x0FEC
    0F6A: 2A 26    OR    A,[__rY]
    0F6C: A2 82    JZ    0x11EF
    0F6E: 3D 0F 00 CMP   [X+15],0x0
    0F71: B0 06    JNZ   0x0F78
    0F73: 3D 10 53 CMP   [X+16],0x53
    0F76: A1 C6    JZ    0x113D
    0F78: 80 73    JMP   0x0FEC
    0F7A: 3D 0F 00 CMP   [X+15],0x0
    0F7D: B0 06    JNZ   0x0F84
    0F7F: 3D 10 63 CMP   [X+16],0x63
    0F82: A1 9A    JZ    0x111D
    0F84: 3D 0F 00 CMP   [X+15],0x0
    0F87: B0 06    JNZ   0x0F8E
    0F89: 3D 10 64 CMP   [X+16],0x64
    0F8C: A0 7C    JZ    0x1009
    0F8E: 3D 0F 00 CMP   [X+15],0x0
    0F91: B0 06    JNZ   0x0F98
    0F93: 3D 10 65 CMP   [X+16],0x65
    0F96: A2 58    JZ    0x11EF
    0F98: 3D 0F 00 CMP   [X+15],0x0
    0F9B: B0 06    JNZ   0x0FA2
    0F9D: 3D 10 66 CMP   [X+16],0x66
    0FA0: A2 4E    JZ    0x11EF
    0FA2: 3D 0F 00 CMP   [X+15],0x0
    0FA5: B0 06    JNZ   0x0FAC
    0FA7: 3D 10 69 CMP   [X+16],0x69
    0FAA: A0 5E    JZ    0x1009
    0FAC: 3D 0F 00 CMP   [X+15],0x0
    0FAF: B0 06    JNZ   0x0FB6
    0FB1: 3D 10 6F CMP   [X+16],0x6F
    0FB4: A0 76    JZ    0x102B
    0FB6: 3D 0F 00 CMP   [X+15],0x0
    0FB9: B0 06    JNZ   0x0FC0
    0FBB: 3D 10 70 CMP   [X+16],0x70
    0FBE: A0 6C    JZ    0x102B
    0FC0: 52 10    MOV   A,[X+16]
    0FC2: 11 63    SUB   A,0x63
    0FC4: 52 0F    MOV   A,[X+15]
    0FC6: 31 80    XOR   A,0x80
    0FC8: 19 80    SBB   A,0x80
    0FCA: C0 21    JC    0x0FEC
    0FCC: 3D 0F 00 CMP   [X+15],0x0
    0FCF: B0 06    JNZ   0x0FD6
    0FD1: 3D 10 73 CMP   [X+16],0x73
    0FD4: A1 B8    JZ    0x118D
    0FD6: 3D 0F 00 CMP   [X+15],0x0
    0FD9: B0 06    JNZ   0x0FE0
    0FDB: 3D 10 75 CMP   [X+16],0x75
    0FDE: A0 4C    JZ    0x102B
    0FE0: 3D 0F 00 CMP   [X+15],0x0
    0FE3: B0 06    JNZ   0x0FEA
    0FE5: 3D 10 78 CMP   [X+16],0x78
    0FE8: A0 42    JZ    0x102B
    0FEA: 80 01    JMP   0x0FEC
    0FEC: 62 D0 00 MOV   REG[0xD0],0x0
    0FEF: 93 CF    CALL  0x13C0
    0FF1: 40       NOP   
    0FF2: 10       PUSH  X
    0FF3: 08       PUSH  A
    0FF4: 52 FC    MOV   A,[X-4]
    0FF6: 53 2C    MOV   [__r1],A
    0FF8: 52 FB    MOV   A,[X-5]
    0FFA: 58 2C    MOV   X,[__r1]
    0FFC: 7C 0C 16 LCALL __plcall
    0FFF: 38 FF    ADD   SP,0xFF
    1001: 20       POP   X
    1002: 77 05    INC   [X+5]
    1004: 0F 04 00 ADC   [X+4],0x0
    1007: 81 EF    JMP   0x11F7
    1009: 93 DA    CALL  0x13E5
    100B: 40       NOP   
    100C: 54 0B    MOV   [X+11],A
    100E: 3E 2C    MVI   A,[__r1]
    1010: 54 0C    MOV   [X+12],A
    1012: 50 00    MOV   A,0x0
    1014: 08       PUSH  A
    1015: 50 0A    MOV   A,0xA
    1017: 08       PUSH  A
    1018: 52 0B    MOV   A,[X+11]
    101A: 08       PUSH  A
    101B: 52 0C    MOV   A,[X+12]
    101D: 08       PUSH  A
    101E: 52 06    MOV   A,[X+6]
    1020: 08       PUSH  A
    1021: 52 07    MOV   A,[X+7]
    1023: 08       PUSH  A
    1024: 7C 0C 22 LCALL _itoa
    1027: 38 FA    ADD   SP,0xFA
    1029: 80 EB    JMP   0x1115
    102B: 93 B8    CALL  0x13E5
    102D: 40       NOP   
    102E: 53 2D    MOV   [__r0],A
    1030: 3E 2C    MVI   A,[__r1]
    1032: 54 0C    MOV   [X+12],A
    1034: 51 2D    MOV   A,[__r0]
    1036: 54 0B    MOV   [X+11],A
    1038: 93 86    CALL  0x13C0
    103A: 40       NOP   
    103B: 39 75    CMP   A,0x75
    103D: B0 1A    JNZ   0x1058
    103F: 50 00    MOV   A,0x0
    1041: 08       PUSH  A
    1042: 50 0A    MOV   A,0xA
    1044: 08       PUSH  A
    1045: 52 0B    MOV   A,[X+11]
    1047: 08       PUSH  A
    1048: 52 0C    MOV   A,[X+12]
    104A: 08       PUSH  A
    104B: 52 06    MOV   A,[X+6]
    104D: 08       PUSH  A
    104E: 52 07    MOV   A,[X+7]
    1050: 08       PUSH  A
    1051: 7C 0D 6D LCALL _utoa
    1054: 38 FA    ADD   SP,0xFA
    1056: 80 BE    JMP   0x1115
    1058: 62 D0 00 MOV   REG[0xD0],0x0
    105B: 93 63    CALL  0x13C0
    105D: 40       NOP   
    105E: 39 6F    CMP   A,0x6F
    1060: B0 1A    JNZ   0x107B
    1062: 50 00    MOV   A,0x0
    1064: 08       PUSH  A
    1065: 50 08    MOV   A,0x8
    1067: 08       PUSH  A
    1068: 52 0B    MOV   A,[X+11]
    106A: 08       PUSH  A
    106B: 52 0C    MOV   A,[X+12]
    106D: 08       PUSH  A
    106E: 52 06    MOV   A,[X+6]
    1070: 08       PUSH  A
    1071: 52 07    MOV   A,[X+7]
    1073: 08       PUSH  A
    1074: 7C 0D 6D LCALL _utoa
    1077: 38 FA    ADD   SP,0xFA
    1079: 80 9B    JMP   0x1115
    107B: 62 D0 00 MOV   REG[0xD0],0x0
    107E: 93 40    CALL  0x13C0
    1080: 40       NOP   
    1081: 39 70    CMP   A,0x70
    1083: B0 39    JNZ   0x10BD
    1085: 52 07    MOV   A,[X+7]
    1087: 53 2C    MOV   [__r1],A
    1089: 52 06    MOV   A,[X+6]
    108B: 53 2D    MOV   [__r0],A
    108D: 51 2C    MOV   A,[__r1]
    108F: 01 01    ADD   A,0x1
    1091: 54 07    MOV   [X+7],A
    1093: 51 2D    MOV   A,[__r0]
    1095: 09 00    ADC   A,0x0
    1097: 54 06    MOV   [X+6],A
    1099: 51 2D    MOV   A,[__r0]
    109B: 60 D5    MOV   REG[0xD5],A
    109D: 50 30    MOV   A,0x30
    109F: 3F 2C    MVI   [__r1],A
    10A1: 52 07    MOV   A,[X+7]
    10A3: 53 2C    MOV   [__r1],A
    10A5: 52 06    MOV   A,[X+6]
    10A7: 53 2D    MOV   [__r0],A
    10A9: 51 2C    MOV   A,[__r1]
    10AB: 01 01    ADD   A,0x1
    10AD: 54 07    MOV   [X+7],A
    10AF: 51 2D    MOV   A,[__r0]
    10B1: 09 00    ADC   A,0x0
    10B3: 54 06    MOV   [X+6],A
    10B5: 51 2D    MOV   A,[__r0]
    10B7: 60 D5    MOV   REG[0xD5],A
    10B9: 50 78    MOV   A,0x78
    10BB: 3F 2C    MVI   [__r1],A
    10BD: 50 00    MOV   A,0x0
    10BF: 08       PUSH  A
    10C0: 50 10    MOV   A,0x10
    10C2: 08       PUSH  A
    10C3: 52 0B    MOV   A,[X+11]
    10C5: 08       PUSH  A
    10C6: 52 0C    MOV   A,[X+12]
    10C8: 08       PUSH  A
    10C9: 52 06    MOV   A,[X+6]
    10CB: 08       PUSH  A
    10CC: 52 07    MOV   A,[X+7]
    10CE: 08       PUSH  A
    10CF: 7C 0D 6D LCALL _utoa
    10D2: 38 FA    ADD   SP,0xFA
    10D4: 62 D0 00 MOV   REG[0xD0],0x0
    10D7: 92 E7    CALL  0x13C0
    10D9: 40       NOP   
    10DA: 39 58    CMP   A,0x58
    10DC: B0 38    JNZ   0x1115
    10DE: 56 01 0C MOV   [X+1],0xC
    10E1: 56 00 00 MOV   [X+0],0x0
    10E4: 80 29    JMP   0x110E
    10E6: 93 60    CALL  0x1448
    10E8: 40       NOP   
    10E9: 53 2C    MOV   [__r1],A
    10EB: 50 00    MOV   A,0x0
    10ED: 08       PUSH  A
    10EE: 51 2C    MOV   A,[__r1]
    10F0: 08       PUSH  A
    10F1: 7C 0E 84 LCALL _toupper
    10F4: 38 FE    ADD   SP,0xFE
    10F6: 62 D0 00 MOV   REG[0xD0],0x0
    10F9: 51 2C    MOV   A,[__r1]
    10FB: 53 2D    MOV   [__r0],A
    10FD: 52 01    MOV   A,[X+1]
    10FF: 53 2A    MOV   [__r3],A
    1101: 52 00    MOV   A,[X+0]
    1103: 60 D5    MOV   REG[0xD5],A
    1105: 51 2D    MOV   A,[__r0]
    1107: 3F 2A    MVI   [__r3],A
    1109: 77 01    INC   [X+1]
    110B: 0F 00 00 ADC   [X+0],0x0
    110E: 93 38    CALL  0x1448
    1110: 40       NOP   
    1111: 39 00    CMP   A,0x0
    1113: BF D2    JNZ   0x10E6
    1115: 56 01 0C MOV   [X+1],0xC
    1118: 56 00 00 MOV   [X+0],0x0
    111B: 80 8C    JMP   0x11A8
    111D: 92 C6    CALL  0x13E5
    111F: 40       NOP   
    1120: 3E 2C    MVI   A,[__r1]
    1122: 54 0D    MOV   [X+13],A
    1124: 10       PUSH  X
    1125: 52 0D    MOV   A,[X+13]
    1127: 08       PUSH  A
    1128: 52 FC    MOV   A,[X-4]
    112A: 53 2C    MOV   [__r1],A
    112C: 52 FB    MOV   A,[X-5]
    112E: 58 2C    MOV   X,[__r1]
    1130: 7C 0C 16 LCALL __plcall
    1133: 38 FF    ADD   SP,0xFF
    1135: 20       POP   X
    1136: 77 05    INC   [X+5]
    1138: 0F 04 00 ADC   [X+4],0x0
    113B: 80 BB    JMP   0x11F7
    113D: 92 A6    CALL  0x13E5
    113F: 40       NOP   
    1140: 54 02    MOV   [X+2],A
    1142: 3E 2C    MVI   A,[__r1]
    1144: 54 03    MOV   [X+3],A
    1146: 3D 08 2D CMP   [X+8],0x2D
    1149: B0 3A    JNZ   0x1184
    114B: 10       PUSH  X
    114C: 50 2D    MOV   A,0x2D
    114E: 08       PUSH  A
    114F: 62 D0 00 MOV   REG[0xD0],0x0
    1152: 52 FC    MOV   A,[X-4]
    1154: 53 2C    MOV   [__r1],A
    1156: 52 FB    MOV   A,[X-5]
    1158: 58 2C    MOV   X,[__r1]
    115A: 7C 0C 16 LCALL __plcall
    115D: 38 FF    ADD   SP,0xFF
    115F: 20       POP   X
    1160: 77 05    INC   [X+5]
    1162: 0F 04 00 ADC   [X+4],0x0
    1165: 80 1E    JMP   0x1184
    1167: 93 07    CALL  0x1470
    1169: 40       NOP   
    116A: 10       PUSH  X
    116B: 08       PUSH  A
    116C: 52 FC    MOV   A,[X-4]
    116E: 53 2C    MOV   [__r1],A
    1170: 52 FB    MOV   A,[X-5]
    1172: 58 2C    MOV   X,[__r1]
    1174: 7C 0C 16 LCALL __plcall
    1177: 38 FF    ADD   SP,0xFF
    1179: 20       POP   X
    117A: 77 05    INC   [X+5]
    117C: 0F 04 00 ADC   [X+4],0x0
    117F: 77 03    INC   [X+3]
    1181: 0F 02 00 ADC   [X+2],0x0
    1184: 92 EA    CALL  0x1470
    1186: 40       NOP   
    1187: 39 00    CMP   A,0x0
    1189: BF DD    JNZ   0x1167
    118B: 80 6B    JMP   0x11F7
    118D: 92 56    CALL  0x13E5
    118F: 40       NOP   
    1190: 54 00    MOV   [X+0],A
    1192: 3E 2C    MVI   A,[__r1]
    1194: 54 01    MOV   [X+1],A
    1196: 3D 00 00 CMP   [X+0],0x0
    1199: B0 0E    JNZ   0x11A8
    119B: 3D 01 00 CMP   [X+1],0x0
    119E: B0 09    JNZ   0x11A8
    11A0: 56 03 F3 MOV   [X+3],0xF3
    11A3: 56 02 03 MOV   [X+2],0x3
    11A6: 8F 9F    JMP   0x1146
    11A8: 3D 08 2D CMP   [X+8],0x2D
    11AB: B0 3A    JNZ   0x11E6
    11AD: 10       PUSH  X
    11AE: 50 2D    MOV   A,0x2D
    11B0: 08       PUSH  A
    11B1: 62 D0 00 MOV   REG[0xD0],0x0
    11B4: 52 FC    MOV   A,[X-4]
    11B6: 53 2C    MOV   [__r1],A
    11B8: 52 FB    MOV   A,[X-5]
    11BA: 58 2C    MOV   X,[__r1]
    11BC: 7C 0C 16 LCALL __plcall
    11BF: 38 FF    ADD   SP,0xFF
    11C1: 20       POP   X
    11C2: 77 05    INC   [X+5]
    11C4: 0F 04 00 ADC   [X+4],0x0
    11C7: 80 1E    JMP   0x11E6
    11C9: 92 7D    CALL  0x1448
    11CB: 40       NOP   
    11CC: 10       PUSH  X
    11CD: 08       PUSH  A
    11CE: 52 FC    MOV   A,[X-4]
    11D0: 53 2C    MOV   [__r1],A
    11D2: 52 FB    MOV   A,[X-5]
    11D4: 58 2C    MOV   X,[__r1]
    11D6: 7C 0C 16 LCALL __plcall
    11D9: 38 FF    ADD   SP,0xFF
    11DB: 20       POP   X
    11DC: 77 05    INC   [X+5]
    11DE: 0F 04 00 ADC   [X+4],0x0
    11E1: 77 01    INC   [X+1]
    11E3: 0F 00 00 ADC   [X+0],0x0
    11E6: 92 60    CALL  0x1448
    11E8: 40       NOP   
    11E9: 39 00    CMP   A,0x0
    11EB: BF DD    JNZ   0x11C9
    11ED: 80 09    JMP   0x11F7
    11EF: 56 03 05 MOV   [X+3],0x5
    11F2: 56 02 04 MOV   [X+2],0x4
    11F5: 8F 50    JMP   0x1146
    11F7: 77 FA    INC   [X-6]
    11F9: 0F F9 00 ADC   [X-7],0x0
    11FC: 62 D0 00 MOV   REG[0xD0],0x0
    11FF: 91 BF    CALL  0x13C0
    1201: 40       NOP   
    1202: 39 00    CMP   A,0x0
    1204: BD 02    JNZ   0x0F07
    1206: 52 05    MOV   A,[X+5]
    1208: 53 2C    MOV   [__r1],A
    120A: 52 04    MOV   A,[X+4]
    120C: 53 2D    MOV   [__r0],A
    120E: 38 EF    ADD   SP,0xEF
    1210: 20       POP   X
    1211: 7F       RET   
    1212: 10       PUSH  X
    1213: 4F       MOV   X,SP
    1214: 38 04    ADD   SP,0x4
    1216: 80 06    JMP   0x121D
    1218: 77 FC    INC   [X-4]
    121A: 0F FB 00 ADC   [X-5],0x0
    121D: 92 1A    CALL  0x1439
    121F: 40       NOP   
    1220: 53 2C    MOV   [__r1],A
    1222: 50 00    MOV   A,0x0
    1224: 08       PUSH  A
    1225: 51 2C    MOV   A,[__r1]
    1227: 08       PUSH  A
    1228: 7C 0E 6A LCALL _isspace
    122B: 38 FE    ADD   SP,0xFE
    122D: 62 D0 00 MOV   REG[0xD0],0x0
    1230: 3C 2D 00 CMP   [__r0],0x0
    1233: BF E4    JNZ   0x1218
    1235: 3C 2C 00 CMP   [__r1],0x0
    1238: BF DF    JNZ   0x1218
    123A: 56 03 00 MOV   [X+3],0x0
    123D: 56 02 00 MOV   [X+2],0x0
    1240: 52 FC    MOV   A,[X-4]
    1242: 53 2C    MOV   [__r1],A
    1244: 52 FB    MOV   A,[X-5]
    1246: 10       PUSH  X
    1247: 58 2C    MOV   X,[__r1]
    1249: 28       ROMX  
    124A: 20       POP   X
    124B: 39 2D    CMP   A,0x2D
    124D: B0 0E    JNZ   0x125C
    124F: 56 03 01 MOV   [X+3],0x1
    1252: 56 02 00 MOV   [X+2],0x0
    1255: 77 FC    INC   [X-4]
    1257: 0F FB 00 ADC   [X-5],0x0
    125A: 80 0D    JMP   0x1268
    125C: 91 DB    CALL  0x1439
    125E: 40       NOP   
    125F: 39 2B    CMP   A,0x2B
    1261: B0 06    JNZ   0x1268
    1263: 77 FC    INC   [X-4]
    1265: 0F FB 00 ADC   [X-5],0x0
    1268: 56 01 00 MOV   [X+1],0x0
    126B: 56 00 00 MOV   [X+0],0x0
    126E: 80 61    JMP   0x12D0
    1270: 91 92    CALL  0x1404
    1272: 40       NOP   
    1273: 52 01    MOV   A,[X+1]
    1275: 53 2A    MOV   [__r3],A
    1277: 52 00    MOV   A,[X+0]
    1279: 53 2B    MOV   [__r2],A
    127B: 55 28 0A MOV   [__r5],0xA
    127E: 55 29 00 MOV   [__r4],0x0
    1281: 55 27 00 MOV   [__rX],0x0
    1284: 55 26 00 MOV   [__rY],0x0
    1287: 3C 29 00 CMP   [__r4],0x0
    128A: B0 06    JNZ   0x1291
    128C: 3C 28 00 CMP   [__r5],0x0
    128F: A0 1A    JZ    0x12AA
    1291: 70 FB    AND   F,0xFB
    1293: 6E 29    RRC   [__r4]
    1295: 6E 28    RRC   [__r5]
    1297: D0 0C    JNC   0x12A4
    1299: 62 D0 00 MOV   REG[0xD0],0x0
    129C: 51 2A    MOV   A,[__r3]
    129E: 04 27    ADD   [__rX],A
    12A0: 51 2B    MOV   A,[__r2]
    12A2: 0C 26    ADC   [__rY],A
    12A4: 65 2A    ASL   [__r3]
    12A6: 6B 2B    RLC   [__r2]
    12A8: 8F DE    JMP   0x1287
    12AA: 5F 2A 27 MOV   [__r3],[__rX]
    12AD: 5F 2B 26 MOV   [__r2],[__rY]
    12B0: 62 D0 00 MOV   REG[0xD0],0x0
    12B3: 51 2D    MOV   A,[__r0]
    12B5: 91 9F    CALL  0x1456
    12B7: 40       NOP   
    12B8: 51 2A    MOV   A,[__r3]
    12BA: 02 2C    ADD   A,[__r1]
    12BC: 53 2C    MOV   [__r1],A
    12BE: 51 2B    MOV   A,[__r2]
    12C0: 0A 2D    ADC   A,[__r0]
    12C2: 53 2D    MOV   [__r0],A
    12C4: 51 2C    MOV   A,[__r1]
    12C6: 11 30    SUB   A,0x30
    12C8: 54 01    MOV   [X+1],A
    12CA: 51 2D    MOV   A,[__r0]
    12CC: 19 00    SBB   A,0x0
    12CE: 54 00    MOV   [X+0],A
    12D0: 91 67    CALL  0x1439
    12D2: 40       NOP   
    12D3: 53 2C    MOV   [__r1],A
    12D5: 50 00    MOV   A,0x0
    12D7: 08       PUSH  A
    12D8: 51 2C    MOV   A,[__r1]
    12DA: 08       PUSH  A
    12DB: 7C 0E 36 LCALL _isdigit
    12DE: 38 FE    ADD   SP,0xFE
    12E0: 62 D0 00 MOV   REG[0xD0],0x0
    12E3: 3C 2D 00 CMP   [__r0],0x0
    12E6: BF 89    JNZ   0x1270
    12E8: 3C 2C 00 CMP   [__r1],0x0
    12EB: BF 84    JNZ   0x1270
    12ED: 3D 02 00 CMP   [X+2],0x0
    12F0: B0 06    JNZ   0x12F7
    12F2: 3D 03 00 CMP   [X+3],0x0
    12F5: A0 14    JZ    0x130A
    12F7: 62 D0 00 MOV   REG[0xD0],0x0
    12FA: 52 01    MOV   A,[X+1]
    12FC: 73       CPL   A
    12FD: 11 FF    SUB   A,0xFF
    12FF: 53 2C    MOV   [__r1],A
    1301: 52 00    MOV   A,[X+0]
    1303: 73       CPL   A
    1304: 19 FF    SBB   A,0xFF
    1306: 53 2D    MOV   [__r0],A
    1308: 80 04    JMP   0x130D
    130A: 90 A8    CALL  0x13B4
    130C: 40       NOP   
    130D: 38 FC    ADD   SP,0xFC
    130F: 20       POP   X
    1310: 7F       RET   
_strncpy:
    1311: 10       PUSH  X
    1312: 4F       MOV   X,SP
    1313: 38 02    ADD   SP,0x2
    1315: 52 FC    MOV   A,[X-4]
    1317: 54 01    MOV   [X+1],A
    1319: 52 FB    MOV   A,[X-5]
    131B: 54 00    MOV   [X+0],A
    131D: 80 28    JMP   0x1346
    131F: 90 E3    CALL  0x1404
    1321: 40       NOP   
    1322: 52 FA    MOV   A,[X-6]
    1324: 53 2A    MOV   [__r3],A
    1326: 52 F9    MOV   A,[X-7]
    1328: 53 2B    MOV   [__r2],A
    132A: 51 2A    MOV   A,[__r3]
    132C: 01 01    ADD   A,0x1
    132E: 54 FA    MOV   [X-6],A
    1330: 51 2B    MOV   A,[__r2]
    1332: 09 00    ADC   A,0x0
    1334: 54 F9    MOV   [X-7],A
    1336: 51 2B    MOV   A,[__r2]
    1338: 60 D4    MOV   REG[0xD4],A
    133A: 3E 2A    MVI   A,[__r3]
    133C: 7A 2A    DEC   [__r3]
    133E: 90 B9    CALL  0x13F9
    1340: 40       NOP   
    1341: 7B F8    DEC   [X-8]
    1343: 1F F7 00 SBB   [X-9],0x0
    1346: 62 D0 00 MOV   REG[0xD0],0x0
    1349: 52 FA    MOV   A,[X-6]
    134B: 53 2C    MOV   [__r1],A
    134D: 52 F9    MOV   A,[X-7]
    134F: 60 D4    MOV   REG[0xD4],A
    1351: 3E 2C    MVI   A,[__r1]
    1353: 39 00    CMP   A,0x0
    1355: A0 0B    JZ    0x1361
    1357: 3D F7 00 CMP   [X-9],0x0
    135A: BF C4    JNZ   0x131F
    135C: 3D F8 00 CMP   [X-8],0x0
    135F: BF BF    JNZ   0x131F
    1361: 80 0C    JMP   0x136E
    1363: 90 9F    CALL  0x1404
    1365: 40       NOP   
    1366: 51 2D    MOV   A,[__r0]
    1368: 60 D5    MOV   REG[0xD5],A
    136A: 50 00    MOV   A,0x0
    136C: 3F 2C    MVI   [__r1],A
    136E: 62 D0 00 MOV   REG[0xD0],0x0
    1371: 52 F8    MOV   A,[X-8]
    1373: 53 2C    MOV   [__r1],A
    1375: 52 F7    MOV   A,[X-9]
    1377: 53 2D    MOV   [__r0],A
    1379: 51 2C    MOV   A,[__r1]
    137B: 11 01    SUB   A,0x1
    137D: 54 F8    MOV   [X-8],A
    137F: 51 2D    MOV   A,[__r0]
    1381: 19 00    SBB   A,0x0
    1383: 54 F7    MOV   [X-9],A
    1385: 3C 2D 00 CMP   [__r0],0x0
    1388: BF DA    JNZ   0x1363
    138A: 3C 2C 00 CMP   [__r1],0x0
    138D: BF D5    JNZ   0x1363
    138F: 52 01    MOV   A,[X+1]
    1391: 53 2C    MOV   [__r1],A
    1393: 52 00    MOV   A,[X+0]
    1395: 53 2D    MOV   [__r0],A
    1397: 38 FE    ADD   SP,0xFE
    1399: 20       POP   X
    139A: 7F       RET   
    139B: 30       HALT  
<created procedures>:
    139C: 62 D0 00 MOV   REG[0xD0],0x0
    139F: 52 01    MOV   A,[X+1]
    13A1: 53 2C    MOV   [__r1],A
    13A3: 52 00    MOV   A,[X+0]
    13A5: 53 2D    MOV   [__r0],A
    13A7: 51 2C    MOV   A,[__r1]
    13A9: 01 01    ADD   A,0x1
    13AB: 54 01    MOV   [X+1],A
    13AD: 51 2D    MOV   A,[__r0]
    13AF: 09 00    ADC   A,0x0
    13B1: 54 00    MOV   [X+0],A
    13B3: 7F       RET   
    13B4: 62 D0 00 MOV   REG[0xD0],0x0
    13B7: 52 01    MOV   A,[X+1]
    13B9: 53 2C    MOV   [__r1],A
    13BB: 52 00    MOV   A,[X+0]
    13BD: 53 2D    MOV   [__r0],A
    13BF: 7F       RET   
    13C0: 52 FA    MOV   A,[X-6]
    13C2: 53 2C    MOV   [__r1],A
    13C4: 52 F9    MOV   A,[X-7]
    13C6: 10       PUSH  X
    13C7: 58 2C    MOV   X,[__r1]
    13C9: 28       ROMX  
    13CA: 20       POP   X
    13CB: 7F       RET   
    13CC: 52 01    MOV   A,[X+1]
    13CE: 53 2C    MOV   [__r1],A
    13D0: 52 00    MOV   A,[X+0]
    13D2: 53 2D    MOV   [__r0],A
    13D4: 51 2C    MOV   A,[__r1]
    13D6: 01 FF    ADD   A,0xFF
    13D8: 54 01    MOV   [X+1],A
    13DA: 51 2D    MOV   A,[__r0]
    13DC: 09 FF    ADC   A,0xFF
    13DE: 54 00    MOV   [X+0],A
    13E0: 51 2D    MOV   A,[__r0]
    13E2: 60 D5    MOV   REG[0xD5],A
    13E4: 7F       RET   
    13E5: 07 F8 FE ADD   [X-8],0xFE
    13E8: 0F F7 FF ADC   [X-9],0xFF
    13EB: 62 D0 00 MOV   REG[0xD0],0x0
    13EE: 52 F8    MOV   A,[X-8]
    13F0: 53 2C    MOV   [__r1],A
    13F2: 52 F7    MOV   A,[X-9]
    13F4: 60 D4    MOV   REG[0xD4],A
    13F6: 3E 2C    MVI   A,[__r1]
    13F8: 7F       RET   
    13F9: 53 2B    MOV   [__r2],A
    13FB: 51 2D    MOV   A,[__r0]
    13FD: 60 D5    MOV   REG[0xD5],A
    13FF: 51 2B    MOV   A,[__r2]
    1401: 3F 2C    MVI   [__r1],A
    1403: 7F       RET   
    1404: 62 D0 00 MOV   REG[0xD0],0x0
    1407: 52 FC    MOV   A,[X-4]
    1409: 53 2C    MOV   [__r1],A
    140B: 52 FB    MOV   A,[X-5]
    140D: 53 2D    MOV   [__r0],A
    140F: 51 2C    MOV   A,[__r1]
    1411: 01 01    ADD   A,0x1
    1413: 54 FC    MOV   [X-4],A
    1415: 51 2D    MOV   A,[__r0]
    1417: 09 00    ADC   A,0x0
    1419: 54 FB    MOV   [X-5],A
    141B: 7F       RET   
    141C: 62 D0 00 MOV   REG[0xD0],0x0
    141F: 52 FC    MOV   A,[X-4]
    1421: 53 2C    MOV   [__r1],A
    1423: 52 FB    MOV   A,[X-5]
    1425: 53 2D    MOV   [__r0],A
    1427: 7F       RET   
    1428: 51 2C    MOV   A,[__r1]
    142A: 01 FF    ADD   A,0xFF
    142C: 54 01    MOV   [X+1],A
    142E: 51 2D    MOV   A,[__r0]
    1430: 09 FF    ADC   A,0xFF
    1432: 54 00    MOV   [X+0],A
    1434: 51 2D    MOV   A,[__r0]
    1436: 60 D5    MOV   REG[0xD5],A
    1438: 7F       RET   
    1439: 62 D0 00 MOV   REG[0xD0],0x0
    143C: 52 FC    MOV   A,[X-4]
    143E: 53 2C    MOV   [__r1],A
    1440: 52 FB    MOV   A,[X-5]
    1442: 10       PUSH  X
    1443: 58 2C    MOV   X,[__r1]
    1445: 28       ROMX  
    1446: 20       POP   X
    1447: 7F       RET   
    1448: 62 D0 00 MOV   REG[0xD0],0x0
    144B: 52 01    MOV   A,[X+1]
    144D: 53 2C    MOV   [__r1],A
    144F: 52 00    MOV   A,[X+0]
    1451: 60 D4    MOV   REG[0xD4],A
    1453: 3E 2C    MVI   A,[__r1]
    1455: 7F       RET   
    1456: 10       PUSH  X
    1457: 58 2C    MOV   X,[__r1]
    1459: 28       ROMX  
    145A: 20       POP   X
    145B: 53 2C    MOV   [__r1],A
    145D: 55 2D 00 MOV   [__r0],0x0
    1460: 7F       RET   
    1461: 53 2D    MOV   [__r0],A
    1463: 51 2C    MOV   A,[__r1]
    1465: 01 01    ADD   A,0x1
    1467: 54 03    MOV   [X+3],A
    1469: 51 2D    MOV   A,[__r0]
    146B: 09 00    ADC   A,0x0
    146D: 54 02    MOV   [X+2],A
    146F: 7F       RET   
    1470: 62 D0 00 MOV   REG[0xD0],0x0
    1473: 52 03    MOV   A,[X+3]
    1475: 53 2C    MOV   [__r1],A
    1477: 52 02    MOV   A,[X+2]
    1479: 10       PUSH  X
    147A: 58 2C    MOV   X,[__r1]
    147C: 28       ROMX  
    147D: 20       POP   X
    147E: 7F       RET   
