// Seed: 1139694108
module module_0;
  final id_1 <= id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = ~1;
  not primCall (id_1, id_2);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  wand id_2, id_3, id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_2 = 1;
  wire id_5, id_6;
endmodule
module module_3 (
    input tri0 id_0,
    input tri id_1,
    output supply0 id_2,
    input uwire id_3,
    input wire id_4,
    input wand id_5,
    output wand id_6,
    output uwire id_7
);
  assign id_2 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_6 = id_3;
endmodule
