// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17_i,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17_o,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17_o_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14_i,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14_o,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14_o_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11_i,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11_o,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11_o_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16_i,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16_o,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16_o_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13_i,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13_o,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13_o_ap_vld,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10_i,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10_o,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10_o_ap_vld
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] p_read;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17_i;
output  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17_o;
output   void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17_o_ap_vld;
output  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18;
output   void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18_ap_vld;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14_i;
output  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14_o;
output   void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14_o_ap_vld;
output  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15;
output   void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15_ap_vld;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11_i;
output  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11_o;
output   void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11_o_ap_vld;
output  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12;
output   void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12_ap_vld;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16_i;
output  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16_o;
output   void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16_o_ap_vld;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13_i;
output  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13_o;
output   void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13_o_ap_vld;
input  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10_i;
output  [7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10_o;
output   void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10_o_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17_o;
reg void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17_o_ap_vld;
reg void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18_ap_vld;
reg[7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14_o;
reg void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14_o_ap_vld;
reg void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15_ap_vld;
reg[7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11_o;
reg void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11_o_ap_vld;
reg void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12_ap_vld;
reg[7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16_o;
reg void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16_o_ap_vld;
reg[7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13_o;
reg void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13_o_ap_vld;
reg[7:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10_o;
reg void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10_o_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_ce0;
reg    void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_we0;
wire   [7:0] void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_q0;
reg    void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_ce0;
reg    void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_we0;
wire   [7:0] void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_q0;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
end

myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb #(
    .DataWidth( 8 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd47),
    .ce0(void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_ce0),
    .we0(void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_we0),
    .d0(p_read),
    .q0(void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_q0)
);

myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s_void_conv_2d_buffer_rbkb #(
    .DataWidth( 8 ),
    .AddressRange( 48 ),
    .AddressWidth( 6 ))
void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(6'd47),
    .ce0(void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_ce0),
    .we0(void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_we0),
    .d0(void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_q0),
    .q0(void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10_o = p_read;
    end else begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10_o = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10_i;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10_o_ap_vld = 1'b1;
    end else begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11_o = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10_i;
    end else begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11_o = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11_i;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11_o_ap_vld = 1'b1;
    end else begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12_ap_vld = 1'b1;
    end else begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13_o = void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_q0;
    end else begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13_o = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13_i;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13_o_ap_vld = 1'b1;
    end else begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14_o = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13_i;
    end else begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14_o = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14_i;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14_o_ap_vld = 1'b1;
    end else begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15_ap_vld = 1'b1;
    end else begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16_o = void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_q0;
    end else begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16_o = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16_i;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16_o_ap_vld = 1'b1;
    end else begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17_o = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16_i;
    end else begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17_o = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17_i;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17_o_ap_vld = 1'b1;
    end else begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18_ap_vld = 1'b1;
    end else begin
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_ce0 = 1'd1;
    end else begin
        void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_we0 = 1'd1;
    end else begin
        void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_ce0 = 1'd1;
    end else begin
        void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_we0 = 1'd1;
    end else begin
        void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11_i;

assign void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14_i;

assign void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17_i;

endmodule //myproject_shift_line_buffer_array_ap_fixed_8_2_5_3_0_1u_config2_s
