# My-own-RISC-32-ISA-based-CPU-on-FPGAs
A behavioral simulator for the RiSC-32 machine code written in Verilog
