{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575856288410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575856288415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 19:51:28 2019 " "Processing started: Sun Dec 08 19:51:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575856288415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575856288415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sevenSegEnable -c sevenSegEnable " "Command: quartus_map --read_settings_files=on --write_settings_files=off sevenSegEnable -c sevenSegEnable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575856288415 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575856288866 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575856288866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegenable.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sevensegenable.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegEnable " "Found entity 1: sevenSegEnable" {  } { { "sevenSegEnable.bdf" "" { Schematic "U:/classes/cpre281/finalLab/sevenSegEnable/sevenSegEnable.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575856296518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575856296518 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sevenSegEnable " "Elaborating entity \"sevenSegEnable\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575856296549 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst2 " "Block or symbol \"OR2\" of instance \"inst2\" overlaps another block or symbol" {  } { { "sevenSegEnable.bdf" "" { Schematic "U:/classes/cpre281/finalLab/sevenSegEnable/sevenSegEnable.bdf" { { 344 976 1040 392 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1575856296549 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst3 " "Block or symbol \"OR2\" of instance \"inst3\" overlaps another block or symbol" {  } { { "sevenSegEnable.bdf" "" { Schematic "U:/classes/cpre281/finalLab/sevenSegEnable/sevenSegEnable.bdf" { { 264 968 1032 312 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1575856296549 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst4 " "Block or symbol \"OR2\" of instance \"inst4\" overlaps another block or symbol" {  } { { "sevenSegEnable.bdf" "" { Schematic "U:/classes/cpre281/finalLab/sevenSegEnable/sevenSegEnable.bdf" { { 192 1016 1080 240 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1575856296549 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "seven_seg_decoder.v(5) " "Verilog HDL Event Control warning at seven_seg_decoder.v(5): event expression contains \"\|\" or \"\|\|\"" {  } { { "seven_seg_decoder.v" "" { Text "U:/classes/cpre281/finalLab/sevenSegEnable/seven_seg_decoder.v" 5 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1575856296705 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/classes/cpre281/finalLab/sevenSegEnable/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575856296705 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1575856296705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst\"" {  } { { "sevenSegEnable.bdf" "inst" { Schematic "U:/classes/cpre281/finalLab/sevenSegEnable/sevenSegEnable.bdf" { { 152 616 728 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575856296705 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1575856297330 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575856297932 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575856297932 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575856298127 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575856298127 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1575856298127 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575856298127 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575856298216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 19:51:38 2019 " "Processing ended: Sun Dec 08 19:51:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575856298216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575856298216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575856298216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575856298216 ""}
