
*** Running vivado
    with args -log top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 297.395 ; gain = 125.684
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [F:/VIVADO_program/look_ahead_adder_X064/displayer_X064/displayer/top.vhd:17]
INFO: [Synth 8-3491] module 'data_cnt' declared at 'F:/VIVADO_program/look_ahead_adder_X064/displayer_X064/displayer/data_cnt.vhd:6' bound to instance 'U1' of component 'data_cnt' [F:/VIVADO_program/look_ahead_adder_X064/displayer_X064/displayer/top.vhd:46]
INFO: [Synth 8-638] synthesizing module 'data_cnt' [F:/VIVADO_program/look_ahead_adder_X064/displayer_X064/displayer/data_cnt.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'data_cnt' (1#1) [F:/VIVADO_program/look_ahead_adder_X064/displayer_X064/displayer/data_cnt.vhd:15]
INFO: [Synth 8-3491] module 'segment' declared at 'F:/VIVADO_program/look_ahead_adder_X064/displayer_X064/displayer/segment.vhd:5' bound to instance 'U2' of component 'segment' [F:/VIVADO_program/look_ahead_adder_X064/displayer_X064/displayer/top.vhd:55]
INFO: [Synth 8-638] synthesizing module 'segment' [F:/VIVADO_program/look_ahead_adder_X064/displayer_X064/displayer/segment.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'segment' (2#1) [F:/VIVADO_program/look_ahead_adder_X064/displayer_X064/displayer/segment.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [F:/VIVADO_program/look_ahead_adder_X064/displayer_X064/displayer/top.vhd:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 331.488 ; gain = 159.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 331.488 ; gain = 159.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 331.488 ; gain = 159.777
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-327] inferring latch for variable 'SEG1_reg' [F:/VIVADO_program/look_ahead_adder_X064/displayer_X064/displayer/segment.vhd:23]
WARNING: [Synth 8-327] inferring latch for variable 'SEG2_reg' [F:/VIVADO_program/look_ahead_adder_X064/displayer_X064/displayer/segment.vhd:36]
WARNING: [Synth 8-327] inferring latch for variable 'SEG4_reg' [F:/VIVADO_program/look_ahead_adder_X064/displayer_X064/displayer/segment.vhd:55]
WARNING: [Synth 8-327] inferring latch for variable 'SEG5_reg' [F:/VIVADO_program/look_ahead_adder_X064/displayer_X064/displayer/segment.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 339.680 ; gain = 167.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	  11 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module data_cnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
Module segment 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      8 Bit        Muxes := 4     
	  11 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 454.336 ; gain = 282.625
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design top has port SEG3[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port SEG3[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port SEG3[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port SEG3[4] driven by constant 1
WARNING: [Synth 8-3917] design top has port SEG3[3] driven by constant 1
WARNING: [Synth 8-3917] design top has port SEG3[2] driven by constant 1
WARNING: [Synth 8-3917] design top has port SEG3[1] driven by constant 1
WARNING: [Synth 8-3917] design top has port SEG3[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 455.586 ; gain = 283.875
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 455.586 ; gain = 283.875

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U2/SEG5_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U2/SEG4_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U2/SEG2_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U2/SEG1_reg[7] )
WARNING: [Synth 8-3332] Sequential element (\U2/SEG1_reg[7] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\U2/SEG2_reg[7] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\U2/SEG4_reg[7] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\U2/SEG5_reg[7] ) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 475.410 ; gain = 303.699
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 475.410 ; gain = 303.699

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 475.410 ; gain = 303.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 475.410 ; gain = 303.699
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 475.410 ; gain = 303.699

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 475.410 ; gain = 303.699
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 475.410 ; gain = 303.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 475.410 ; gain = 303.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 475.410 ; gain = 303.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 475.410 ; gain = 303.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 475.410 ; gain = 303.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 475.410 ; gain = 303.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     4|
|3     |LUT3 |    20|
|4     |LUT4 |    24|
|5     |LUT5 |     4|
|6     |LUT6 |     4|
|7     |FDCE |    16|
|8     |LD   |    28|
|9     |IBUF |     2|
|10    |OBUF |    40|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   143|
|2     |  U1     |data_cnt |    72|
|3     |  U2     |segment  |    28|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 475.410 ; gain = 303.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 475.410 ; gain = 216.945
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 475.410 ; gain = 303.699
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  LD => LDCE: 28 instances

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 533.570 ; gain = 325.035
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 533.570 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 11 22:08:07 2020...
