 _                  ______  _____  _____  _____  
| |                 | ___ \|_   _|/  ___|/  __ \ 
| |  ___  __      __| |_/ /  | |  \ `--. | /  \/ 
| | / _ \ \ \ /\ / /|    /   | |   `--. \| |     
| || (_) | \ V  V / | |\ \  _| |_ /\__/ /| \__/\ 
|_| \___/   \_/\_/  \_| \_| \___/ \____/  \____/ 
                                                 
                                                 
                            _    _               
                           | |  | |              
         ___  _   _  _ __  | |_ | |__            
        / __|| | | || '_ \ | __|| '_ \           
        \__ \| |_| || | | || |_ | | | |          
        |___/ \__, ||_| |_| \__||_| |_|          
               __/ |                             
              |___/                              

******  o p e n   t o   t h e   c o r e  ******* 

       +---------------------------------+
       |  _   _   ___   ___  _   _  ___  |
       | | | | | / _ \ / __|| | | |/ __| |
       | | |_| || (_) |\__ \| |_| |\__ \ |
       |  \__, | \___/ |___/ \__, ||___/ |
       |   __/ |              __/ |      |
       |  |___/              |___/       |
       +---------------------------------+

=================== Flow Vars ===================
Path to cell library: cmos_cells.lib (default)
top module: ibex_top (default)
Output directory for synthesis: syn_out/ibex_10_06_2021_13_38_50
Pre-mapping netlist out: ./syn_out/ibex_10_06_2021_13_38_50/generated/ibex_top.pre_map.v (default)
netlist out: ./syn_out/ibex_10_06_2021_13_38_50/generated/ibex_top_netlist.v (default)
Synth config file: ibex_top_lr_synth_conf.tcl (default)
Report output directory: ./syn_out/ibex_10_06_2021_13_38_50/reports (default)
flatten: Enabled
timing run: Enabled
Enable branch target ALU in Ibex: Disabled
Enable writeback stage in Ibex: Disabled
Bitmanip extenion setting for Ibex (see ibex_pkg::rv32b_e for permitted values. Enum names are not supported in Yosys.): 0 (default)
Multiplier extension setting for Ibex (see ibex_pkg::rv32m_e for permitted values. Enum names are not supported in Yosys.): 2 (default)
Register file implementation selection for Ibex (see ibex_pkg::regfile_e for permitted values. Enum names are not supported in Yosys.): 2 (default)
Name of cell library: nangate (default)
Input SDC file: ibex_top.nangate.sdc (default)
Input SDC file for ABC: ibex_top_abc.nangate.sdc (default)
Output SDC file: ./syn_out/ibex_10_06_2021_13_38_50/generated/ibex_top.nangate.out.sdc (default)
STA netlist out: ./syn_out/ibex_10_06_2021_13_38_50/generated/ibex_top_netlist.sta.v (default)
STA paths reported per group: 1000 (default)
STA paths reported in overall report: 1000 (default)
clock period: 4000.0 ps
=================================================

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4052 (git sha1 806ff6a1, clang 10.0.0-4ubuntu1 -fPIC -Os)

1. Executing Liberty frontend.
ERROR: Can't open input file `cmos_cells.lib' for reading: No such file or directory
