// Seed: 3874222125
module module_0 (
    output wor  id_0,
    input  tri  id_1,
    output wand id_2,
    output tri1 id_3,
    input  tri1 id_4
);
  assign id_0 = 1 == id_4;
  logic id_6;
  ;
  assign id_0 = -1;
  `define pp_7 0
  initial begin : LABEL_0
    id_6 <= id_1;
  end
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri id_2,
    input tri1 id_3,
    output tri0 id_4,
    output tri0 id_5,
    output tri id_6,
    output uwire id_7
);
  parameter id_9 = 1;
  and primCall (id_5, id_3, id_9, id_0, id_2, id_1);
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_7,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
