{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668541614192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668541614198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 13:46:53 2022 " "Processing started: Tue Nov 15 13:46:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668541614198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668541614198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab11step3 -c lab11step3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab11step3 -c lab11step3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668541614198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668541614602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668541614602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab11step3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab11step3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab11step3 " "Found entity 1: lab11step3" {  } { { "lab11step3.bdf" "" { Schematic "U:/fall2022/cpre281/lab11/lab11step3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668541619526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668541619526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab11step3 " "Elaborating entity \"lab11step3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668541619765 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab11step2.bdf 1 1 " "Using design file lab11step2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab11step2 " "Found entity 1: lab11step2" {  } { { "lab11step2.bdf" "" { Schematic "U:/fall2022/cpre281/lab11/lab11step2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668541619883 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1668541619883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab11step2 lab11step2:inst1 " "Elaborating entity \"lab11step2\" for hierarchy \"lab11step2:inst1\"" {  } { { "lab11step3.bdf" "inst1" { Schematic "U:/fall2022/cpre281/lab11/lab11step3.bdf" { { 200 752 864 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668541619884 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/fall2022/cpre281/lab11/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668541620046 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1668541620046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder lab11step2:inst1\|seven_seg_decoder:inst18 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"lab11step2:inst1\|seven_seg_decoder:inst18\"" {  } { { "lab11step2.bdf" "inst18" { Schematic "U:/fall2022/cpre281/lab11/lab11step2.bdf" { { 216 1056 1176 392 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668541620048 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.bdf 1 1 " "Using design file debouncer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.bdf" "" { Schematic "U:/fall2022/cpre281/lab11/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668541620122 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1668541620122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:inst0 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:inst0\"" {  } { { "lab11step3.bdf" "inst0" { Schematic "U:/fall2022/cpre281/lab11/lab11step3.bdf" { { 432 472 616 528 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668541620122 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/fall2022/cpre281/lab11/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668541620671 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1668541620671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 debouncer:inst0\|clock_divider_1024:inst1 " "Elaborating entity \"clock_divider_1024\" for hierarchy \"debouncer:inst0\|clock_divider_1024:inst1\"" {  } { { "debouncer.bdf" "inst1" { Schematic "U:/fall2022/cpre281/lab11/debouncer.bdf" { { 312 384 536 376 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668541620671 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668541621303 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668541621895 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668541621895 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668541622168 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668541622168 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668541622168 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668541622168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668541622268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 13:47:02 2022 " "Processing ended: Tue Nov 15 13:47:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668541622268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668541622268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668541622268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668541622268 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1668541623867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668541623880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 13:47:03 2022 " "Processing started: Tue Nov 15 13:47:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668541623880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1668541623880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab11step3 -c lab11step3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab11step3 -c lab11step3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1668541623880 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1668541623935 ""}
{ "Info" "0" "" "Project  = lab11step3" {  } {  } 0 0 "Project  = lab11step3" 0 0 "Fitter" 0 0 1668541623935 ""}
{ "Info" "0" "" "Revision = lab11step3" {  } {  } 0 0 "Revision = lab11step3" 0 0 "Fitter" 0 0 1668541623935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1668541624128 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1668541624142 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab11step3 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab11step3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1668541624282 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668541624310 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1668541624310 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1668541624519 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668541624623 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668541624623 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668541624623 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668541624623 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668541624623 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668541624623 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668541624623 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668541624623 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1668541624623 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1668541624623 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "U:/fall2022/cpre281/lab11/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668541624624 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "U:/fall2022/cpre281/lab11/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668541624624 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "U:/fall2022/cpre281/lab11/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668541624624 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "U:/fall2022/cpre281/lab11/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668541624624 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "U:/fall2022/cpre281/lab11/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1668541624624 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1668541624624 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1668541624626 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab11step3.sdc " "Synopsys Design Constraints File file not found: 'lab11step3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1668541625227 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1668541625227 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1668541625228 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1668541625229 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1668541625230 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "50MHz_Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node 50MHz_Clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668541625238 ""}  } { { "lab11step3.bdf" "" { Schematic "U:/fall2022/cpre281/lab11/lab11step3.bdf" { { 488 264 432 504 "50MHz_Clock" "" } } } } { "temporary_test_loc" "" { Generic "U:/fall2022/cpre281/lab11/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668541625238 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer:inst0\|clock_divider_1024:inst0\|inst10  " "Automatically promoted node debouncer:inst0\|clock_divider_1024:inst0\|inst10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668541625238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer:inst0\|clock_divider_1024:inst0\|inst10~0 " "Destination node debouncer:inst0\|clock_divider_1024:inst0\|inst10~0" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/fall2022/cpre281/lab11/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/fall2022/cpre281/lab11/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1668541625238 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1668541625238 ""}  } { { "clock_divider_1024.bdf" "" { Schematic "U:/fall2022/cpre281/lab11/clock_divider_1024.bdf" { { 248 872 936 328 "inst10" "" } } } } { "temporary_test_loc" "" { Generic "U:/fall2022/cpre281/lab11/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668541625238 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer:inst0\|inst2  " "Automatically promoted node debouncer:inst0\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1668541625238 ""}  } { { "debouncer.bdf" "" { Schematic "U:/fall2022/cpre281/lab11/debouncer.bdf" { { 304 584 648 384 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "U:/fall2022/cpre281/lab11/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1668541625238 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1668541625489 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668541625489 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1668541625490 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668541625491 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1668541625491 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1668541625491 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1668541625491 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1668541625491 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1668541625503 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1668541625503 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1668541625503 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668541625519 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1668541625553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1668541626898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668541626968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1668541626990 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1668541630103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668541630103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1668541630337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X92_Y0 X103_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X92_Y0 to location X103_Y11" {  } { { "loc" "" { Generic "U:/fall2022/cpre281/lab11/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X92_Y0 to location X103_Y11"} { { 12 { 0 ""} 92 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1668541631938 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1668541631938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1668541632373 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1668541632373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668541632375 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1668541632558 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668541632564 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668541632747 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1668541632748 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1668541632909 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1668541633258 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/fall2022/cpre281/lab11/output_files/lab11step3.fit.smsg " "Generated suppressed messages file U:/fall2022/cpre281/lab11/output_files/lab11step3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1668541633610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6066 " "Peak virtual memory: 6066 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668541634562 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 13:47:14 2022 " "Processing ended: Tue Nov 15 13:47:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668541634562 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668541634562 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668541634562 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1668541634562 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1668541636849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668541636856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 13:47:16 2022 " "Processing started: Tue Nov 15 13:47:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668541636856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1668541636856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab11step3 -c lab11step3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab11step3 -c lab11step3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1668541636856 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1668541637188 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1668541638490 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1668541638567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668541639713 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 13:47:19 2022 " "Processing ended: Tue Nov 15 13:47:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668541639713 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668541639713 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668541639713 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1668541639713 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1668541640504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1668541641176 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668541641183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 15 13:47:20 2022 " "Processing started: Tue Nov 15 13:47:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668541641183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1668541641183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab11step3 -c lab11step3 " "Command: quartus_sta lab11step3 -c lab11step3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1668541641183 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1668541641240 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1668541641477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1668541641477 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668541641506 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668541641506 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab11step3.sdc " "Synopsys Design Constraints File file not found: 'lab11step3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1668541641895 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1668541641896 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Manual_Clock Manual_Clock " "create_clock -period 1.000 -name Manual_Clock Manual_Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668541641896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst0\|inst2 debouncer:inst0\|inst2 " "create_clock -period 1.000 -name debouncer:inst0\|inst2 debouncer:inst0\|inst2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668541641896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst0\|clock_divider_1024:inst1\|inst10 debouncer:inst0\|clock_divider_1024:inst1\|inst10 " "create_clock -period 1.000 -name debouncer:inst0\|clock_divider_1024:inst1\|inst10 debouncer:inst0\|clock_divider_1024:inst1\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668541641896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:inst0\|clock_divider_1024:inst0\|inst10 debouncer:inst0\|clock_divider_1024:inst0\|inst10 " "create_clock -period 1.000 -name debouncer:inst0\|clock_divider_1024:inst0\|inst10 debouncer:inst0\|clock_divider_1024:inst0\|inst10" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668541641896 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name 50MHz_Clock 50MHz_Clock " "create_clock -period 1.000 -name 50MHz_Clock 50MHz_Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1668541641896 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668541641896 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1668541641897 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668541641898 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1668541641898 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1668541641993 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668541642049 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668541642049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.287 " "Worst-case setup slack is -2.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.287              -7.038 debouncer:inst0\|clock_divider_1024:inst0\|inst10  " "   -2.287              -7.038 debouncer:inst0\|clock_divider_1024:inst0\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.285              -6.622 50MHz_Clock  " "   -2.285              -6.622 50MHz_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.895              -0.895 debouncer:inst0\|clock_divider_1024:inst1\|inst10  " "   -0.895              -0.895 debouncer:inst0\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.055               0.000 debouncer:inst0\|inst2  " "    0.055               0.000 debouncer:inst0\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 Manual_Clock  " "    0.170               0.000 Manual_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668541642078 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 50MHz_Clock  " "    0.402               0.000 50MHz_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 debouncer:inst0\|clock_divider_1024:inst0\|inst10  " "    0.402               0.000 debouncer:inst0\|clock_divider_1024:inst0\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 debouncer:inst0\|inst2  " "    0.405               0.000 debouncer:inst0\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 Manual_Clock  " "    0.436               0.000 Manual_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.971               0.000 debouncer:inst0\|clock_divider_1024:inst1\|inst10  " "    0.971               0.000 debouncer:inst0\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668541642108 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668541642133 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668541642158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 50MHz_Clock  " "   -3.000             -15.850 50MHz_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.570 Manual_Clock  " "   -3.000              -5.570 Manual_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 debouncer:inst0\|clock_divider_1024:inst0\|inst10  " "   -1.285             -12.850 debouncer:inst0\|clock_divider_1024:inst0\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 debouncer:inst0\|inst2  " "   -1.285              -2.570 debouncer:inst0\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 debouncer:inst0\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 debouncer:inst0\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668541642182 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668541642497 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1668541642508 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1668541642681 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668541642773 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668541642802 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668541642802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.006 " "Worst-case setup slack is -2.006" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.006              -5.585 debouncer:inst0\|clock_divider_1024:inst0\|inst10  " "   -2.006              -5.585 debouncer:inst0\|clock_divider_1024:inst0\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000              -5.228 50MHz_Clock  " "   -2.000              -5.228 50MHz_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.761              -0.761 debouncer:inst0\|clock_divider_1024:inst1\|inst10  " "   -0.761              -0.761 debouncer:inst0\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 debouncer:inst0\|inst2  " "    0.138               0.000 debouncer:inst0\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252               0.000 Manual_Clock  " "    0.252               0.000 Manual_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668541642828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 debouncer:inst0\|inst2  " "    0.353               0.000 debouncer:inst0\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 50MHz_Clock  " "    0.354               0.000 50MHz_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 debouncer:inst0\|clock_divider_1024:inst0\|inst10  " "    0.354               0.000 debouncer:inst0\|clock_divider_1024:inst0\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 Manual_Clock  " "    0.387               0.000 Manual_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.948               0.000 debouncer:inst0\|clock_divider_1024:inst1\|inst10  " "    0.948               0.000 debouncer:inst0\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668541642856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668541642887 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668541642914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.850 50MHz_Clock  " "   -3.000             -15.850 50MHz_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.570 Manual_Clock  " "   -3.000              -5.570 Manual_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -12.850 debouncer:inst0\|clock_divider_1024:inst0\|inst10  " "   -1.285             -12.850 debouncer:inst0\|clock_divider_1024:inst0\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 debouncer:inst0\|inst2  " "   -1.285              -2.570 debouncer:inst0\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 debouncer:inst0\|clock_divider_1024:inst1\|inst10  " "   -1.285              -1.285 debouncer:inst0\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541642940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668541642940 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1668541643247 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1668541643365 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1668541643366 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1668541643366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.644 " "Worst-case setup slack is -0.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.644              -0.644 50MHz_Clock  " "   -0.644              -0.644 50MHz_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.616              -0.616 debouncer:inst0\|clock_divider_1024:inst0\|inst10  " "   -0.616              -0.616 debouncer:inst0\|clock_divider_1024:inst0\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.557              -0.557 debouncer:inst0\|clock_divider_1024:inst1\|inst10  " "   -0.557              -0.557 debouncer:inst0\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.538               0.000 debouncer:inst0\|inst2  " "    0.538               0.000 debouncer:inst0\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.609               0.000 Manual_Clock  " "    0.609               0.000 Manual_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668541643396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 50MHz_Clock  " "    0.181               0.000 50MHz_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 debouncer:inst0\|clock_divider_1024:inst0\|inst10  " "    0.181               0.000 debouncer:inst0\|clock_divider_1024:inst0\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 debouncer:inst0\|inst2  " "    0.182               0.000 debouncer:inst0\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Manual_Clock  " "    0.201               0.000 Manual_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643432 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 debouncer:inst0\|clock_divider_1024:inst1\|inst10  " "    0.426               0.000 debouncer:inst0\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643432 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668541643432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668541643469 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1668541643503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.620 50MHz_Clock  " "   -3.000             -13.620 50MHz_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.180 Manual_Clock  " "   -3.000              -5.180 Manual_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 debouncer:inst0\|clock_divider_1024:inst0\|inst10  " "   -1.000             -10.000 debouncer:inst0\|clock_divider_1024:inst0\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 debouncer:inst0\|inst2  " "   -1.000              -2.000 debouncer:inst0\|inst2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 debouncer:inst0\|clock_divider_1024:inst1\|inst10  " "   -1.000              -1.000 debouncer:inst0\|clock_divider_1024:inst1\|inst10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1668541643534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1668541643534 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668541644421 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1668541644421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668541644690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 15 13:47:24 2022 " "Processing ended: Tue Nov 15 13:47:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668541644690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668541644690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668541644690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668541644690 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus Prime Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1668541646622 ""}
