Release 14.6 par P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

pcdinyar.cern.ch::  Mon Apr 07 15:51:03 2014

par -ol high -w top_map.ncd top.ncd
/home/scratch/vhdl/uGMT/dev/ipbus_lut_test/mp7_690es/smartxplorer_results/run1/t
op.pcf 


Constraints file: /home/scratch/vhdl/uGMT/dev/ipbus_lut_test/mp7_690es/smartxplorer_results/run1/top.pcf.
Loading device for application Rf_Device from file '7vx690t.nph' in environment /opt/Xilinx/14.6/ISE_DS/ISE/.
   "top" is an NCD, version 3.2, device xc7vx690t, package ffg1927, speed -2
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2112@lxlic01,2112@lxlic02,2112@lxlic03'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:56 - Part 'xc7vx690t' is not a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your license support version '2014.04' for ISE expires in 23 days after which you will not qualify
for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.970 Volts. (default - Range: 0.970 to 1.030 Volts)


Device speed data version:  "PRODUCTION 1.09 2013-06-08".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                10,399 out of 866,400    1%
    Number used as Flip Flops:              10,387
    Number used as Latches:                     12
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                     10,792 out of 433,200    2%
    Number used as logic:                   10,048 out of 433,200    2%
      Number using O6 output only:           6,617
      Number using O5 output only:             989
      Number using O5 and O6:                2,442
      Number used as ROM:                        0
    Number used as Memory:                      63 out of 174,200    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            63
        Number using O6 output only:            63
        Number using O5 output only:             0
        Number using O5 and O6:                  0
    Number used exclusively as route-thrus:    681
      Number with same-slice register load:    597
      Number with same-slice carry load:        84
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 3,426 out of 108,300    3%
  Number of LUT Flip Flop pairs used:       11,870
    Number with an unused Flip Flop:         3,159 out of  11,870   26%
    Number with an unused LUT:               1,078 out of  11,870    9%
    Number of fully used LUT-FF pairs:       7,633 out of  11,870   64%
    Number of slice register sites lost
      to control set restrictions:               0 out of 866,400    0%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       124 out of     600   20%
    Number of LOCed IOBs:                      124 out of     124  100%
    IOB Flip Flops:                              1
    IOB Master Pads:                            30
    IOB Slave Pads:                             30
    Number of bonded IPADs:                     28
      Number of LOCed IPADs:                    18 out of      28   64%
    Number of bonded OPADs:                     10

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 23 out of   1,470    1%
    Number using RAMB36E1 only:                 23
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 29 out of   2,940    1%
    Number using RAMB18E1 only:                 29
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      6 out of      32   18%
    Number used as BUFGs:                        6
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of   1,000    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        1 out of   1,000    1%
    Number used as ILOGICE2s:                    1
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0 out of   1,000    0%
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        3 out of   1,000    1%
    Number used as OLOGICE2s:                    3
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      80    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      80    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                            17 out of     240    7%
  Number of BUFRs:                               0 out of      80    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of   3,600    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of GTHE2_CHANNELs:                      5 out of      80    6%
    Number of LOCed GTHE2_CHANNELs:              5 out of       5  100%
  Number of GTHE2_COMMONs:                       2 out of      20   10%
    Number of LOCed GTHE2_COMMONs:               1 out of       2   50%
  Number of IBUFDS_GTE2s:                        9 out of      40   22%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of      20    0%
  Number of IN_FIFOs:                            0 out of      80    0%
  Number of MMCME2_ADVs:                         3 out of      20   15%
  Number of OUT_FIFOs:                           0 out of      80    0%
  Number of PCIE_3_0s:                           0 out of       3    0%
  Number of PHASER_REFs:                         0 out of      20    0%
  Number of PHY_CONTROLs:                        0 out of      20    0%
  Number of PLLE2_ADVs:                          0 out of      20    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 41 secs 
Finished initial Timing Analysis.  REAL time: 42 secs 

WARNING:Par:288 - The signal ebi_nwe_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ebi_nrd_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ebi_a<15>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ebi_a<16>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ebi_a<10>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ebi_a<11>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ebi_a<12>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ebi_a<13>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ebi_a<14>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ebi_a<8>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ebi_a<6>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ebi_a<5>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ebi_a<9>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ebi_a<4>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ebi_a<3>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ebi_a<2>_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal ebi_a<1>_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 67672 unrouted;      REAL time: 1 mins 1 secs 

Phase  2  : 55951 unrouted;      REAL time: 1 mins 30 secs 

Phase  3  : 24116 unrouted;      REAL time: 1 mins 54 secs 

Phase  4  : 24132 unrouted; (Setup:18, Hold:156152, Component Switching Limit:0)     REAL time: 2 mins 16 secs 

Updating file: top.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:139239, Component Switching Limit:0)     REAL time: 2 mins 56 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:139239, Component Switching Limit:0)     REAL time: 2 mins 56 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:139239, Component Switching Limit:0)     REAL time: 2 mins 56 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:139239, Component Switching Limit:0)     REAL time: 2 mins 56 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 mins 2 secs 
Total REAL time to Router completion: 3 mins 2 secs 
Total CPU time to Router completion: 3 mins 9 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              clk240 |BUFGCTRL_X0Y27| No   |  916 |  0.741     |  2.175      |
+---------------------+--------------+------+------+------------+-------------+
|             clk_ipb |BUFGCTRL_X0Y23| No   |  809 |  0.314     |  2.149      |
+---------------------+--------------+------+------+------------+-------------+
|     infra/clk125_fr |BUFGCTRL_X0Y19| No   |   73 |  0.743     |  2.293      |
+---------------------+--------------+------+------+------------+-------------+
|               clk40 |BUFGCTRL_X0Y28| No   |  124 |  0.176     |  2.012      |
+---------------------+--------------+------+------+------------+-------------+
|            clk40ish |BUFGCTRL_X0Y18| No   |    1 |  0.000     |  2.064      |
+---------------------+--------------+------+------+------------+-------------+
| ttc/clocks/clk40_bp |BUFGCTRL_X0Y29| No   |    1 |  0.000     |  2.064      |
+---------------------+--------------+------+------+------------+-------------+
|        infra/clk125 |         Local|      | 1048 |  0.448     |  1.034      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/qgen[0] |              |      |      |            |             |
|.quad/quad/txusrclk< |              |      |      |            |             |
|                  0> |         Local|      |  128 |  0.192     |  1.034      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/qgen[0] |              |      |      |            |             |
|.quad/quad/rxusrclk< |              |      |      |            |             |
|                  2> |         Local|      |   20 |  0.191     |  1.027      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/qgen[0] |              |      |      |            |             |
|.quad/quad/rxusrclk< |              |      |      |            |             |
|                  3> |         Local|      |   19 |  0.198     |  1.034      |
+---------------------+--------------+------+------+------------+-------------+
|   infra/eth/clk62_5 |         Local|      |   40 |  0.300     |  1.034      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/qgen[0] |              |      |      |            |             |
|.quad/quad/rxusrclk< |              |      |      |            |             |
|                  1> |         Local|      |   19 |  0.188     |  1.024      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/qgen[0] |              |      |      |            |             |
|.quad/quad/rxusrclk< |              |      |      |            |             |
|                  0> |         Local|      |   20 |  0.195     |  1.033      |
+---------------------+--------------+------+------+------------+-------------+
|          ttc/clk40s |         Local|      |    2 |  0.000     |  0.848      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/refclk< |              |      |      |            |             |
|                  6> |         Local|      |    1 |  0.000     |  1.361      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/refclk< |              |      |      |            |             |
|                  3> |         Local|      |    6 |  1.390     |  1.391      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/qgen[0] |              |      |      |            |             |
|.quad/quad/gth_quad_ |              |      |      |            |             |
|wrapper_jj_inst/gth_ |              |      |      |            |             |
| quad_i/qplloutclk_i |         Local|      |    4 |  0.000     |  0.000      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/qgen[0] |              |      |      |            |             |
|.quad/quad/gth_quad_ |              |      |      |            |             |
|wrapper_jj_inst/rxou |              |      |      |            |             |
|             tclk<2> |         Local|      |    1 |  0.000     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/refclk< |              |      |      |            |             |
|                  4> |         Local|      |    1 |  0.000     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/qgen[0] |              |      |      |            |             |
|.quad/quad/gth_quad_ |              |      |      |            |             |
|wrapper_jj_inst/rxou |              |      |      |            |             |
|             tclk<3> |         Local|      |    1 |  0.000     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/qgen[0] |              |      |      |            |             |
|.quad/quad/gth_quad_ |              |      |      |            |             |
|wrapper_jj_inst/rxou |              |      |      |            |             |
|             tclk<0> |         Local|      |    1 |  0.000     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|     infra/eth/clkin |         Local|      |    3 |  0.000     |  0.000      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/qgen[0] |              |      |      |            |             |
|.quad/quad/gth_quad_ |              |      |      |            |             |
|wrapper_jj_inst/txou |              |      |      |            |             |
|             tclk<0> |         Local|      |    1 |  0.000     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/refclk< |              |      |      |            |             |
|                  7> |         Local|      |    1 |  0.000     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|infra/eth/phy/transc |              |      |      |            |             |
|eiver_inst/gtwizard_ |              |      |      |            |             |
|inst/gtwizard_v2_5_g |              |      |      |            |             |
|be_gth_i/gt0_qpllout |              |      |      |            |             |
|               clk_i |         Local|      |    1 |  0.000     |  0.000      |
+---------------------+--------------+------+------+------------+-------------+
|infra/eth/txoutclk_u |              |      |      |            |             |
|                   b |         Local|      |    1 |  0.000     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/qgen[0] |              |      |      |            |             |
|.quad/quad/gth_quad_ |              |      |      |            |             |
|wrapper_jj_inst/rxou |              |      |      |            |             |
|             tclk<1> |         Local|      |    1 |  0.000     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/refclk< |              |      |      |            |             |
|                  2> |         Local|      |    1 |  0.000     |  1.361      |
+---------------------+--------------+------+------+------------+-------------+
| ttc/clocks/clk40s_u |         Local|      |    1 |  0.000     |  1.168      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/refclk< |              |      |      |            |             |
|                  5> |         Local|      |    1 |  0.000     |  1.390      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/refclk_ |              |      |      |            |             |
|              buf<5> |         Local|      |    3 |  0.001     |  0.662      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/refclk_ |              |      |      |            |             |
|              buf<4> |         Local|      |    3 |  0.007     |  0.621      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/refclk_ |              |      |      |            |             |
|              buf<6> |         Local|      |    3 |  0.003     |  0.625      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/refclk< |              |      |      |            |             |
|                  0> |         Local|      |    1 |  0.000     |  1.361      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/refclk_ |              |      |      |            |             |
|              buf<3> |         Local|      |    3 |  0.002     |  0.664      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/refclk_ |              |      |      |            |             |
|              buf<7> |         Local|      |    3 |  0.003     |  0.664      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/refclk_ |              |      |      |            |             |
|              buf<1> |         Local|      |    3 |  0.000     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/refclk< |              |      |      |            |             |
|                  1> |         Local|      |    1 |  0.000     |  1.361      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/refclk_ |              |      |      |            |             |
|              buf<0> |         Local|      |    3 |  0.001     |  0.625      |
+---------------------+--------------+------+------+------------+-------------+
|datapath/mgt/refclk_ |              |      |      |            |             |
|              buf<2> |         Local|      |    3 |  0.001     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
| infra/eth/clk125_ub |         Local|      |    1 |  0.000     |  1.130      |
+---------------------+--------------+------+------+------------+-------------+
|   ttc/clocks/clk_fb |         Local|      |    1 |  0.000     |  0.012      |
+---------------------+--------------+------+------+------------+-------------+
|  infra/clocks/clkfb |         Local|      |    1 |  0.000     |  0.012      |
+---------------------+--------------+------+------+------------+-------------+
|  infra/eth/txoutclk |         Local|      |    1 |  0.000     |  0.771      |
+---------------------+--------------+------+------+------------+-------------+
|infra/eth/clk62_5_ub |              |      |      |            |             |
|                     |         Local|      |    1 |  0.000     |  1.130      |
+---------------------+--------------+------+------+------------+-------------+
|     infra/eth/clkfb |         Local|      |    1 |  0.000     |  0.012      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 7

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_ttc_clocks_clk240_u = PERIOD TIMEGRP " | SETUP       |     0.029ns|     4.137ns|       0|           0
  ttc_clocks_clk240_u" TS_clk40_in / 6      | HOLD        |     0.006ns|            |       0|           0
      HIGH 50% PRIORITY 0                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mgtclk_250 = PERIOD TIMEGRP "mgtclk_25 | SETUP       |     0.105ns|     3.895ns|       0|           0
  0" 4 ns HIGH 50%                          | HOLD        |     0.042ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_tx_cdc = MAXDELAY FROM TIMEGRP "tx_cdc | SETUP       |     0.743ns|     3.257ns|       0|           0
  _upstream_ff" TO TIMEGRP         "tx_cdc_ | HOLD        |     0.205ns|            |       0|           0
  downstream_ff" 4 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ttc_clocks_clk240_u_0 = PERIOD TIMEGRP | MINPERIOD   |     2.071ns|     2.095ns|       0|           0
   "ttc_clocks_clk240_u_0"         TS_infra |             |            |            |        |            
  _clocks_clk_p40_i / 6 HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ttc_clocks_clk40_u = PERIOD TIMEGRP "t | SETUP       |     2.228ns|    11.633ns|       0|           0
  tc_clocks_clk40_u" TS_clk40_in HIGH       | HOLD        |     0.006ns|            |       0|           0
     50% PRIORITY 0                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_infra_eth_clk125_ub = PERIOD TIMEGRP " | SETUP       |     2.559ns|     5.441ns|       0|           0
  infra_eth_clk125_ub" TS_txoutclk / 2      | HOLD        |     0.011ns|            |       0|           0
      HIGH 50%                              | MINPERIOD   |     2.286ns|     5.714ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_infra_clocks_clk_p40_i = PERIOD TIMEGR | MINLOWPULSE |    15.000ns|    10.000ns|       0|           0
  P "infra_clocks_clk_p40_i" TS_eth_clk     |             |            |            |        |            
       / 0.32 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk40_in = PERIOD TIMEGRP "clk40_in" 2 | MINLOWPULSE |    15.000ns|    10.000ns|       0|           0
  5 ns HIGH 50% PRIORITY 0                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_eth_clk = PERIOD TIMEGRP "eth_clk" 8 n | SETUP       |     4.633ns|     3.367ns|       0|           0
  s HIGH 50%                                | HOLD        |     0.160ns|            |       0|           0
                                            | MINLOWPULSE |     4.000ns|     4.000ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_infra_clocks_clk_ipb_i = PERIOD TIMEGR | SETUP       |     4.029ns|    23.942ns|       0|           0
  P "infra_clocks_clk_ipb_i" TS_eth_clk     | HOLD        |     0.007ns|            |       0|           0
       / 0.25 HIGH 50%                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_infra_eth_clk62_5_ub = PERIOD TIMEGRP  | SETUP       |     5.401ns|     5.198ns|       0|           0
  "infra_eth_clk62_5_ub" TS_txoutclk        | HOLD        |     0.129ns|            |       0|           0
    HIGH 50%                                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mgtclk_125 = PERIOD TIMEGRP "mgtclk_12 | SETUP       |     6.513ns|     1.487ns|       0|           0
  5" 8 ns HIGH 50%                          | HOLD        |     0.143ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_txoutclk = PERIOD TIMEGRP "txoutclk" 1 | MINLOWPULSE |    10.000ns|     6.000ns|       0|           0
  6 ns HIGH 50%                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ttc_clocks_clk40_u_0 = PERIOD TIMEGRP  | MINPERIOD   |    23.161ns|     1.839ns|       0|           0
  "ttc_clocks_clk40_u_0"         TS_infra_c |             |            |            |        |            
  locks_clk_p40_i HIGH 50%                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ttc_clocks_clk40s_u = PERIOD TIMEGRP " | MINPERIOD   |    23.930ns|     1.070ns|       0|           0
  ttc_clocks_clk40s_u" TS_clk40_in          |             |            |            |        |            
  PHASE 15.625 ns HIGH 50% PRIORITY 0       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ttc_clocks_clk40s_u_0 = PERIOD TIMEGRP | MINPERIOD   |    23.930ns|     1.070ns|       0|           0
   "ttc_clocks_clk40s_u_0"         TS_infra |             |            |            |        |            
  _clocks_clk_p40_i PHASE 15.625 ns HIGH 50 |             |            |            |        |            
  %                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_clk240_r_path" TIG               | SETUP       |         N/A|    14.485ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_clk240_path" TIG                 | SETUP       |         N/A|     5.947ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_clk40_r_path" TIG                | SETUP       |         N/A|    13.333ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_clk40_path" TIG                  | SETUP       |         N/A|     4.631ns|     N/A|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_clk40_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk40_in                    |     25.000ns|     10.000ns|     24.822ns|            0|            0|            0|        39082|
| TS_ttc_clocks_clk40_u         |     25.000ns|     11.633ns|          N/A|            0|            0|         6588|            0|
| TS_ttc_clocks_clk240_u        |      4.167ns|      4.137ns|          N/A|            0|            0|        32494|            0|
| TS_ttc_clocks_clk40s_u        |     25.000ns|      1.070ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_eth_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_eth_clk                     |      8.000ns|      4.000ns|      5.986ns|            0|            0|         2862|       442937|
| TS_infra_clocks_clk_ipb_i     |     32.000ns|     23.942ns|          N/A|            0|            0|       442937|            0|
| TS_infra_clocks_clk_p40_i     |     25.000ns|     10.000ns|     12.570ns|            0|            0|            0|            0|
|  TS_ttc_clocks_clk40_u_0      |     25.000ns|      1.839ns|          N/A|            0|            0|            0|            0|
|  TS_ttc_clocks_clk240_u_0     |      4.167ns|      2.095ns|          N/A|            0|            0|            0|            0|
|  TS_ttc_clocks_clk40s_u_0     |     25.000ns|      1.070ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_txoutclk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_txoutclk                    |     16.000ns|      6.000ns|     11.428ns|            0|            0|            0|        49907|
| TS_infra_eth_clk62_5_ub       |     16.000ns|      5.198ns|          N/A|            0|            0|         1292|            0|
| TS_infra_eth_clk125_ub        |      8.000ns|      5.714ns|          N/A|            0|            0|        48615|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 17 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 3 mins 22 secs 
Total CPU time to PAR completion: 3 mins 28 secs 

Peak Memory Usage:  2148 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 19
Number of info messages: 1

Writing design to file top.ncd



PAR done!
