0.7
2020.2
Oct 13 2023
20:47:58
E:/projects_2024/Loong_Team/chiplab_try/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v,1727669187,verilog,,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tlb_entry.v,,soc_axi_sram_bridge,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/addr_trans.v,1740814295,verilog,,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/alu.v,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/csr.h,addr_trans,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/alu.v,1740814295,verilog,,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/axi_bridge.v,,alu,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/axi_bridge.v,1740814295,verilog,,E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/axi_wrap/axi_wrap.v,,axi_bridge,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/btb.v,1740814295,verilog,,E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/CONFREG/confreg.v,,btb,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/csr.h,1740814295,verilog,,,,,,,,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/csr.v,1740814295,verilog,,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/dcache.v,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu.h;E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/csr.h,csr,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/dcache.v,1740814295,verilog,,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/div.v,,dcache;lfsr,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/div.v,1740814295,verilog,,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/exe_stage.v,,div,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/exe_stage.v,1740814295,verilog,,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/icache.v,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu.h;E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/csr.h,exe_stage,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/icache.v,1740814295,verilog,,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/id_stage.v,,icache,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/id_stage.v,1740814295,verilog,,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/if_stage.v,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu.h,id_stage,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/if_stage.v,1740814295,verilog,,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mem_stage.v,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu.h;E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/csr.h,if_stage,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mem_stage.v,1740814295,verilog,,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mul.v,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu.h;E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/csr.h,mem_stage,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mul.v,1740814295,verilog,,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v,,BoothBase;BoothInterBase;WallaceTreeBase;YDecoder;addr;mul,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu.h,1740814295,verilog,,,,,,,,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu_top.v,1740814295,verilog,,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/perf_counter.v,,core_top,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/perf_counter.v,1740814295,verilog,,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/regfile.v,,perf_counter,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/regfile.v,1740814295,verilog,,E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/rst_sync.v,,regfile,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tlb_entry.v,1740814295,verilog,,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v,,tlb_entry,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/tools.v,1740814295,verilog,,E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart.v,,decoder_2_4;decoder_4_16;decoder_5_32;decoder_6_64;encoder_16_4;encoder_32_5;encoder_4_2;one_valid_16;one_valid_32;one_valid_n,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/wb_stage.v,1740814295,verilog,,E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/testbench/mycpu_tb.v,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/mycpu.h;E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/csr.h,wb_stage,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/CONFREG/confreg.v,1727669187,verilog,,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/csr.v,,confreg,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/axi_wrap/axi_wrap.v,1727669187,verilog,,E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/ram_wrap/axi_wrap_ram.v,,axi_wrap,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/ram_wrap/axi_wrap_ram.v,1727669187,verilog,,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/btb.v,E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/soc_config.vh,axi_wrap_ram,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/soc_axi_lite_top.v,1727669187,verilog,,E:/projects_2024/Loong_Team/chiplab_try/IP/AXI_SRAM_BRIDGE/soc_axi_sram_bridge.v,,soc_axi_lite_top,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/soc_config.vh,1740899238,verilog,,,,,,,,,,,,
E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/rst_sync.v,1727669187,verilog,,E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/soc_axi_lite_top.v,,rst_sync,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart.v,1727669187,verilog,,E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v,,uart,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug.v,1727669187,verilog,,E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug_axi.v,,uart_debug,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_debug_axi.v,1727669187,verilog,,E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_wrap.v,,uart_debug_axi,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/uart_debug/uart_wrap.v,1727669187,verilog,,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/wb_stage.v,,uart_wrap,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/sim/axi_clock_converter.v,1740900662,verilog,,E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.ip_user_files/ip/tagv_sram/sim/tagv_sram.v,,axi_clock_converter,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/sim/axi_crossbar_2x3.v,1740900658,verilog,,E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/sim/axi_clock_converter.v,,axi_crossbar_2x3,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/axi_ram/gen/sim/axi_ram.v,1740900413,verilog,,E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/sim/axi_crossbar_2x3.v,,axi_ram,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen/clk_pll.v,1740900652,verilog,,E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/axi_ram/gen/sim/axi_ram.v,,clk_pll,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen/clk_pll_clk_wiz.v,1740900652,verilog,,E:/projects_2024/Loong_Team/chiplab_try/chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen/clk_pll.v,,clk_pll_clk_wiz,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.ip_user_files/ip/data_bank_sram/sim/data_bank_sram.v,1740900636,verilog,,E:/projects_2024/Loong_Team/chiplab_try/IP/myCPU/open-la500/addr_trans.v,,data_bank_sram,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.ip_user_files/ip/tagv_sram/sim/tagv_sram.v,1740900636,verilog,,E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.ip_user_files/ip/data_bank_sram/sim/data_bank_sram.v,,tagv_sram,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/project/loongson.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
E:/projects_2024/Loong_Team/chiplab_try/fpga/nscscc-team/run_vivado/testbench/mycpu_tb.v,1727669187,verilog,,,,tb_top,,,../../../../../../../../IP/myCPU/open-la500;../../../../../../../../chip/soc_demo/nscscc-team;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_clock_converter/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/axi_crossbar_2x3/gen/hdl;../../../../../../../../chip/soc_demo/nscscc-team/xilinx_ip/clk_pll/gen,,,,,
e:/projects_2024/Loong_Team/chiplab/IP/myCPU/open-la500/csr.h,1740814295,verilog,,,,,,,,,,,,
e:/projects_2024/Loong_Team/chiplab/IP/myCPU/open-la500/mycpu.h,1740814295,verilog,,,,,,,,,,,,
e:/projects_2024/Loong_Team/chiplab/chip/soc_demo/nscscc-team/soc_config.vh,1740899238,verilog,,,,,,,,,,,,
