#! /usr/share/iverilog-0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d44690 .scope module, "tb_full" "tb_full" 2 3;
 .timescale 0 0;
v0x1d8ffa0_0 .net "A_to_ALU", 3 0, v0x1d8d970_0; 1 drivers
RS_0x7f803cb01228 .resolv tri, L_0x1d90e60, v0x1d8e6e0_0, L_0x1d90f60, C4<zzzzzzzz>;
v0x1d901e0_0 .net8 "BUS", 7 0, RS_0x7f803cb01228; 3 drivers
v0x1d90260_0 .net "Ce", 0 0, v0x1d8f550_0; 1 drivers
v0x1d902e0_0 .net "Cp", 0 0, v0x1d8f620_0; 1 drivers
v0x1d903b0_0 .net "Ea", 0 0, v0x1d8f6d0_0; 1 drivers
v0x1d90480_0 .net "Ei", 0 0, v0x1d8f780_0; 1 drivers
v0x1d90550_0 .net "Ep", 0 0, v0x1d8f860_0; 1 drivers
v0x1d90620_0 .net "Eu", 0 0, v0x1d8f910_0; 1 drivers
v0x1d906f0_0 .net "IR_to_Control", 3 0, v0x1d8e050_0; 1 drivers
v0x1d907c0_0 .net "La", 0 0, v0x1d8f990_0; 1 drivers
v0x1d90840_0 .net "Lb", 0 0, v0x1d8fa10_0; 1 drivers
v0x1d908c0_0 .net "Li", 0 0, v0x1d8fae0_0; 1 drivers
v0x1d90990_0 .net "Lm", 0 0, v0x1d8fb90_0; 1 drivers
v0x1d90a60_0 .net "Lo", 0 0, v0x1d8fca0_0; 1 drivers
v0x1d90b60_0 .net "MAR_to_RAM", 3 0, v0x1d8eb80_0; 1 drivers
v0x1d90c30_0 .net "Su", 0 0, v0x1d8fd20_0; 1 drivers
v0x1d90ae0_0 .var "clk", 0 0;
v0x1d90d40_0 .var "reset", 0 0;
L_0x1d91160 .part RS_0x7f803cb01228, 0, 4;
S_0x1d8f3c0 .scope module, "example_tbCS" "ControlSequencer" 2 15, 3 2, S_0x1d44690;
 .timescale 0 0;
v0x1d8f550_0 .var "Ce", 0 0;
v0x1d8f620_0 .var "Cp", 0 0;
v0x1d8f6d0_0 .var "Ea", 0 0;
v0x1d8f780_0 .var "Ei", 0 0;
v0x1d8f860_0 .var "Ep", 0 0;
v0x1d8f910_0 .var "Eu", 0 0;
v0x1d8f990_0 .var "La", 0 0;
v0x1d8fa10_0 .var "Lb", 0 0;
v0x1d8fae0_0 .var "Li", 0 0;
v0x1d8fb90_0 .var "Lm", 0 0;
v0x1d8fca0_0 .var "Lo", 0 0;
v0x1d8fd20_0 .var "Su", 0 0;
v0x1d8fe10_0 .net "clk", 0 0, v0x1d90ae0_0; 1 drivers
v0x1d8ff20_0 .var "counter_state", 5 0;
v0x1d90020_0 .alias "from_IR", 3 0, v0x1d906f0_0;
v0x1d900d0_0 .net "reset", 0 0, v0x1d90d40_0; 1 drivers
E_0x1d8f4b0 .event negedge, v0x1d8ded0_0;
E_0x1d8f500 .event negedge, v0x1d8e1e0_0, v0x1d8ded0_0;
S_0x1d8ed70 .scope module, "example_tbPC" "ProgramCounter" 2 16, 3 98, S_0x1d44690;
 .timescale 0 0;
v0x1d8ee60_0 .alias "BUS", 7 0, v0x1d901e0_0;
v0x1d8ef70_0 .alias "Cp", 0 0, v0x1d902e0_0;
v0x1d8eff0_0 .alias "Ep", 0 0, v0x1d90550_0;
v0x1d8f090_0 .net *"_s0", 3 0, C4<zzzz>; 0 drivers
v0x1d8f140_0 .alias "clk", 0 0, v0x1d8fe10_0;
v0x1d8f1c0_0 .var "count", 3 0;
v0x1d8f2a0_0 .var "count_buffer", 3 0;
v0x1d8f340_0 .alias "reset", 0 0, v0x1d900d0_0;
L_0x1d90e60 .concat [ 4 4 0 0], v0x1d8f2a0_0, C4<zzzz>;
S_0x1d8e910 .scope module, "example_tbMAR" "MAR" 2 17, 3 135, S_0x1d44690;
 .timescale 0 0;
v0x1d8ea40_0 .alias "BUS", 7 0, v0x1d901e0_0;
v0x1d8eae0_0 .alias "Lm", 0 0, v0x1d90990_0;
v0x1d8eb80_0 .var "address", 3 0;
v0x1d8ec20_0 .alias "clk", 0 0, v0x1d8fe10_0;
v0x1d8ecf0_0 .alias "to_RAM", 3 0, v0x1d90b60_0;
E_0x1d8dea0 .event edge, v0x1d8eae0_0, v0x1d8df70_0;
S_0x1d8e3e0 .scope module, "example_tbRAM" "RAM" 2 18, 3 158, S_0x1d44690;
 .timescale 0 0;
v0x1d8e4d0_0 .alias "Ce", 0 0, v0x1d90260_0;
v0x1d8e590_0 .var/i "address", 31 0;
v0x1d8e630_0 .alias "clk", 0 0, v0x1d8fe10_0;
v0x1d8e6e0_0 .var "dataOut", 7 0;
v0x1d8e790_0 .alias "from_MAR", 3 0, v0x1d90b60_0;
v0x1d8e810 .array "ram", 15 0, 7 0;
v0x1d8e890_0 .alias "to_BUS", 7 0, v0x1d901e0_0;
S_0x1d8da50 .scope module, "example_tbIR" "InstructionRegister" 2 19, 3 201, S_0x1d44690;
 .timescale 0 0;
v0x1d8dc20_0 .alias "Ei", 0 0, v0x1d90480_0;
v0x1d8dce0_0 .alias "Li", 0 0, v0x1d908c0_0;
v0x1d8dd80_0 .net *"_s2", 3 0, C4<zzzz>; 0 drivers
v0x1d8de20_0 .var "address_field", 3 0;
v0x1d8ded0_0 .alias "clk", 0 0, v0x1d8fe10_0;
v0x1d8df70_0 .alias "instruction", 7 0, v0x1d901e0_0;
v0x1d8e050_0 .var "opcode", 3 0;
v0x1d8e0f0_0 .var "operand", 3 0;
v0x1d8e1e0_0 .alias "reset", 0 0, v0x1d900d0_0;
v0x1d8e280_0 .alias "to_BUS", 7 0, v0x1d901e0_0;
v0x1d8e360_0 .alias "to_Control", 3 0, v0x1d906f0_0;
E_0x1d8d8a0 .event negedge, v0x1d8e1e0_0;
E_0x1d8db80 .event posedge, v0x1d8ded0_0;
E_0x1d8dbd0 .event edge, v0x1d8dce0_0, v0x1d8df70_0;
L_0x1d90f60 .concat [ 4 4 0 0], v0x1d8e0f0_0, C4<zzzz>;
S_0x1d46530 .scope module, "example_tbAR" "ARegister" 2 20, 3 250, S_0x1d44690;
 .timescale 0 0;
v0x1d49df0_0 .alias "A_to_ALU", 3 0, v0x1d8ffa0_0;
v0x1d8d6e0_0 .net "BUS", 3 0, L_0x1d91160; 1 drivers
v0x1d8d780_0 .alias "Ea", 0 0, v0x1d903b0_0;
v0x1d8d820_0 .alias "La", 0 0, v0x1d907c0_0;
v0x1d8d8d0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0x1d8d970_0 .var "data", 3 0;
E_0x1d469c0 .event edge, v0x1d8d820_0, v0x1d8d6e0_0;
    .scope S_0x1d8f3c0;
T_0 ;
    %wait E_0x1d8f500;
    %load/v 8, v0x1d900d0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_0.0, 8;
    %movi 8, 1, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x1d8ff20_0, 0, 8;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x1d8ff20_0, 6;
    %cmpi/u 8, 32, 6;
    %jmp/0xz  T_0.2, 4;
    %movi 8, 1, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x1d8ff20_0, 0, 8;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0x1d8ff20_0, 6;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 6;
    %ix/load 0, 6, 0;
    %assign/v0 v0x1d8ff20_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1d8f3c0;
T_1 ;
    %wait E_0x1d8f4b0;
    %load/v 8, v0x1d8ff20_0, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 8, 6;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 16, 6;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 32, 6;
    %jmp/1 T_1.5, 6;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fb90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f550_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fae0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f990_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f6d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fd20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fa10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fca0_0, 0, 0;
    %jmp T_1.7;
T_1.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f860_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fb90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f550_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fae0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f990_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f6d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fd20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fa10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fca0_0, 0, 0;
    %jmp T_1.7;
T_1.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f620_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fb90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f550_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fae0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f990_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f6d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fd20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fa10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fca0_0, 0, 0;
    %jmp T_1.7;
T_1.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fb90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f550_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fae0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f990_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f6d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fd20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fa10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fca0_0, 0, 0;
    %jmp T_1.7;
T_1.3 ;
    %load/v 8, v0x1d90020_0, 4;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_1.8, 6;
    %jmp T_1.9;
T_1.8 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fb90_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f550_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fae0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f780_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f990_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f6d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fd20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fa10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fca0_0, 0, 0;
    %jmp T_1.9;
T_1.9 ;
    %jmp T_1.7;
T_1.4 ;
    %load/v 8, v0x1d90020_0, 4;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_1.10, 6;
    %jmp T_1.11;
T_1.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fb90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f550_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fae0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f990_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f6d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fd20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fa10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fca0_0, 0, 0;
    %jmp T_1.11;
T_1.11 ;
    %jmp T_1.7;
T_1.5 ;
    %load/v 8, v0x1d90020_0, 4;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_1.12, 6;
    %jmp T_1.13;
T_1.12 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f620_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f860_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fb90_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f550_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fae0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f780_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f990_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f6d0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fd20_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8f910_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fa10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1d8fca0_0, 0, 0;
    %jmp T_1.13;
T_1.13 ;
    %jmp T_1.7;
T_1.7 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1d8ed70;
T_2 ;
    %set/v v0x1d8f2a0_0, 3, 4;
    %set/v v0x1d8f1c0_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x1d8ed70;
T_3 ;
    %wait E_0x1d8db80;
    %load/v 8, v0x1d8eff0_0, 1;
    %jmp/0xz  T_3.0, 8;
    %load/v 8, v0x1d8f1c0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d8f2a0_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v0x1d8ef70_0, 1;
    %jmp/0xz  T_3.2, 8;
    %load/v 8, v0x1d8f1c0_0, 4;
    %cmpi/u 8, 15, 4;
    %mov 8, 4, 1;
    %jmp/0  T_3.4, 8;
    %mov 9, 0, 4;
    %jmp/1  T_3.6, 8;
T_3.4 ; End of true expr.
    %ix/load 0, 1, 0;
    %load/vp0 13, v0x1d8f1c0_0, 4;
    %jmp/0  T_3.5, 8;
 ; End of false expr.
    %blend  9, 13, 4; Condition unknown.
    %jmp  T_3.6;
T_3.5 ;
    %mov 9, 13, 4; Return false value
T_3.6 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d8f1c0_0, 0, 9;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1d8ed70;
T_4 ;
    %wait E_0x1d8d8a0;
    %load/v 8, v0x1d8f340_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d8f1c0_0, 0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d8e910;
T_5 ;
    %set/v v0x1d8eb80_0, 3, 4;
    %end;
    .thread T_5;
    .scope S_0x1d8e910;
T_6 ;
    %wait E_0x1d8dea0;
    %load/v 8, v0x1d8eae0_0, 1;
    %jmp/0xz  T_6.0, 8;
    %load/v 8, v0x1d8ea40_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d8eb80_0, 0, 8;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1d8e3e0;
T_7 ;
    %set/v v0x1d8e6e0_0, 3, 8;
    %end;
    .thread T_7;
    .scope S_0x1d8e3e0;
T_8 ;
    %set/v v0x1d8e590_0, 0, 32;
T_8.0 ;
    %load/v 8, v0x1d8e590_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 3, v0x1d8e590_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d8e810, 0, 0;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1d8e590_0, 32;
    %set/v v0x1d8e590_0, 8, 32;
    %jmp T_8.0;
T_8.1 ;
    %movi 8, 121, 8;
    %ix/load 3, 0, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d8e810, 0, 8;
t_1 ;
    %movi 8, 48, 8;
    %ix/load 3, 1, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d8e810, 0, 8;
t_2 ;
    %movi 8, 122, 8;
    %ix/load 3, 2, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d8e810, 0, 8;
t_3 ;
    %movi 8, 16, 8;
    %ix/load 3, 3, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d8e810, 0, 8;
t_4 ;
    %movi 8, 240, 8;
    %ix/load 3, 4, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d8e810, 0, 8;
t_5 ;
    %movi 8, 10, 8;
    %ix/load 3, 9, 0; address
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1d8e810, 0, 8;
t_6 ;
    %end;
    .thread T_8;
    .scope S_0x1d8e3e0;
T_9 ;
    %wait E_0x1d8db80;
    %load/v 8, v0x1d8e4d0_0, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/getv 3, v0x1d8e790_0;
    %load/av 8, v0x1d8e810, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1d8e6e0_0, 0, 8;
    %jmp T_9.1;
T_9.0 ;
    %ix/load 0, 8, 0;
    %assign/v0 v0x1d8e6e0_0, 0, 3;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1d8da50;
T_10 ;
    %wait E_0x1d8dbd0;
    %load/v 8, v0x1d8dce0_0, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 1, 4, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.2, 4;
    %load/x1p 8, v0x1d8df70_0, 4;
    %jmp T_10.3;
T_10.2 ;
    %mov 8, 2, 4;
T_10.3 ;
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d8e050_0, 0, 8;
    %load/v 8, v0x1d8df70_0, 4; Only need 4 of 8 bits
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d8e0f0_0, 0, 8;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1d8da50;
T_11 ;
    %wait E_0x1d8db80;
    %load/v 8, v0x1d8dc20_0, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v0x1d8e0f0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d8de20_0, 0, 8;
    %jmp T_11.1;
T_11.0 ;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d8de20_0, 0, 3;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1d8da50;
T_12 ;
    %wait E_0x1d8d8a0;
    %load/v 8, v0x1d8e1e0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_12.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d8e050_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d8e0f0_0, 0, 3;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d8de20_0, 0, 3;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1d46530;
T_13 ;
    %wait E_0x1d469c0;
    %load/v 8, v0x1d8d820_0, 1;
    %jmp/0xz  T_13.0, 8;
    %load/v 8, v0x1d8d6e0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0x1d8d970_0, 0, 8;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x1d44690;
T_14 ;
    %set/v v0x1d90ae0_0, 1, 1;
    %set/v v0x1d90d40_0, 1, 1;
    %delay 2, 0;
    %set/v v0x1d90d40_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 27 "$display", "t=%d, Ep=%b, Lm=%b, PCout=%8b, MARout=%8b", $time, v0x1d90550_0, v0x1d90990_0, v0x1d901e0_0, v0x1d90b60_0;
    %delay 1, 0;
    %set/v v0x1d90d40_0, 1, 1;
    %vpi_call 2 29 "$display", "t=%d, Ep=%b, Lm=%b, PCout=%8b, MARout=%8b", $time, v0x1d90550_0, v0x1d90990_0, v0x1d901e0_0, v0x1d90b60_0;
    %delay 3, 0;
    %vpi_call 2 31 "$display", "t=%d, Ep=%b, Lm=%b, PCout=%8b, MARout=%8b", $time, v0x1d90550_0, v0x1d90990_0, v0x1d901e0_0, v0x1d90b60_0;
    %delay 6, 0;
    %vpi_call 2 33 "$display", "t=%d, Ep=%b, Lm=%b, PCout=%8b, MARout=%8b", $time, v0x1d90550_0, v0x1d90990_0, v0x1d901e0_0, v0x1d90b60_0;
    %delay 4, 0;
    %vpi_call 2 35 "$display", "t=%d, Ep=%b, Lm=%b, Cp=%b, PCout=%8b, MARout=%8b", $time, v0x1d90550_0, v0x1d90990_0, v0x1d902e0_0, v0x1d901e0_0, v0x1d90b60_0;
    %delay 6, 0;
    %vpi_call 2 37 "$display", "t=%d, Cp=%b, PCout=%8b, MARout=%8b, BUS=%8b", $time, v0x1d902e0_0, v0x1d901e0_0, v0x1d90b60_0, v0x1d901e0_0;
    %delay 4, 0;
    %vpi_call 2 39 "$display", "t=%d, Cp=%b, Ce=%b, MARout=%8b, BUS=%8b", $time, v0x1d902e0_0, v0x1d90260_0, v0x1d90b60_0, v0x1d901e0_0;
    %delay 6, 0;
    %vpi_call 2 41 "$display", "t=%d, Ce=%b, Li=%b, MARout=%8b, BUS=%8b, IR_to_Control=%4b", $time, v0x1d90260_0, v0x1d908c0_0, v0x1d90b60_0, v0x1d901e0_0, v0x1d906f0_0;
    %delay 4, 0;
    %vpi_call 2 43 "$display", "t=%d, Ce=%b, Li=%b, Ei=%b, Lm=%b, MARout=%8b, BUS=%8b", $time, v0x1d90260_0, v0x1d908c0_0, v0x1d90480_0, v0x1d90990_0, v0x1d90b60_0, v0x1d901e0_0;
    %delay 6, 0;
    %vpi_call 2 45 "$display", "t=%d, Li=%b, Ei=%b, MARout=%8b, BUS=%8b, IR_to_Control=%4b", $time, v0x1d908c0_0, v0x1d90480_0, v0x1d90b60_0, v0x1d901e0_0, v0x1d906f0_0;
    %delay 4, 0;
    %vpi_call 2 47 "$display", "t=%d, Ce=%b, La=%b, MARout=%8b, BUS=%8b", $time, v0x1d90260_0, v0x1d907c0_0, v0x1d90b60_0, v0x1d901e0_0;
    %delay 6, 0;
    %vpi_call 2 49 "$display", "t=%d, Li=%b, Ei=%b, MARout=%8b, BUS=%8b, IR_to_Control=%4b, A_to_ALU=%4b", $time, v0x1d908c0_0, v0x1d90480_0, v0x1d90b60_0, v0x1d901e0_0, v0x1d906f0_0, v0x1d8ffa0_0;
    %delay 1, 0;
    %vpi_call 2 51 "$finish";
    %end;
    .thread T_14;
    .scope S_0x1d44690;
T_15 ;
    %delay 5, 0;
    %load/v 8, v0x1d90ae0_0, 1;
    %inv 8, 1;
    %set/v v0x1d90ae0_0, 8, 1;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
