# compile verilog/system verilog design source files
verilog xil_defaultlib  "tb_time_synth.v" --include "../../../../project_11.srcs/sources_1/bd/design_1/ipshared/e3ab/hdl/src/verilog" --include "../../../../project_11.srcs/sources_1/bd/design_1/ipshared/100a"
sv xil_defaultlib  "../../../../project_11.srcs/sim_1/new/tb.sv" --include "../../../../project_11.srcs/sources_1/bd/design_1/ipshared/e3ab/hdl/src/verilog" --include "../../../../project_11.srcs/sources_1/bd/design_1/ipshared/100a"

# Do not sort compile order
nosort
