Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Nov 10 12:14:12 2023
| Host         : fede-Lenovo-V330-15IKB running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file UART_top_control_sets_placed.rpt
| Design       : UART_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           10 |
| No           | No                    | Yes                    |              26 |            9 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              36 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------------------+----------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |           Enable Signal          |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+----------------------------------+----------------------------------------+------------------+----------------+--------------+
|  clk_100MHz_IBUF_BUFG | RECEIVER/led0_i_1_n_0            |                                        |                1 |              1 |         1.00 |
|  clk_100MHz_IBUF_BUFG | RECEIVER/led0_i_1_n_0            | RECEIVER/led3                          |                1 |              1 |         1.00 |
|  clk_100MHz_IBUF_BUFG | RECEIVER/led1_i_1_n_0            |                                        |                1 |              1 |         1.00 |
|  clk_100MHz_IBUF_BUFG | RECEIVER/led2_i_1_n_0            |                                        |                1 |              1 |         1.00 |
|  clk_100MHz_IBUF_BUFG | enableDisplay_IBUF               |                                        |                1 |              3 |         3.00 |
| ~clk_100MHz_IBUF_BUFG |                                  |                                        |                1 |              3 |         3.00 |
| ~clk_100MHz_IBUF_BUFG | BINARY_TO_BCD/binary[7]_i_1_n_0  |                                        |                2 |              8 |         4.00 |
| ~clk_100MHz_IBUF_BUFG | BINARY_TO_BCD/bcds_out_reg_next  |                                        |                2 |              8 |         4.00 |
| ~clk_100MHz_IBUF_BUFG | BINARY_TO_BCD/binary[7]_i_1_n_0  | BINARY_TO_BCD/bcds[7]_i_1_n_0          |                3 |             12 |         4.00 |
|  clk_100MHz_IBUF_BUFG | RECEIVER/r_Clk_Count[13]_i_1_n_0 |                                        |                5 |             14 |         2.80 |
|  clk_100MHz_IBUF_BUFG |                                  |                                        |                9 |             24 |         2.67 |
|  clk_100MHz_IBUF_BUFG |                                  | SEVEN_SEG_CTRL/digit_timer[16]_i_2_n_0 |                9 |             26 |         2.89 |
+-----------------------+----------------------------------+----------------------------------------+------------------+----------------+--------------+


