ISim log file
Running: D:\Documents\Studies\Semester 5\Honours project\FPGA codes\cell\add_sub_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Documents/Studies/Semester 5/Honours project/FPGA codes/cell/add_sub_isim_beh.wdb 
ISim O.87xd (signature 0xc3576ebc)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /add_sub/clk 0 -radix bin -value 1 -radix bin -time 5 ns -repeat 10 ns
# isim force add /add_sub/x6 0 -radix bin
# isim force add /add_sub/y6 1 -radix bin
# isim force add /add_sub/d6 101 -radix bin
# run 1.00us
