{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port app_leds -pg 1 -lvl 11 -x 3610 -y 620 -defaultsOSRD
preplace port sysref_in -pg 1 -lvl 0 -x -20 -y 120 -defaultsOSRD
preplace port dac0_clk -pg 1 -lvl 0 -x -20 -y 100 -defaultsOSRD
preplace port vout00 -pg 1 -lvl 11 -x 3610 -y 310 -defaultsOSRD
preplace port vout01 -pg 1 -lvl 11 -x 3610 -y 330 -defaultsOSRD
preplace port diff_clock_rtl -pg 1 -lvl 0 -x -20 -y 1060 -defaultsOSRD
preplace port reset_in -pg 1 -lvl 0 -x -20 -y 470 -defaultsOSRD
preplace port uart_rx -pg 1 -lvl 0 -x -20 -y 1170 -defaultsOSRD
preplace port uart_tx -pg 1 -lvl 11 -x 3610 -y 800 -defaultsOSRD
preplace port ext_trigger -pg 1 -lvl 0 -x -20 -y 220 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 5 -x 1570 -y 940 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 6 -x 2020 -y 930 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 3 -x 840 -y 650 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 4 -x 1160 -y 910 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -x 170 -y 1070 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -x 510 -y 1040 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 1 -x 170 -y 470 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 10 -x 3450 -y 790 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 10 -x 3450 -y 640 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 6 -x 2020 -y 780 -defaultsOSRD
preplace inst axis_dwidth_converter_0 -pg 1 -lvl 7 -x 2350 -y 730 -defaultsOSRD
preplace inst axis_data_fifo_1 -pg 1 -lvl 8 -x 2740 -y 530 -defaultsOSRD
preplace inst usp_rf_data_converter_0 -pg 1 -lvl 10 -x 3450 -y 350 -defaultsOSRD
preplace inst rst_top_level_31M -pg 1 -lvl 7 -x 2350 -y 490 -defaultsOSRD
preplace inst axis_data_fifo_2 -pg 1 -lvl 6 -x 2020 -y 1090 -defaultsOSRD
preplace inst axis_dwidth_converter_1 -pg 1 -lvl 7 -x 2350 -y 910 -defaultsOSRD
preplace inst axis_data_fifo_3 -pg 1 -lvl 8 -x 2740 -y 370 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 10 -x 3450 -y 110 -defaultsOSRD
preplace inst system_ila_1 -pg 1 -lvl 8 -x 2740 -y 820 -defaultsOSRD
preplace inst axis_tready_slice_0 -pg 1 -lvl 9 -x 3070 -y 210 -defaultsOSRD
preplace inst axis_tready_slice_1 -pg 1 -lvl 9 -x 3070 -y 420 -defaultsOSRD
preplace inst trigger_buffer_0 -pg 1 -lvl 8 -x 2740 -y 200 -defaultsOSRD
preplace netloc microblaze_0_Clk 1 1 9 320 910 680 910 1010 1010 1320 1060 1870 700 2160 820 2550 30 NJ 30 3260
preplace netloc clk_wiz_1_locked 1 1 1 N 1080
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 3 NJ 1000 NJ 1000 1330
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 4 NJ 1020 NJ 1020 1310J 1050 1880
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 8 690 930 1000 1070 NJ 1070 1850 690 2170 630 2570 40 NJ 40 3220
preplace netloc mdm_1_debug_sys_rst 1 0 7 20 1140 340 940 NJ 940 990J 990 1310 510 NJ 510 NJ
preplace netloc reset_in_1 1 0 1 NJ 470
preplace netloc util_vector_logic_0_Res 1 1 6 330 470 NJ 470 NJ 470 NJ 470 NJ 470 NJ
preplace netloc uart_rx_1 1 0 11 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 NJ 1170 3590
preplace netloc axi_uartlite_0_tx 1 10 1 NJ 800
preplace netloc usp_rf_data_converter_0_clk_dac0 1 6 5 2160 590 2530 120 2900 60 3250 490 3590
preplace netloc rst_top_level_31M_peripheral_aresetn 1 7 3 2540 280 2910 80 3240
preplace netloc axi_gpio_0_gpio2_io_o 1 8 3 2930 320 3210J 500 3590
preplace netloc ext_trigger_1 1 0 10 NJ 220 NJ 220 NJ 220 NJ 220 NJ 220 NJ 220 NJ 220 2520J 20 N 20 3310
preplace netloc trigger_buffer_0_trigger_out 1 8 1 2880 200n
preplace netloc diff_clock_rtl_1 1 0 1 NJ 1060
preplace netloc usp_rf_data_converter_0_vout00 1 10 1 3590J 310n
preplace netloc microblaze_0_axi_periph_M03_AXI 1 3 7 990J 50 NJ 50 NJ 50 NJ 50 NJ 50 NJ 50 3290
preplace netloc sysref_in_1 1 0 10 20J 110 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 NJ 110 3230J
preplace netloc microblaze_0_dlmb_1 1 5 1 N 900
preplace netloc microblaze_0_mdm_axi 1 3 1 1000 620n
preplace netloc microblaze_0_axi_periph_M01_AXI 1 3 7 NJ 640 NJ 640 NJ 640 NJ 640 NJ 640 NJ 640 3210
preplace netloc axis_data_fifo_0_M_AXIS 1 6 2 2180 810 2590
preplace netloc axis_dwidth_converter_0_M_AXIS 1 7 1 2600 500n
preplace netloc axis_dwidth_converter_1_M_AXIS 1 7 1 2580 340n
preplace netloc microblaze_0_ilmb_1 1 5 1 N 920
preplace netloc axis_data_fifo_3_M_AXIS 1 8 2 2920 90 NJ
preplace netloc axi_gpio_0_GPIO 1 10 1 NJ 620
preplace netloc microblaze_0_axi_periph_M02_AXI 1 3 7 1010 620 NJ 620 NJ 620 NJ 620 NJ 620 NJ 620 NJ
preplace netloc usp_rf_data_converter_0_vout01 1 10 1 3590J 330n
preplace netloc axis_tready_slice_0_m_axis 1 9 1 3300 50n
preplace netloc axis_data_fifo_2_M_AXIS 1 6 1 2180 890n
preplace netloc microblaze_0_axi_dp 1 2 4 680 460 NJ 460 NJ 460 1830
preplace netloc axis_data_fifo_1_M_AXIS 1 8 2 2890 70 NJ
preplace netloc axis_tready_slice_1_m_axis 1 9 1 3280 110n
preplace netloc microblaze_0_debug 1 4 1 1330 890n
preplace netloc microblaze_0_M1_AXIS 1 5 1 1860 980n
preplace netloc dac0_clk_1 1 0 10 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 NJ 100 3270J
preplace netloc microblaze_0_M0_AXIS 1 5 3 1840 650 NJ 650 2560
levelinfo -pg 1 -20 170 510 840 1160 1570 2020 2350 2740 3070 3450 3610
pagesize -pg 1 -db -bbox -sgen -150 -10 3720 1190
"
}
{
   "da_axi4_cnt":"7",
   "da_board_cnt":"8",
   "da_clkrst_cnt":"4",
   "da_mb_cnt":"2",
   "da_rf_converter_usp_cnt":"2"
}
