// Seed: 500016937
module module_0 ();
  assign id_1 = 1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3#(.id_4(id_4))
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wand  id_0,
    input wire  id_1,
    input uwire id_2,
    input logic id_3
);
  always id_5 <= id_3;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input uwire id_0
);
  wire id_2;
  module_0 modCall_1 ();
  wire id_3;
endmodule
