# SPDX-License-Identifier: MIT
# Copyright (C) 2024-2026, Advanced Micro Devices, Inc. All rights reserved.

"""MoE stage2 1x8 down-projection kernel builder."""

import os

import flydsl.compiler as flyc
import flydsl.expr as fx
from flydsl._mlir import ir
from flydsl._mlir.dialects import llvm
from flydsl.compiler.kernel_function import CompilationContext
from flydsl.expr import arith, const_expr, range_constexpr
from flydsl.expr.typing import Vector as Vec
from flydsl.expr.typing import as_ir_value
from flydsl.expr.utils.arith import _to_raw as _raw

from . import layout_helpers as fxh
from .common import get_down_device_config as _get_down_device_config

# gfx942 raw-buffer aux bit 1 selects the non-temporal policy.
_DOWN_STORE_CACHE_MODIFIER = 2


def _build_moe_gemm2_1x8(
    N,
    K,
    weight_dtype,
    weight_quant_type,
    TOPK,
    BLOCK_TILE_SIZE_M,
    BLOCK_TILE_SIZE_N,
    stage="down",
    alg="splitk",
    E=None,
    USE_ATOMIC_WRITE=True,
    act_quant_type=None,
    tile_k=None,
    activation="silu",
    swiglu_limit=None,
    down_path="default",
    down_output_padding_bytes=None,
    METADATA_TILE_SIZE_M=None,
):
    assert stage == "down"
    assert down_path == "1x8"
    # Optional TILE_K override for the prefill_1x4 alg. The env fallback lets test_moe.py /
    # profile scripts pick BK without threading a kwarg through every caller. bf16 prefill_1x4
    # supports BK in {64, 128} (the per-ki gemm loop); fp8 stays 128.
    if tile_k is None and os.environ.get("MOE_PREFILL_TILE_K"):
        tile_k = int(os.environ["MOE_PREFILL_TILE_K"])
    # weight_quant_type governs the WEIGHT scale form; act_quant_type governs the ACTIVATION
    # scale form (native-fp8 prefill only) and defaults to weight_quant_type (previous behavior
    # where a single quant_type drove both).
    if act_quant_type is None:
        act_quant_type = weight_quant_type
    assert (
        BLOCK_TILE_SIZE_M <= 256
    ), "BLOCK_SIZE_M must be less than or equal to 256 due to LDS size limit for sorted ids."
    assert weight_dtype in [
        "bf16",
        "fp8",
    ], "weight_dtype must be either 'bf16' or 'fp8'"
    assert weight_quant_type in [
        "no",
        "ptpc",
        "per_tensor",
    ], "weight_quant_type must be either 'no', 'ptpc' or 'per_tensor'"
    assert act_quant_type in [
        "no",
        "ptpc",
        "per_tensor",
    ], "act_quant_type must be either 'no', 'ptpc' or 'per_tensor'"
    assert activation in [
        "silu",
        "swiglu",
    ], "activation must be either 'silu' or 'swiglu'"
    if activation == "swiglu":
        swiglu_limit = float(swiglu_limit) if swiglu_limit else 7.0
    if METADATA_TILE_SIZE_M is None:
        METADATA_TILE_SIZE_M = BLOCK_TILE_SIZE_M
    assert (
        BLOCK_TILE_SIZE_M == METADATA_TILE_SIZE_M
    ), "only gateup prefill_1x4 supports different kernel/metadata M tiles"
    assert down_path in ("default", "1x4_64x256", "2x4", "1x8")
    use_1x4_64x256 = down_path == "1x4_64x256"
    use_2x4 = down_path == "2x4"
    use_1x8 = down_path == "1x8"
    topology_enabled, generic_xcd_count = (
        _get_down_device_config()
        if use_1x4_64x256 or use_2x4 or use_1x8
        else (False, 8)
    )
    block_m_per_4wave_group = 64

    # Down path selection. 1x4_64x256 uses a 1x4-wave M64xN256 workgroup;
    # 2x4 combines two independent 4-wave subgroups into one M128xN256
    # workgroup; 1x8 uses a 1x8-wave M64xN512 workgroup.
    if use_1x4_64x256:
        assert BLOCK_TILE_SIZE_M == 64
        assert BLOCK_TILE_SIZE_N == 256
    elif use_2x4:
        assert BLOCK_TILE_SIZE_M == 128
        assert BLOCK_TILE_SIZE_N == 256
    elif use_1x8:
        assert BLOCK_TILE_SIZE_M == 64
        assert BLOCK_TILE_SIZE_N == 512
        assert weight_quant_type == "per_tensor"
        assert act_quant_type == "per_tensor"
    else:
        assert down_output_padding_bytes is None

    cshuffle_2x4_bytes = 8 * 16 * 64 * 2

    # MI308X有4个XCC，每个XCC包含4个SE，每个SE包含5个CU。
    # topology map仅在MI308X上启用；每个分区的任务数由运行时有效任务数推导。
    gfx942_xcc_count = 4
    gfx942_se_per_xcc = 4
    gfx942_cu_per_se = 5
    gfx942_se_count = gfx942_xcc_count * gfx942_se_per_xcc
    gfx942_cu_count = gfx942_se_count * gfx942_cu_per_se
    down_1x8_topology_min_tasks_per_cu = 2
    down_1x8_topology_max_tasks_per_cu = 36
    if use_1x4_64x256 or use_2x4 or use_1x8:
        assert stage == "down" and alg == "prefill_1x4"
        assert N % BLOCK_TILE_SIZE_N == 0
        assert K % 64 == 0
        assert weight_dtype == "fp8"
        assert weight_quant_type in ("ptpc", "per_tensor")
        assert down_output_padding_bytes in (0, 32, 64, 128)
        if use_1x4_64x256:
            activation_bytes = block_m_per_4wave_group * K
            scale_bytes = BLOCK_TILE_SIZE_N * 4 if weight_quant_type == "ptpc" else 0
            cshuffle_bytes = 4 * 16 * 64 * (fx.BFloat16.width // 8)
            assert activation_bytes + scale_bytes + cshuffle_bytes <= 64 * 1024, (
                "1x4_64x256 exceeds gfx942 LDS capacity; "
                f"activation={activation_bytes}B, scale={scale_bytes}B, "
                f"cshuffle={cshuffle_bytes}B"
            )
        if use_2x4:
            activation_bytes = 2 * block_m_per_4wave_group * K
            assert activation_bytes + cshuffle_2x4_bytes <= 64 * 1024, (
                "2x4 requires activation and row-major CShuffle "
                "to fit gfx942 LDS; "
                f"activation={activation_bytes}B, "
                f"cshuffle={cshuffle_2x4_bytes}B"
            )
        if use_1x8:
            activation_bytes = block_m_per_4wave_group * K
            cshuffle_bytes = 8 * 16 * 64 * (fx.BFloat16.width // 8)
            assert activation_bytes + cshuffle_bytes <= 64 * 1024, (
                "1x8 exceeds gfx942 LDS capacity; "
                f"activation={activation_bytes}B, cshuffle={cshuffle_bytes}B"
            )
    output_row_stride = N + (
        down_output_padding_bytes // (fx.BFloat16.width // 8)
        if down_output_padding_bytes is not None
        else 0
    )
    # Supported native-fp8 prefill (weight, act) combos: weight ptpc requires act ptpc;
    # weight per_tensor allows act ptpc or per_tensor.
    if weight_dtype == "fp8" and alg == "prefill_1x4":
        assert (weight_quant_type == "ptpc" and act_quant_type == "ptpc") or (
            weight_quant_type == "per_tensor"
            and act_quant_type in ("ptpc", "per_tensor")
        ), (
            f"unsupported prefill quant combo (weight={weight_quant_type}, "
            f"act={act_quant_type})"
        )

    if alg == "splitk":

        @fx.struct
        class SharedStorage:
            sorted_lds: fx.Array[fx.Int32, 256, 16]

    if weight_dtype == "bf16":
        weight_dtype = fx.BFloat16
    elif weight_dtype == "fp8":
        weight_dtype = fx.Float8E4M3FNUZ

    def _encode_waitcnt(vmcnt=63, expcnt=7, lgkmcnt=63):
        """Encode s_waitcnt bitfield for CDNA3 (gfx94x)."""
        vm_lo = vmcnt & 0xF
        vm_hi = (vmcnt >> 4) & 0x3
        return vm_lo | (expcnt << 4) | (lgkmcnt << 8) | (vm_hi << 14)

    def _pack_scaled_bf16_pairs(values, scales):
        # 0x8000在这里按f32位型参与FMA；v_perm只取高16位，因此不是BF16 RNE。
        fma_bias = as_ir_value(fx.Uint32(0x8000)).bitcast(fx.Float32.ir_type)
        scaled = fxh.eltwise_op("llvm.fma.f32", values, scales, fma_bias)
        selector = fx.Uint32(0x07060302)
        packed = []
        for index in range_constexpr(0, scaled.numel, 2):
            packed.append(
                llvm.inline_asm(
                    ir.IntegerType.get_signless(32),
                    [
                        _raw(scaled[index + 1]),
                        _raw(scaled[index]),
                        _raw(selector),
                    ],
                    "v_perm_b32 $0, $1, $2, $3",
                    "=v,v,v,s",
                    has_side_effects=True,
                )
            )
        return packed

    def _store_scaled_bf16(source, scales, destination):
        for src, scale, dst in fxh.all_elements(source, scales, destination):
            dst.store(
                Vec.from_elements(
                    _pack_scaled_bf16_pairs(src.load(), scale.load()),
                    fx.Uint32,
                ).bitcast(fx.BFloat16)
            )

    down_ops = fxh.FlyObjCache()

    @flyc.kernel(known_block_size=[512, 1, 1])
    def moe_2stage_down_prefill_1x8(
        p_input: fx.Pointer,
        p_weight: fx.Pointer,
        p_output: fx.Pointer,
        p_sorted_ids: fx.Pointer,
        p_sorted_weights: fx.Pointer,
        p_sorted_expert_ids: fx.Pointer,
        p_num_valid_ids: fx.Pointer,
        p_w_scale: fx.Pointer,
        p_a_scale: fx.Pointer,
        M: fx.Int32,
        topology_map: fx.Constexpr[bool],
    ):
        """M64xN512：activation入LDS并同步，再循环执行预取、MFMA、scale和存储。"""
        max_valid_id = fxh.view_as_torch_tensor(p_num_valid_ids, (1,), fx.Int32)[0]
        e_idx = _map_down_task(
            max_valid_id,
            topology_map,
            block_m_per_4wave_group,
            down_1x8_topology_min_tasks_per_cu * gfx942_cu_count,
            down_1x8_topology_max_tasks_per_cu * gfx942_cu_count,
        )
        if e_idx * 64 < max_valid_id:
            BLOCK_M = 64
            BLOCK_N = 512
            BLOCK_K = 64
            WAVE_N = 64
            NUM_THREADS = 512

            e_offset = fx.Int64(e_idx)
            arg_p_input = fxh.view_as_torch_tensor(p_input, (M, TOPK, K), weight_dtype)
            arg_p_output = fxh.view_as_torch_tensor(
                fxh._as_ptr(p_output, fx.BFloat16)
                + e_offset * (BLOCK_M * output_row_stride),
                (BLOCK_M, output_row_stride),
            )
            output_store_rsrc = fx.buffer_ops.create_buffer_resource(
                arg_p_output,
                max_size=False,
                num_records_bytes=BLOCK_M * output_row_stride * 2,
            )
            arg_p_sorted_ids = fxh.view_as_torch_tensor(
                fxh._as_ptr(p_sorted_ids) + e_offset * BLOCK_M, (BLOCK_M,), fx.Int32
            )
            arg_p_sorted_weights = fxh.view_as_torch_tensor(
                fxh._as_ptr(p_sorted_weights) + e_offset * BLOCK_M,
                (BLOCK_M,),
                fx.Float32,
            )
            expert_id = fxh.view_as_torch_tensor(p_sorted_expert_ids, (1,), fx.Int32)[
                e_idx
            ]

            element_num = 16 // (weight_dtype.width // 8)
            arg_p_weight = fx.make_view(
                fxh._as_ptr(p_weight, weight_dtype) + fx.Int64(expert_id * N * K),
                fx.make_layout(
                    (
                        ((4, 2, 2, 4, 4, N // 256)),
                        (element_num, K // element_num),
                    ),
                    (
                        (
                            element_num,
                            16 * K,
                            32 * K,
                            64 * K,
                            4 * element_num,
                            256 * K,
                        ),
                        (1, 16 * element_num),
                    ),
                ),
            )
            arg_p_weight = fx.rocdl.make_buffer_tensor(arg_p_weight, max_size=False)

            swz_base = ((128 // weight_dtype.width) - 1).bit_length()
            a_swz = fx.SwizzleType.get(3, swz_base, 3)

            shared_allocator = fx.SharedAllocator()
            activation_storage = shared_allocator.allocate(
                fx.Array[weight_dtype, BLOCK_M * K]
            )
            cshuffle_storage = shared_allocator.allocate(
                fx.Array[fx.BFloat16, 8 * 16 * 64, 16]
            )
            cshuffle_lds = cshuffle_storage.peek().view(fx.make_layout(8 * 16 * 64, 1))
            ldsA0 = activation_storage.peek().view(
                fx.make_composed_layout(fx.static(a_swz), fxh.torch_layout(BLOCK_M, K))
            )

            arg_p_input = fx.rocdl.make_buffer_tensor(
                arg_p_input,
                max_size=False,
                num_records_bytes=fx.Int64(M)
                * (TOPK * K)
                * (arg_p_input.dtype.width // 8),
            )
            activation_copy_atom = down_ops.get_buffer_copy_atom(arg_p_input.dtype, 128)

            def flatten_A(tensor):
                return fx.group(fx.select(tensor, [1, 0]), 0, -1)

            cp_ldsA0 = flatten_A(ldsA0)
            cp_rows = flatten_A(
                fxh.make_1d_coord_tensor(ldsA0, 0, fx.get_iter(arg_p_sorted_ids))
            )
            cp_cols = flatten_A(
                fxh.make_1d_coord_tensor(ldsA0, 1, fx.make_int_tuple(0))
            )
            activation_atoms = BLOCK_M * K // element_num
            cp_lds_atoms = fx.logical_divide(cp_ldsA0, fx.make_layout(element_num, 1))
            cp_row_atoms = fx.logical_divide(cp_rows, fx.make_layout(element_num, 1))
            cp_col_atoms = fx.logical_divide(cp_cols, fx.make_layout(element_num, 1))

            # 1. Gather activation到LDS；barrier后整个工作组可安全读取。
            for atom_offset in range_constexpr(0, activation_atoms, NUM_THREADS):
                atom_index = fx.thread_idx.x + atom_offset
                if atom_index < activation_atoms:
                    dst = cp_lds_atoms[None, atom_index]
                    row = cp_row_atoms[None, atom_index]
                    col = cp_col_atoms[None, atom_index]
                    sorted_id = row[0].bitcast(fx.Uint32)
                    atom_A = fxh.atom_tensor(
                        arg_p_input,
                        (sorted_id & 0xFFFFFF, sorted_id >> 24, col[0]),
                        128,
                    )
                    fx.copy(activation_copy_atom, atom_A, dst)
            fx.gpu.barrier()

            weight = fx.flat_divide(arg_p_weight, (BLOCK_N, BLOCK_K))
            weight_n_permute = fx.make_layout((64, 2, 2, 2), (1, 256, 64, 128))
            weight = fx.composition(
                weight, fx.make_tile(weight_n_permute, None, None, None)
            )
            ldsA = fx.flat_divide(ldsA0, (BLOCK_M, BLOCK_K))

            nBN = fxh.div_up(N, BLOCK_N)
            nBK = fxh.div_up(K, BLOCK_K)
            mm = down_ops.create_thr_mma(weight_dtype, (8, 1, 1))

            c_fake_tensor = fx.make_view(
                fx.get_iter(arg_p_input),
                fx.make_ordered_layout((BLOCK_N, BLOCK_M), (0, 1)),
            )
            fragC = mm.make_fragment_C(c_fake_tensor)
            fragC_bf16 = fx.make_fragment_like(fragC, fx.BFloat16)
            frag_act = mm.make_fragment_B(ldsA[None, None, 0, 0])

            per_tensor_w_scale = fx.make_view(
                fxh._as_ptr(p_w_scale) + expert_id, fx.make_layout(1, 1)
            )[0]
            per_tensor_a_scale = fx.make_view(
                fx.recast_iter(fx.Float32, fxh._as_ptr(p_a_scale)), fx.make_layout(1, 1)
            )[0]

            sorted_weights = fx.make_view(
                fx.get_iter(arg_p_sorted_weights),
                fx.make_layout((BLOCK_N, BLOCK_M), (0, 1)),
            )
            frag_sorted_weight = down_ops.load_tiled_mma_fragC(
                mm, sorted_weights, copy_atom_bits=32
            )
            combined_scale = per_tensor_a_scale * per_tensor_w_scale
            frag_sorted_weight.store(frag_sorted_weight.load() * combined_scale)

            cshuffle_copy_atom = down_ops.get_universal_copy_atom(fx.BFloat16, 128)

            def cshuffle_and_store_output(output, block_n):
                lane_id = fx.Int32(fx.thread_idx.x % 64)
                wave_id = fx.Int32(fx.thread_idx.x // 64)
                lane_group = lane_id // 16
                lane_row = lane_id % 16
                wave_lds_base = wave_id * (16 * 64)

                def write_row_pair(row_pair):
                    row_in_8 = lane_row % 8
                    row_half = lane_row // 8
                    for channel_piece in range_constexpr(2):
                        channels_lo = Vec(
                            output[None, 2 * channel_piece, row_pair].load()
                        )
                        channels_hi = Vec(
                            output[None, 2 * channel_piece + 1, row_pair].load()
                        )
                        packed_bf16 = channels_lo.shuffle(channels_hi, list(range(8)))
                        logical_atom = lane_group * 2 + channel_piece
                        physical_atom = logical_atom ^ row_in_8
                        lds_offset = (
                            wave_lds_base
                            + ((row_half * 8 + row_in_8) * 8 + physical_atom) * 8
                        )
                        lds_dst = fx.make_view(
                            fx.get_iter(cshuffle_lds) + lds_offset, fx.make_layout(8, 1)
                        )
                        lds_frag = fx.make_fragment_like(lds_dst)
                        lds_frag.store(packed_bf16)
                        fx.copy(cshuffle_copy_atom, lds_frag, lds_dst)

                def read_store_row_pair(row_pair):
                    out_frags = []
                    byte_offsets = []
                    fx.rocdl.sched_barrier(0)
                    for row_half in range_constexpr(2):
                        output_row = (row_pair * 2 + row_half) * 8 + lane_id // 8
                        output_atom = lane_id % 8
                        physical_atom = output_atom ^ (lane_id // 8)
                        lds_offset = (
                            wave_lds_base
                            + ((row_half * 8 + lane_id // 8) * 8 + physical_atom) * 8
                        )
                        lds_src = fx.make_view(
                            fx.get_iter(cshuffle_lds) + lds_offset, fx.make_layout(8, 1)
                        )
                        out_frag = fx.make_fragment_like(lds_src)
                        fx.copy(cshuffle_copy_atom, lds_src, out_frag)
                        out_frags.append(out_frag)
                        output_column = (
                            fx.Int64(block_n) * BLOCK_N
                            + fx.Int64(wave_id) * WAVE_N
                            + fx.Int64(output_atom) * 8
                        )
                        byte_offsets.append(
                            (
                                (
                                    fx.Int64(output_row) * output_row_stride
                                    + output_column
                                )
                                * 2
                            ).to(fx.Int32)
                        )

                    fx.rocdl.s_waitcnt(_encode_waitcnt(lgkmcnt=1))
                    fx.buffer_ops.buffer_store(
                        Vec(out_frags[0].load()).bitcast(fx.Int32),
                        output_store_rsrc,
                        byte_offsets[0],
                        cache_modifier=_DOWN_STORE_CACHE_MODIFIER,
                        offset_is_bytes=True,
                    )
                    fx.rocdl.s_waitcnt(_encode_waitcnt(lgkmcnt=0))
                    fx.buffer_ops.buffer_store(
                        Vec(out_frags[1].load()).bitcast(fx.Int32),
                        output_store_rsrc,
                        byte_offsets[1],
                        cache_modifier=_DOWN_STORE_CACHE_MODIFIER,
                        offset_is_bytes=True,
                    )

                for row_pair in range_constexpr(4):
                    write_row_pair(row_pair)
                    read_store_row_pair(row_pair)

            def enter_prefetch_stage():
                fx.rocdl.sched_barrier(0)
                fx.rocdl.s_setprio(1)
                fx.rocdl.sched_barrier(0)

            def enter_compute_stage():
                fx.rocdl.sched_barrier(0)
                fx.rocdl.s_setprio(3)
                fx.rocdl.sched_barrier(0)

            # Prologue: activation is synchronized in LDS; seed weight ping-pong.
            enter_prefetch_stage()
            frag_weight = down_ops.load_tiled_mma_fragA(mm, weight, [None, None, 0, 0])
            frag_weight_slots = [frag_weight, fx.make_fragment_like(frag_weight)]

            def run_k_core(logical_block_n, k_core):
                current_slot = k_core % 2
                next_slot = (k_core + 1) % 2
                # 读当前activation，同时预取下一K-core（或下一N块）的weight。
                down_ops.load_tiled_mma_fragB(
                    mm, ldsA, [None, None, 0, k_core], frag_act
                )
                if const_expr(k_core + 1 < nBK):
                    down_ops.load_tiled_mma_fragA(
                        mm,
                        weight,
                        [None, None, logical_block_n, k_core + 1],
                        frag_weight_slots[next_slot],
                    )
                else:
                    down_ops.load_tiled_mma_fragA(
                        mm,
                        weight,
                        [None, None, logical_block_n + 1, 0],
                        frag_weight_slots[next_slot],
                    )
                if const_expr(k_core != 1):
                    enter_compute_stage()
                fx.gemm(mm, fragC, frag_weight_slots[current_slot], frag_act, fragC)
                if const_expr(k_core != 0):
                    enter_prefetch_stage()

            loop_init = [frag_weight.load()]
            # 2. 每个N512块：恢复状态 -> 预取/MFMA -> scale/BF16 -> CShuffle/store。
            for block_n, state in range(
                fx.Int64(0), fx.Int64(nBN), fx.Int64(1), init=loop_init
            ):
                frag_weight_slots[0].store(state[0])
                fragC.fill(0)
                fx.rocdl.s_setprio(1)

                for k_core in range_constexpr(nBK):
                    run_k_core(block_n, k_core)

                # 融合activation/weight/routing scale并转换为BF16。
                _store_scaled_bf16(fragC, frag_sorted_weight, fragC_bf16)
                fx.rocdl.s_setprio(0)
                cshuffle_and_store_output(fragC_bf16, block_n)

                yield [frag_weight_slots[nBK % 2].load()]

            fx.rocdl.sched_barrier(0)
            fx.rocdl.s_setprio(0)
            fx.rocdl.sched_barrier(0)

    @flyc.jit
    def _map_down_task(
        valid_rows: fx.Int32,
        topology_map: fx.Constexpr[bool],
        task_rows: fx.Constexpr[int],
        topology_min_tasks: fx.Constexpr[int] = 0,
        topology_max_tasks: fx.Constexpr[int] = 0,
    ):
        """将down工作组映射到generic XCD或MI308X XCC/SE/CU。"""
        workgroup_idx = fx.Int32(fx.gpu.block_idx.y)
        valid_rows_u32 = fx.Uint32(valid_rows)
        valid_tasks = valid_rows_u32 // task_rows
        valid_tasks += fx.Uint32(valid_rows_u32 % task_rows != 0)

        swizzle_chunk = valid_tasks // generic_xcd_count
        swizzle_limit = swizzle_chunk * generic_xcd_count
        swizzled_e_idx = (
            workgroup_idx % generic_xcd_count
        ) * swizzle_chunk + workgroup_idx // generic_xcd_count
        generic_e_idx = fx.Int32(
            arith.select(
                workgroup_idx < swizzle_limit,
                swizzled_e_idx,
                workgroup_idx,
            )
        )
        e_idx = generic_e_idx
        if const_expr(topology_map):
            # 只置换可均分到全部SE的最大前缀，余下任务保持identity。
            # 物理调度顺序依次交错XCC、SE和CU；这里将每个CU收到的任务
            # 转置成连续逻辑区间。列长由商和余数得到，因而对任意Batch
            # 都是严格双射，无需写入任何Batch或shape相关常量。
            workgroup_idx_u32 = fx.Uint32(workgroup_idx)
            tasks_per_se = fx.Uint32(valid_tasks // gfx942_se_count)
            mapped_tasks = tasks_per_se * gfx942_se_count
            tasks_per_xcc = tasks_per_se * gfx942_se_per_xcc

            xcc_id = workgroup_idx_u32 & (gfx942_xcc_count - 1)
            xcc_local_idx = workgroup_idx_u32 >> 2
            # XCC分段负责L2局部性；SE/CU层级用于匹配gfx942的dispatch顺序，
            # 避免只做XCC分段时出现跨SE阶段失衡。
            se_slot = xcc_local_idx & (gfx942_se_per_xcc - 1)
            within_se = xcc_local_idx >> 2
            cu_slot = within_se % gfx942_cu_per_se
            cu_round = within_se // gfx942_cu_per_se
            short_cu_tasks = tasks_per_se // gfx942_cu_per_se
            long_cu_count = tasks_per_se % gfx942_cu_per_se
            cu_prefix_extra = arith.select(
                cu_slot < long_cu_count,
                cu_slot,
                long_cu_count,
            )
            se_local_rank = cu_slot * short_cu_tasks + cu_prefix_extra + cu_round
            logical_xcc = (xcc_id + 2) & (gfx942_xcc_count - 1)
            topology_e_idx = (
                logical_xcc * tasks_per_xcc + se_slot * tasks_per_se + se_local_rank
            )
            topology_e_idx = fx.Int32(
                arith.select(
                    workgroup_idx_u32 < mapped_tasks,
                    topology_e_idx,
                    workgroup_idx_u32,
                )
            )
            use_topology = valid_tasks >= topology_min_tasks
            if const_expr(topology_max_tasks > 0):
                use_topology &= valid_tasks <= topology_max_tasks
            e_idx = fx.Int32(
                arith.select(
                    use_topology,
                    topology_e_idx,
                    generic_e_idx,
                )
            )
        return e_idx

    @flyc.jit
    def launch_prefill_1x4(
        p_input: fx.Pointer,
        p_weight: fx.Pointer,
        p_output: fx.Pointer,
        p_sorted_ids: fx.Pointer,
        p_sorted_weights: fx.Pointer,
        p_sorted_expert_ids: fx.Pointer,
        p_num_valid_ids: fx.Pointer,
        p_w_scale: fx.Pointer,
        p_a_scale: fx.Pointer,
        M: fx.Int32,
        task_num: fx.Int32,
        stream: fx.Stream,
    ):
        CompilationContext.get_current()
        down_ops.clear_all()
        generic_kernel = moe_2stage_down_prefill_1x8(
            p_input,
            p_weight,
            p_output,
            p_sorted_ids,
            p_sorted_weights,
            p_sorted_expert_ids,
            p_num_valid_ids,
            p_w_scale,
            p_a_scale,
            M,
            False,
            value_attrs={
                "passthrough": [
                    ["target-features", "-packed-fp32-ops"],
                    ["amdgpu-waves-per-eu", "4,4"],
                ]
            },
        )
        if const_expr(topology_enabled):
            down_ops.clear_all()
            topology_kernel = moe_2stage_down_prefill_1x8(
                p_input,
                p_weight,
                p_output,
                p_sorted_ids,
                p_sorted_weights,
                p_sorted_expert_ids,
                p_num_valid_ids,
                p_w_scale,
                p_a_scale,
                M,
                True,
                value_attrs={
                    "passthrough": [
                        ["target-features", "-packed-fp32-ops"],
                        ["amdgpu-waves-per-eu", "4,4"],
                    ]
                },
            )
            minimum_active_tasks = fxh.div_up(M * TOPK, block_m_per_4wave_group)
            topology_lower_bound = down_1x8_topology_min_tasks_per_cu * gfx942_cu_count
            topology_upper_bound = down_1x8_topology_max_tasks_per_cu * gfx942_cu_count
            use_topology_map = (task_num >= topology_lower_bound) & (
                minimum_active_tasks <= topology_upper_bound
            )

            def launch_1x8(kernel):
                kernel.launch(grid=(1, task_num, 1), block=(512, 1, 1), stream=stream)

            if use_topology_map:
                launch_1x8(topology_kernel)
            else:
                launch_1x8(generic_kernel)
        else:
            generic_kernel.launch(
                grid=(1, task_num, 1), block=(512, 1, 1), stream=stream
            )

    return launch_prefill_1x4
