
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003528                       # Number of seconds simulated
sim_ticks                                  3528273696                       # Number of ticks simulated
final_tick                               533092653633                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 173198                       # Simulator instruction rate (inst/s)
host_op_rate                                   219525                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 302033                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912900                       # Number of bytes of host memory used
host_seconds                                 11681.75                       # Real time elapsed on the host
sim_insts                                  2023250375                       # Number of instructions simulated
sim_ops                                    2564433896                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        49280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        27136                       # Number of bytes read from this memory
system.physmem.bytes_read::total                79232                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2816                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        78720                       # Number of bytes written to this memory
system.physmem.bytes_written::total             78720                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          385                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          212                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   619                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             615                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  615                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       399062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13967170                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       399062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7691013                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                22456308                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       399062                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       399062                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             798124                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          22311194                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               22311194                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          22311194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       399062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13967170                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       399062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7691013                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               44767502                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8461089                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3113428                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2556430                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203299                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1253896                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1205026                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314442                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8820                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3203110                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17072752                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3113428                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1519468                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3663881                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1086531                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        640662                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1566126                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80681                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8387839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.502271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.341353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4723958     56.32%     56.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366723      4.37%     60.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317730      3.79%     64.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342833      4.09%     68.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          299587      3.57%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154224      1.84%     73.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101381      1.21%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          271011      3.23%     78.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1810392     21.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8387839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367970                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.017796                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3372297                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       597291                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3483287                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55615                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        879340                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507581                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1012                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20247059                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6353                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        879340                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3541235                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         252943                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        69412                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3366255                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       278646                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19550900                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          584                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        174630                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76403                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           56                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27155807                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91139900                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91139900                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10348823                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3306                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1709                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           742037                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1938998                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007046                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26132                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       338153                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18428843                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3302                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14776896                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27962                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6152501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18805465                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          106                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8387839                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761705                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.909590                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2968542     35.39%     35.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1778739     21.21%     56.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1203938     14.35%     70.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       764975      9.12%     80.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       748403      8.92%     88.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       443864      5.29%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338785      4.04%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        75030      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65563      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8387839                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108492     69.14%     69.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21602     13.77%     82.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26808     17.09%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12147045     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200860      1.36%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1579558     10.69%     94.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847836      5.74%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14776896                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.746453                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156907                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010618                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38126498                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24584772                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14361455                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14933803                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26398                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       709795                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227146                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           65                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        879340                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         179895                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16214                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18432145                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        30239                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1938998                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007046                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1704                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11454                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          808                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          128                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122276                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115604                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237880                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14518582                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1486117                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258312                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2310319                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2058376                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            824202                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.715924                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14376406                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14361455                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9362696                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26139242                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.697353                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358185                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6193187                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205412                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7508499                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.630063                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.174589                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2984225     39.74%     39.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041034     27.18%     66.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834335     11.11%     78.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428133      5.70%     83.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       368435      4.91%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       181277      2.41%     91.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       200886      2.68%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101609      1.35%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       368565      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7508499                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       368565                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25572448                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37745338                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3656                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  73250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.846109                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.846109                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.181881                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.181881                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65559407                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19691931                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18996900                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8461089                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3126952                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2546581                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       209966                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1331672                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1229784                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          320583                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9351                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3451828                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17075555                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3126952                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1550367                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3586200                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1075577                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        493360                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1687342                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        84768                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8393551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.506049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4807351     57.27%     57.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          192325      2.29%     59.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          252963      3.01%     62.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          379785      4.52%     67.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          368370      4.39%     71.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          278908      3.32%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          166177      1.98%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          249411      2.97%     79.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1698261     20.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8393551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369569                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.018127                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3566442                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       482216                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3455780                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27159                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        861953                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       527546                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          196                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20425770                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1073                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        861953                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3756993                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         100454                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       106642                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3287917                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       279586                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19823619                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           65                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        120114                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        88377                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27629221                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92315047                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92315047                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17134198                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10495018                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4145                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2327                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           796103                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1837712                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       970708                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18788                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       347721                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18417339                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3946                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14816602                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27860                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6012121                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18297919                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          602                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8393551                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765236                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895989                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2884073     34.36%     34.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1856006     22.11%     56.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1206330     14.37%     70.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       814069      9.70%     80.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       761767      9.08%     89.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       407609      4.86%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       299540      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        89880      1.07%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74277      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8393551                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          72391     69.31%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.31% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14863     14.23%     83.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17190     16.46%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12330900     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209051      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1673      0.01%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1463233      9.88%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       811745      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14816602                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.751146                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             104444                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007049                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38159059                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24433490                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14399477                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14921046                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50146                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       706804                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          225                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       245867                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        861953                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          58254                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9820                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18421290                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       127340                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1837712                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       970708                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2274                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7462                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       128290                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118743                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       247033                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14532472                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1377442                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       284130                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2171556                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2035357                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            794114                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.717565                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14403607                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14399477                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9249820                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25976648                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.701847                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356082                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10034569                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12333791                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6087467                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3344                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       213194                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7531597                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.637606                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.152662                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2874823     38.17%     38.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2180030     28.95%     67.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       800040     10.62%     77.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       458615      6.09%     83.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       383538      5.09%     88.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       194074      2.58%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       184897      2.45%     93.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        80708      1.07%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       374872      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7531597                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10034569                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12333791                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1855749                       # Number of memory references committed
system.switch_cpus1.commit.loads              1130908                       # Number of loads committed
system.switch_cpus1.commit.membars               1672                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1769173                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11117162                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       251721                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       374872                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25577983                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37704985                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3085                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  67538                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10034569                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12333791                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10034569                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.843194                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.843194                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.185967                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.185967                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65395640                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19892762                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18862600                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3344                       # number of misc regfile writes
system.l2.replacements                            619                       # number of replacements
system.l2.tagsinuse                      131071.960248                       # Cycle average of tags in use
system.l2.total_refs                          1771005                       # Total number of references to valid blocks.
system.l2.sampled_refs                         131691                       # Sample count of references to valid blocks.
system.l2.avg_refs                          13.448186                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         89059.365759                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.965821                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    200.311398                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.973818                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    111.780792                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst                   161                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          18478.338920                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst            135.460362                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          22903.763379                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.679469                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001528                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000084                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.000853                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.001228                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.140979                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.001033                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.174742                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         9432                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4898                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   14332                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             7150                       # number of Writeback hits
system.l2.Writeback_hits::total                  7150                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         9432                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4898                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14332                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         9432                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4898                       # number of overall hits
system.l2.overall_hits::total                   14332                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          385                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          212                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   619                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          385                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          212                       # number of demand (read+write) misses
system.l2.demand_misses::total                    619                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          385                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          212                       # number of overall misses
system.l2.overall_misses::total                   619                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       440818                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     17614423                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       426720                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data      9072200                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        27554161                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       440818                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     17614423                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       426720                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data      9072200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         27554161                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       440818                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     17614423                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       426720                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data      9072200                       # number of overall miss cycles
system.l2.overall_miss_latency::total        27554161                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9817                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               14951                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         7150                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              7150                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9817                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5110                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14951                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9817                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5110                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14951                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.039218                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.041487                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.041402                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.039218                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.041487                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.041402                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.039218                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.846154                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.041487                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.041402                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40074.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45751.748052                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 38792.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 42793.396226                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 44513.991922                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40074.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45751.748052                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 38792.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 42793.396226                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 44513.991922                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40074.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45751.748052                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 38792.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 42793.396226                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 44513.991922                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  615                       # number of writebacks
system.l2.writebacks::total                       615                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          385                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          212                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              619                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          212                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               619                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          212                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              619                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       376889                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     15365308                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       362479                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data      7835902                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     23940578                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       376889                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     15365308                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       362479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data      7835902                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     23940578                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       376889                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     15365308                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       362479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data      7835902                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     23940578                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.039218                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.041487                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.041402                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.039218                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.041487                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.041402                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.039218                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.846154                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.041487                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.041402                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34262.636364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39909.890909                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 32952.636364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 36961.801887                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 38676.216478                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34262.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39909.890909                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 32952.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 36961.801887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 38676.216478                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34262.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39909.890909                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 32952.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 36961.801887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 38676.216478                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.965802                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573775                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817738.248639                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.965802                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017573                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882958                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1566114                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1566114                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1566114                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1566114                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1566114                       # number of overall hits
system.cpu0.icache.overall_hits::total        1566114                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       531247                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       531247                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       531247                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       531247                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       531247                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       531247                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1566126                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1566126                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1566126                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1566126                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1566126                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1566126                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 44270.583333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 44270.583333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 44270.583333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 44270.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 44270.583333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 44270.583333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       452488                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       452488                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       452488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       452488                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       452488                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       452488                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41135.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41135.272727                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41135.272727                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41135.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41135.272727                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41135.272727                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9817                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174470308                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10073                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17320.590489                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.037057                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.962943                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898582                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101418                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1168560                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1168560                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1641                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1641                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1945247                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1945247                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1945247                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1945247                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37509                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37509                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            5                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37514                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37514                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37514                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37514                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    921942559                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    921942559                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       121611                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       121611                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    922064170                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    922064170                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    922064170                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    922064170                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1206069                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1206069                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1641                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982761                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982761                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982761                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982761                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031100                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031100                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018920                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018920                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018920                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018920                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 24579.235890                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24579.235890                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 24322.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 24322.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 24579.201631                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24579.201631                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 24579.201631                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24579.201631                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4368                       # number of writebacks
system.cpu0.dcache.writebacks::total             4368                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27692                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27692                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27697                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27697                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27697                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27697                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9817                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9817                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9817                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9817                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9817                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9817                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    118121842                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    118121842                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    118121842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    118121842                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    118121842                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    118121842                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008140                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008140                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004951                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004951                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004951                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004951                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12032.376693                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12032.376693                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12032.376693                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12032.376693                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12032.376693                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12032.376693                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.970559                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1004910748                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2026029.733871                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.970559                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020786                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1687327                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1687327                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1687327                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1687327                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1687327                       # number of overall hits
system.cpu1.icache.overall_hits::total        1687327                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       574575                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       574575                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       574575                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       574575                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       574575                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       574575                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1687342                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1687342                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1687342                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1687342                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1687342                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1687342                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst        38305                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total        38305                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst        38305                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total        38305                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst        38305                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total        38305                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       447526                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       447526                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       447526                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       447526                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       447526                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       447526                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 34425.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 34425.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 34425.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 34425.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 34425.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 34425.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5110                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158242199                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5366                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              29489.787365                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.163444                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.836556                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.883451                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.116549                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1048524                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1048524                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       721088                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        721088                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1754                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1754                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1672                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1672                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1769612                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1769612                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1769612                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1769612                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13037                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13037                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          305                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          305                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13342                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13342                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13342                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13342                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    317813836                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    317813836                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     14179357                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     14179357                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    331993193                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    331993193                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    331993193                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    331993193                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1061561                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1061561                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       721393                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       721393                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1672                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1672                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1782954                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1782954                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1782954                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1782954                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012281                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012281                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000423                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000423                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007483                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007483                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007483                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007483                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24377.835085                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24377.835085                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 46489.695082                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46489.695082                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 24883.315320                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24883.315320                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 24883.315320                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24883.315320                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        44253                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        44253                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2782                       # number of writebacks
system.cpu1.dcache.writebacks::total             2782                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7927                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7927                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          305                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          305                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8232                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8232                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8232                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8232                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5110                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5110                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5110                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5110                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5110                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5110                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     54199612                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     54199612                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     54199612                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     54199612                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     54199612                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     54199612                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004814                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004814                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002866                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002866                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002866                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002866                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 10606.577691                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10606.577691                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 10606.577691                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 10606.577691                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 10606.577691                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 10606.577691                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
