/*
 * BIF support for the Paintbox programmable IPU
 *
 * Copyright (C) 2018 Google, Inc.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <linux/debugfs.h>
#include <linux/err.h>
#include <linux/kernel.h>
#include <linux/seq_file.h>
#include <linux/types.h>

#include "ipu-bif-debug.h"
#include "ipu-client.h"
#include "ipu-debug.h"
#include "ipu-regs.h"

static uint64_t ipu_bif_reg_entry_read(
		struct paintbox_debug_reg_entry *reg_entry)
{
	struct paintbox_debug *debug = reg_entry->debug;
	struct paintbox_data *pb = debug->pb;

	return ipu_readq(pb->dev, IPU_CSR_AXI_OFFSET + reg_entry->reg_offset);
}

static void ipu_bif_reg_entry_write(
		struct paintbox_debug_reg_entry *reg_entry, uint64_t val)
{
	struct paintbox_debug *debug = reg_entry->debug;
	struct paintbox_data *pb = debug->pb;

	ipu_writeq(pb->dev, val, IPU_CSR_AXI_OFFSET + reg_entry->reg_offset);
}

static const char *ipu_bif_reg_names[IO_AXI_NUM_REGS] = {
	REG_NAME_ENTRY(BIF_AXI_CTRL_DMA0),
	REG_NAME_ENTRY(BIF_AXI_CTRL_DMA1),
	REG_NAME_ENTRY(BIF_AXI_CTRL_DMA2),
	REG_NAME_ENTRY(BIF_AXI_CTRL_DMA3),
	REG_NAME_ENTRY(BIF_AXI_CTRL_MMU),
	REG_NAME_ENTRY(BIF_IMR),
	REG_NAME_ENTRY(BIF_ISR),
	REG_NAME_ENTRY(BIF_ISR_OVF),
	REG_NAME_ENTRY(BIF_TO_ERR_CFG),
	REG_NAME_ENTRY(BIF_ERR_LOG),
	REG_NAME_ENTRY(BIF_ERR_LOG_BUS_ADDR),
	REG_NAME_ENTRY(BIF_PMON_CFG),
	REG_NAME_ENTRY(BIF_PMON_CNT_0_CFG),
	REG_NAME_ENTRY(BIF_PMON_CNT_0),
	REG_NAME_ENTRY(BIF_PMON_CNT_0_STS_ACC),
	REG_NAME_ENTRY(BIF_PMON_CNT_0_STS),
	REG_NAME_ENTRY(BIF_PMON_CNT_1_CFG),
	REG_NAME_ENTRY(BIF_PMON_CNT_1),
	REG_NAME_ENTRY(BIF_PMON_CNT_1_STS_ACC),
	REG_NAME_ENTRY(BIF_PMON_CNT_1_STS),
	REG_NAME_ENTRY(BIF_IER),
	REG_NAME_ENTRY(BIF_ITR),
};

static inline int ipu_bif_dump_reg(struct paintbox_data *pb,
		uint32_t reg_offset, char *buf, int *written, size_t len)
{
	const char *reg_name = ipu_bif_reg_names[REG_INDEX(reg_offset)];

	return ipu_debug_dump_register(pb, IPU_CSR_AXI_OFFSET, reg_offset,
			reg_name, buf, written, len);
}

int ipu_bif_dump_registers(struct paintbox_debug *debug, char *buf, size_t len)
{
	struct paintbox_data *pb = debug->pb;
	unsigned int i;
	int ret, written = 0;

	for (i = 0; i < IO_AXI_NUM_REGS; i++) {
		if (ipu_bif_reg_names[i] != NULL) {
			ret = ipu_bif_dump_reg(pb, i * IPU_REG_WIDTH, buf,
					&written, len);
			if (ret < 0) {
				dev_err(pb->dev, "%s: register dump error, %d",
						__func__, ret);
				return ret;
			}
		}
	}

	return written;
}

void ipu_bif_debug_init(struct paintbox_data *pb)
{
	ipu_debug_create_entry(pb, &pb->bif_debug, pb->debug_root, "bif", -1,
			ipu_bif_dump_registers, NULL, pb);

	ipu_debug_create_reg_entries(pb, &pb->bif_debug, ipu_bif_reg_names,
			IO_AXI_NUM_REGS, ipu_bif_reg_entry_write,
			ipu_bif_reg_entry_read);
}

void ipu_bif_debug_remove(struct paintbox_data *pb)
{
	ipu_debug_free_reg_entries(&pb->bif_debug);
	ipu_debug_free_entry(&pb->bif_debug);
}
