;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV -7, <-20
	CMP -207, <-120
	ADD #270, <1
	DAT #207, #-620
	SUB @127, 106
	ADD #-670, <701
	CMP -207, <-120
	SUB 20, @12
	ADD #270, <1
	SLT 20, @12
	SLT 20, @12
	ADD @13, 0
	ADD @127, 106
	ADD @127, 106
	ADD @127, 106
	DAT #147, #100
	SLT 20, @12
	SUB @127, 106
	ADD 130, 9
	ADD 130, 9
	JMP @72, #200
	SLT 20, @12
	CMP -207, <-120
	MOV 702, -10
	ADD 130, 9
	ADD 130, 9
	JMP -7, @-20
	SUB @127, 106
	JMN @17, #270
	JMN @17, #270
	JMP -7, @-20
	MOV 20, @12
	SUB #102, -401
	SUB -7, <-20
	CMP -207, <-120
	JMP <127, 106
	ADD @270, <4
	JMP <127, 106
	SUB @127, 106
	SPL 0, <332
	JMP -7, @-20
	CMP #270, <1
	CMP #270, <1
	MOV -7, <-20
	ADD 270, 60
	ADD 270, 60
	SUB 3, @20
