; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --scrub-attributes --version 2
; DO NOT EDIT -- This file was generated from test/CodeGen/CHERI-Generic/Inputs/cap-from-ptr.ll
;; Check that we can correctly generate code for llvm.cheri.cap.from.pointer()
;; This previously asserted on RISC-V due to a broken ISel pattern.
;; We pipe this input through instcombine first to ensure SelectionDAG sees canonical IR.
; RUN: opt -mtriple=riscv32 --relocation-model=pic -target-abi il32pc64f -mattr=+xcheri,+cap-mode,+f -passes=instcombine -S < %s | FileCheck %s --check-prefix=CHECK-IR
; RUN: opt -mtriple=riscv32 --relocation-model=pic -target-abi il32pc64f -mattr=+xcheri,+cap-mode,+f -passes=instcombine -S < %s | llc -mtriple=riscv32 --relocation-model=pic -target-abi il32pc64f -mattr=+xcheri,+cap-mode,+f | FileCheck %s --check-prefix=PURECAP
; RUN: opt -mtriple=riscv32 --relocation-model=pic -target-abi ilp32f -mattr=+xcheri,+f -passes=instcombine -S < %s | llc -mtriple=riscv32 --relocation-model=pic -target-abi ilp32f -mattr=+xcheri,+f | FileCheck %s --check-prefix=HYBRID

define internal ptr addrspace(200) @test(ptr addrspace(200) %ptr, ptr addrspace(200) %cap, i32 %offset) nounwind {
; PURECAP-LABEL: test:
; PURECAP:       # %bb.0: # %entry
; PURECAP-NEXT:    bnez a2, .LBB0_2
; PURECAP-NEXT:  # %bb.1: # %entry
; PURECAP-NEXT:    cmove ca1, cnull
; PURECAP-NEXT:    j .LBB0_3
; PURECAP-NEXT:  .LBB0_2:
; PURECAP-NEXT:    csetaddr ca1, ca1, a2
; PURECAP-NEXT:  .LBB0_3: # %entry
; PURECAP-NEXT:    sc ca1, 0(ca0)
; PURECAP-NEXT:    cmove ca0, ca1
; PURECAP-NEXT:    ret
;
; HYBRID-LABEL: test:
; HYBRID:       # %bb.0: # %entry
; HYBRID-NEXT:    bnez a2, .LBB0_2
; HYBRID-NEXT:  # %bb.1: # %entry
; HYBRID-NEXT:    cmove ca1, cnull
; HYBRID-NEXT:    j .LBB0_3
; HYBRID-NEXT:  .LBB0_2:
; HYBRID-NEXT:    csetaddr ca1, ca1, a2
; HYBRID-NEXT:  .LBB0_3: # %entry
; HYBRID-NEXT:    sc.cap ca1, (ca0)
; HYBRID-NEXT:    cmove ca0, ca1
; HYBRID-NEXT:    ret
; CHECK-IR-LABEL: define internal ptr addrspace(200) @test
; CHECK-IR-SAME: (ptr addrspace(200) [[PTR:%.*]], ptr addrspace(200) [[CAP:%.*]], i32 [[OFFSET:%.*]]) #[[ATTR0:[0-9]+]] {
; CHECK-IR-NEXT:  entry:
; CHECK-IR-NEXT:    [[NEW:%.*]] = call ptr addrspace(200) @llvm.cheri.cap.from.pointer.i32(ptr addrspace(200) [[CAP]], i32 [[OFFSET]])
; CHECK-IR-NEXT:    store ptr addrspace(200) [[NEW]], ptr addrspace(200) [[PTR]], align 16
; CHECK-IR-NEXT:    ret ptr addrspace(200) [[NEW]]
;
entry:
  %new = call ptr addrspace(200) @llvm.cheri.cap.from.pointer.i32(ptr addrspace(200) %cap, i32 %offset)
  store ptr addrspace(200) %new, ptr addrspace(200) %ptr, align 16
  ret ptr addrspace(200) %new
}

;; (int_cheri_cap_from_ptr x, 0) -> null
define internal ptr addrspace(200) @cap_from_ptr_zero(ptr addrspace(200) %ptr, ptr addrspace(200) %cap) nounwind {
; PURECAP-LABEL: cap_from_ptr_zero:
; PURECAP:       # %bb.0: # %entry
; PURECAP-NEXT:    sc cnull, 0(ca0)
; PURECAP-NEXT:    cmove ca0, cnull
; PURECAP-NEXT:    ret
;
; HYBRID-LABEL: cap_from_ptr_zero:
; HYBRID:       # %bb.0: # %entry
; HYBRID-NEXT:    sc.cap cnull, (ca0)
; HYBRID-NEXT:    cmove ca0, cnull
; HYBRID-NEXT:    ret
; CHECK-IR-LABEL: define internal ptr addrspace(200) @cap_from_ptr_zero
; CHECK-IR-SAME: (ptr addrspace(200) [[PTR:%.*]], ptr addrspace(200) [[CAP:%.*]]) #[[ATTR0]] {
; CHECK-IR-NEXT:  entry:
; CHECK-IR-NEXT:    store ptr addrspace(200) null, ptr addrspace(200) [[PTR]], align 16
; CHECK-IR-NEXT:    ret ptr addrspace(200) null
;
entry:
  %new = call ptr addrspace(200) @llvm.cheri.cap.from.pointer.i32(ptr addrspace(200) %cap, i32 0)
  store ptr addrspace(200) %new, ptr addrspace(200) %ptr, align 16
  ret ptr addrspace(200) %new
}

;; Check that (int_cheri_cap_from_ptr ddc, x) can use the DDC register directly
define internal ptr addrspace(200) @cap_from_ptr_ddc(ptr addrspace(200) %ptr, i32 %offset) nounwind {
; PURECAP-LABEL: cap_from_ptr_ddc:
; PURECAP:       # %bb.0: # %entry
; PURECAP-NEXT:    cspecialr ca2, ddc
; PURECAP-NEXT:    bnez a1, .LBB2_2
; PURECAP-NEXT:  # %bb.1: # %entry
; PURECAP-NEXT:    cmove ca1, cnull
; PURECAP-NEXT:    j .LBB2_3
; PURECAP-NEXT:  .LBB2_2:
; PURECAP-NEXT:    csetaddr ca1, ca2, a1
; PURECAP-NEXT:  .LBB2_3: # %entry
; PURECAP-NEXT:    sc ca1, 0(ca0)
; PURECAP-NEXT:    cmove ca0, ca1
; PURECAP-NEXT:    ret
;
; HYBRID-LABEL: cap_from_ptr_ddc:
; HYBRID:       # %bb.0: # %entry
; HYBRID-NEXT:    cspecialr ca2, ddc
; HYBRID-NEXT:    bnez a1, .LBB2_2
; HYBRID-NEXT:  # %bb.1: # %entry
; HYBRID-NEXT:    cmove ca1, cnull
; HYBRID-NEXT:    j .LBB2_3
; HYBRID-NEXT:  .LBB2_2:
; HYBRID-NEXT:    csetaddr ca1, ca2, a1
; HYBRID-NEXT:  .LBB2_3: # %entry
; HYBRID-NEXT:    sc.cap ca1, (ca0)
; HYBRID-NEXT:    cmove ca0, ca1
; HYBRID-NEXT:    ret
; CHECK-IR-LABEL: define internal ptr addrspace(200) @cap_from_ptr_ddc
; CHECK-IR-SAME: (ptr addrspace(200) [[PTR:%.*]], i32 [[OFFSET:%.*]]) #[[ATTR0]] {
; CHECK-IR-NEXT:  entry:
; CHECK-IR-NEXT:    [[DDC:%.*]] = call ptr addrspace(200) @llvm.cheri.ddc.get()
; CHECK-IR-NEXT:    [[NEW:%.*]] = call ptr addrspace(200) @llvm.cheri.cap.from.pointer.i32(ptr addrspace(200) [[DDC]], i32 [[OFFSET]])
; CHECK-IR-NEXT:    store ptr addrspace(200) [[NEW]], ptr addrspace(200) [[PTR]], align 16
; CHECK-IR-NEXT:    ret ptr addrspace(200) [[NEW]]
;
entry:
  %ddc = call ptr addrspace(200) @llvm.cheri.ddc.get()
  %new = call ptr addrspace(200) @llvm.cheri.cap.from.pointer.i32(ptr addrspace(200) %ddc, i32 %offset)
  store ptr addrspace(200) %new, ptr addrspace(200) %ptr, align 16
  ret ptr addrspace(200) %new
}

;; Check that (int_cheri_cap_from_ptr x, 0) -> null has priority over direct DDC usage
define internal ptr addrspace(200) @cap_from_ptr_ddc_zero(ptr addrspace(200) %ptr) nounwind {
; PURECAP-LABEL: cap_from_ptr_ddc_zero:
; PURECAP:       # %bb.0: # %entry
; PURECAP-NEXT:    sc cnull, 0(ca0)
; PURECAP-NEXT:    cmove ca0, cnull
; PURECAP-NEXT:    ret
;
; HYBRID-LABEL: cap_from_ptr_ddc_zero:
; HYBRID:       # %bb.0: # %entry
; HYBRID-NEXT:    sc.cap cnull, (ca0)
; HYBRID-NEXT:    cmove ca0, cnull
; HYBRID-NEXT:    ret
; CHECK-IR-LABEL: define internal ptr addrspace(200) @cap_from_ptr_ddc_zero
; CHECK-IR-SAME: (ptr addrspace(200) [[PTR:%.*]]) #[[ATTR0]] {
; CHECK-IR-NEXT:  entry:
; CHECK-IR-NEXT:    store ptr addrspace(200) null, ptr addrspace(200) [[PTR]], align 16
; CHECK-IR-NEXT:    ret ptr addrspace(200) null
;
entry:
  %ddc = call ptr addrspace(200) @llvm.cheri.ddc.get()
  %new = call ptr addrspace(200) @llvm.cheri.cap.from.pointer.i32(ptr addrspace(200) %ddc, i32 0)
  store ptr addrspace(200) %new, ptr addrspace(200) %ptr, align 16
  ret ptr addrspace(200) %new
}

;; Check that (int_cheri_cap_from_ptr null, x) does not use register zero (since that is DDC)
define internal ptr addrspace(200) @cap_from_ptr_null(ptr addrspace(200) %ptr, i32 %offset) nounwind {
; PURECAP-LABEL: cap_from_ptr_null:
; PURECAP:       # %bb.0: # %entry
; PURECAP-NEXT:    bnez a1, .LBB4_2
; PURECAP-NEXT:  # %bb.1: # %entry
; PURECAP-NEXT:    cmove ca1, cnull
; PURECAP-NEXT:    j .LBB4_3
; PURECAP-NEXT:  .LBB4_2:
; PURECAP-NEXT:    csetaddr ca1, cnull, a1
; PURECAP-NEXT:  .LBB4_3: # %entry
; PURECAP-NEXT:    sc ca1, 0(ca0)
; PURECAP-NEXT:    cmove ca0, ca1
; PURECAP-NEXT:    ret
;
; HYBRID-LABEL: cap_from_ptr_null:
; HYBRID:       # %bb.0: # %entry
; HYBRID-NEXT:    bnez a1, .LBB4_2
; HYBRID-NEXT:  # %bb.1: # %entry
; HYBRID-NEXT:    cmove ca1, cnull
; HYBRID-NEXT:    j .LBB4_3
; HYBRID-NEXT:  .LBB4_2:
; HYBRID-NEXT:    csetaddr ca1, cnull, a1
; HYBRID-NEXT:  .LBB4_3: # %entry
; HYBRID-NEXT:    sc.cap ca1, (ca0)
; HYBRID-NEXT:    cmove ca0, ca1
; HYBRID-NEXT:    ret
; CHECK-IR-LABEL: define internal ptr addrspace(200) @cap_from_ptr_null
; CHECK-IR-SAME: (ptr addrspace(200) [[PTR:%.*]], i32 [[OFFSET:%.*]]) #[[ATTR0]] {
; CHECK-IR-NEXT:  entry:
; CHECK-IR-NEXT:    [[NEW:%.*]] = call ptr addrspace(200) @llvm.cheri.cap.from.pointer.i32(ptr addrspace(200) null, i32 [[OFFSET]])
; CHECK-IR-NEXT:    store ptr addrspace(200) [[NEW]], ptr addrspace(200) [[PTR]], align 16
; CHECK-IR-NEXT:    ret ptr addrspace(200) [[NEW]]
;
entry:
  %new = call ptr addrspace(200) @llvm.cheri.cap.from.pointer.i32(ptr addrspace(200) null, i32 %offset)
  store ptr addrspace(200) %new, ptr addrspace(200) %ptr, align 16
  ret ptr addrspace(200) %new
}

declare ptr addrspace(200) @llvm.cheri.cap.from.pointer.i32(ptr addrspace(200), i32)
declare ptr addrspace(200) @llvm.cheri.ddc.get()
