##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for timer_clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
		5.3::Critical Path Report for (timer_clk:R vs. timer_clk:R)
		5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: Clock_1                    | Frequency: 29.10 MHz  | Target: 0.40 MHz   | 
Clock: Clock_2                    | Frequency: 29.56 MHz  | Target: 0.40 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 96.08 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyXTAL                     | N/A                   | Target: 24.00 MHz  | 
Clock: timer_clk                  | Frequency: 59.68 MHz  | Target: 0.01 MHz   | 
Clock: timer_clk(fixed-function)  | N/A                   | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1       Clock_1        2.5e+006         2465641     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2       Clock_2        2.5e+006         2466170     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_1        41666.7          31468       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_2        41666.7          31259       N/A              N/A         N/A              N/A         N/A              N/A         
timer_clk     timer_clk      1e+008           99983245    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
SCL_1(0)_PAD:out  26513         Clock_1:R         
SCL_2(0)_PAD:out  27001         Clock_2:R         
SDA_1(0)_PAD:out  23988         Clock_1:R         
SDA_2(0)_PAD:out  24402         Clock_2:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 29.10 MHz | Target: 0.40 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \LED_Driver1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2465641p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28349
-------------------------------------   ----- 
End-of-path arrival time (ps)           28349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q               macrocell29     1250   1250  2465641  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell7     14724  15974  2465641  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7      3350  19324  2465641  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell1   9026  28349  2465641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 29.56 MHz | Target: 0.40 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \LED_Driver2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2466170p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27820
-------------------------------------   ----- 
End-of-path arrival time (ps)           27820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q               macrocell51     1250   1250  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/main_1          macrocell11    13420  14670  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/q               macrocell11     3350  18020  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell16     4155  22175  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_0\/q       macrocell16     3350  25525  2466170  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell3   2296  27820  2466170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 96.08 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_2(0)/fb
Path End       : \LED_Driver2:bI2C_UDB:m_reset\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_reset\/clock_0
Path slack     : 31259p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6898
-------------------------------------   ---- 
End-of-path arrival time (ps)           6898
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_2(0)/in_clock                                           iocell15            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RST_2(0)/fb                            iocell15      2231   2231  31259  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/main_0  macrocell72   4667   6898  31259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for timer_clk
***************************************
Clock: timer_clk
Frequency: 59.68 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b1_critical_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \b1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99983245p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12525
-------------------------------------   ----- 
End-of-path arrival time (ps)           12525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   3895   7395  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  12525  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  12525  99983245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell6       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_2:R)
*********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_2(0)/fb
Path End       : \LED_Driver2:bI2C_UDB:m_reset\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_reset\/clock_0
Path slack     : 31259p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6898
-------------------------------------   ---- 
End-of-path arrival time (ps)           6898
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_2(0)/in_clock                                           iocell15            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RST_2(0)/fb                            iocell15      2231   2231  31259  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/main_0  macrocell72   4667   6898  31259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. Clock_1:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_1(0)/fb
Path End       : \LED_Driver1:bI2C_UDB:m_reset\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_reset\/clock_0
Path slack     : 31468p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_1(0)/in_clock                                           iocell12            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RST_1(0)/fb                            iocell12      2005   2005  31468  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/main_0  macrocell48   4684   6689  31468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1


5.3::Critical Path Report for (timer_clk:R vs. timer_clk:R)
***********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b1_critical_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \b1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99983245p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12525
-------------------------------------   ----- 
End-of-path arrival time (ps)           12525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   3895   7395  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  12525  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  12525  99983245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \LED_Driver2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2466170p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27820
-------------------------------------   ----- 
End-of-path arrival time (ps)           27820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q               macrocell51     1250   1250  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/main_1          macrocell11    13420  14670  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/q               macrocell11     3350  18020  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell16     4155  22175  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_0\/q       macrocell16     3350  25525  2466170  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell3   2296  27820  2466170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \LED_Driver1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2465641p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28349
-------------------------------------   ----- 
End-of-path arrival time (ps)           28349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q               macrocell29     1250   1250  2465641  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell7     14724  15974  2465641  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7      3350  19324  2465641  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell1   9026  28349  2465641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_2(0)/fb
Path End       : \LED_Driver2:bI2C_UDB:m_reset\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_reset\/clock_0
Path slack     : 31259p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6898
-------------------------------------   ---- 
End-of-path arrival time (ps)           6898
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_2(0)/in_clock                                           iocell15            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RST_2(0)/fb                            iocell15      2231   2231  31259  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/main_0  macrocell72   4667   6898  31259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RST_1(0)/fb
Path End       : \LED_Driver1:bI2C_UDB:m_reset\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_reset\/clock_0
Path slack     : 31468p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RST_1(0)/in_clock                                           iocell12            0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RST_1(0)/fb                            iocell12      2005   2005  31468  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/main_0  macrocell48   4684   6689  31468  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_2(0)/fb
Path End       : \LED_Driver2:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 31639p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_2(0)/in_clock                                           iocell13            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
SDA_2(0)/fb                               iocell13      1828   1828  31639  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_reg\/main_0  macrocell49   4689   6517  31639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_reg\/clock_0                  macrocell49         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_2(0)/fb
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 31639p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6517
-------------------------------------   ---- 
End-of-path arrival time (ps)           6517
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_2(0)/in_clock                                           iocell13            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
SDA_2(0)/fb                             iocell13      1828   1828  31639  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_6  macrocell57   4689   6517  31639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_2(0)/fb
Path End       : \LED_Driver2:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 32171p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5985
-------------------------------------   ---- 
End-of-path arrival time (ps)           5985
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_2(0)/in_clock                                           iocell14            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
SCL_2(0)/fb                               iocell14      1303   1303  32171  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_reg\/main_0  macrocell59   4682   5985  32171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_reg\/clock_0                  macrocell59         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_2(0)/fb
Path End       : \LED_Driver2:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 32171p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_2:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5985
-------------------------------------   ---- 
End-of-path arrival time (ps)           5985
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_2(0)/in_clock                                           iocell14            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
SCL_2(0)/fb                               iocell14      1303   1303  32171  RISE       1
\LED_Driver2:bI2C_UDB:clk_eq_reg\/main_0  macrocell69   4682   5985  32171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clk_eq_reg\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \LED_Driver1:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 32288p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell11            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                               iocell11      1250   1250  32288  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_reg\/main_0  macrocell35   4618   5868  32288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_reg\/clock_0                  macrocell35         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL_1(0)/fb
Path End       : \LED_Driver1:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 32288p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5868
-------------------------------------   ---- 
End-of-path arrival time (ps)           5868
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL_1(0)/in_clock                                           iocell11            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
SCL_1(0)/fb                               iocell11      1250   1250  32288  RISE       1
\LED_Driver1:bI2C_UDB:clk_eq_reg\/main_0  macrocell45   4618   5868  32288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clk_eq_reg\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \LED_Driver1:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 32428p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell10            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                               iocell10      1114   1114  32428  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_reg\/main_0  macrocell25   4614   5728  32428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_reg\/clock_0                  macrocell25         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA_1(0)/fb
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 32428p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (CyBUS_CLK:R#60 vs. Clock_1:R#2)   41667
- Setup time                                      -3510
-----------------------------------------------   ----- 
End-of-path required time (ps)                    38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA_1(0)/in_clock                                           iocell10            0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
SDA_1(0)/fb                             iocell10      1114   1114  32428  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_6  macrocell33   4614   5728  32428  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \LED_Driver1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2465641p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28349
-------------------------------------   ----- 
End-of-path arrival time (ps)           28349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q               macrocell29     1250   1250  2465641  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell7     14724  15974  2465641  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7      3350  19324  2465641  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell1   9026  28349  2465641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \LED_Driver1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2466035p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27955
-------------------------------------   ----- 
End-of-path arrival time (ps)           27955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q               macrocell29     1250   1250  2465641  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/main_3          macrocell4     12946  14196  2466035  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/q               macrocell4      3350  17546  2466035  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell8      4823  22369  2466035  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_0\/q       macrocell8      3350  25719  2466035  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell1   2236  27955  2466035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \LED_Driver2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2466170p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       27820
-------------------------------------   ----- 
End-of-path arrival time (ps)           27820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q               macrocell51     1250   1250  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/main_1          macrocell11    13420  14670  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/q               macrocell11     3350  18020  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell16     4155  22175  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_0\/q       macrocell16     3350  25525  2466170  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell3   2296  27820  2466170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 2466499p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -4130
--------------------------------------------   ------- 
End-of-path required time (ps)                 2495870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29371
-------------------------------------   ----- 
End-of-path arrival time (ps)           29371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q                 macrocell51     1250   1250  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/main_1            macrocell11    13420  14670  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/q                 macrocell11     3350  18020  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell12     5753  23772  2466499  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell12     3350  27122  2466499  RISE       1
\LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell4   2249  29371  2466499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 2466543p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -4130
--------------------------------------------   ------- 
End-of-path required time (ps)                 2495870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29327
-------------------------------------   ----- 
End-of-path arrival time (ps)           29327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q                 macrocell29     1250   1250  2465641  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/main_3            macrocell4     12946  14196  2466035  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/q                 macrocell4      3350  17546  2466035  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell5      6118  23664  2466543  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell5      3350  27014  2466543  RISE       1
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell2   2312  29327  2466543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell2       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 2467611p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28879
-------------------------------------   ----- 
End-of-path arrival time (ps)           28879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q               macrocell29   1250   1250  2465641  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell7   14724  15974  2465641  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  19324  2465641  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/main_0       macrocell41   9556  28879  2467611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0                macrocell41         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2470318p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26172
-------------------------------------   ----- 
End-of-path arrival time (ps)           26172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q               macrocell29   1250   1250  2465641  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell7   14724  15974  2465641  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  19324  2465641  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_1           macrocell34   6849  26172  2470318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2471200p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25290
-------------------------------------   ----- 
End-of-path arrival time (ps)           25290
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q               macrocell29   1250   1250  2465641  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/main_4  macrocell7   14724  15974  2465641  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_shifter_1\/q       macrocell7    3350  19324  2465641  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_1           macrocell31   5967  25290  2471200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2472387p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24103
-------------------------------------   ----- 
End-of-path arrival time (ps)           24103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q             macrocell53   1250   1250  2472387  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4_split\/main_7  macrocell23  13364  14614  2472387  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4_split\/q       macrocell23   3350  17964  2472387  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_6        macrocell50   6139  24103  2472387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:Net_643_3\/main_8
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2473611p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22879
-------------------------------------   ----- 
End-of-path arrival time (ps)           22879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q       macrocell51   1250   1250  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/main_1  macrocell11  13420  14670  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/q       macrocell11   3350  18020  2466170  RISE       1
\LED_Driver2:Net_643_3\/main_8           macrocell70   4859  22879  2473611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 2473622p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22868
-------------------------------------   ----- 
End-of-path arrival time (ps)           22868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q            macrocell51   1250   1250  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/main_1       macrocell11  13420  14670  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cnt_reset\/q            macrocell11   3350  18020  2466170  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell64   4848  22868  2473622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 2474354p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22136
-------------------------------------   ----- 
End-of-path arrival time (ps)           22136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q            macrocell29   1250   1250  2465641  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/main_3       macrocell4   12946  14196  2466035  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/q            macrocell4    3350  17546  2466035  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell40   4590  22136  2474354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \LED_Driver2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2474533p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -6010
--------------------------------------------   ------- 
End-of-path required time (ps)                 2493990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19457
-------------------------------------   ----- 
End-of-path arrival time (ps)           19457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q               macrocell51     1250   1250  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell15    10601  11851  2474533  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/q       macrocell15     3350  15201  2474533  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell3   4256  19457  2474533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 2475938p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -4130
--------------------------------------------   ------- 
End-of-path required time (ps)                 2495870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19932
-------------------------------------   ----- 
End-of-path arrival time (ps)           19932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q                 macrocell29     1250   1250  2465641  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_clkgen_0\/main_4     macrocell6     13007  14257  2475938  RISE       1
\LED_Driver1:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell6      3350  17607  2475938  RISE       1
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell2   2325  19932  2475938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell2       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 2476080p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -4130
--------------------------------------------   ------- 
End-of-path required time (ps)                 2495870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19790
-------------------------------------   ----- 
End-of-path arrival time (ps)           19790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q                 macrocell51     1250   1250  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_clkgen_0\/main_2     macrocell13    10078  11328  2476080  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell13     3350  14678  2476080  RISE       1
\LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell4   5112  19790  2476080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell4       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:Net_643_3\/main_8
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2476325p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20165
-------------------------------------   ----- 
End-of-path arrival time (ps)           20165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q       macrocell29   1250   1250  2465641  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/main_3  macrocell4   12946  14196  2466035  RISE       1
\LED_Driver1:bI2C_UDB:cnt_reset\/q       macrocell4    3350  17546  2466035  RISE       1
\LED_Driver1:Net_643_3\/main_8           macrocell46   2619  20165  2476325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2477195p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19295
-------------------------------------   ----- 
End-of-path arrival time (ps)           19295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q             macrocell30   1250   1250  2469304  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4_split\/main_8  macrocell1   12397  13647  2477195  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4_split\/q       macrocell1    3350  16997  2477195  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_6        macrocell26   2299  19295  2477195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 2477769p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18721
-------------------------------------   ----- 
End-of-path arrival time (ps)           18721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q               macrocell51   1250   1250  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell15  10601  11851  2474533  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/q       macrocell15   3350  15201  2474533  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/main_0       macrocell65   3520  18721  2477769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0                macrocell65         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2478196p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18294
-------------------------------------   ----- 
End-of-path arrival time (ps)           18294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q             macrocell51   1250   1250  2466170  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2_split\/main_5  macrocell17  10769  12019  2478196  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2_split\/q       macrocell17   3350  15369  2478196  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/main_5        macrocell52   2924  18294  2478196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2478685p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17805
-------------------------------------   ----- 
End-of-path arrival time (ps)           17805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q               macrocell51   1250   1250  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell15  10601  11851  2474533  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/q       macrocell15   3350  15201  2474533  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_1           macrocell55   2604  17805  2478685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2478686p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17804
-------------------------------------   ----- 
End-of-path arrival time (ps)           17804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q               macrocell51   1250   1250  2466170  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/main_2  macrocell15  10601  11851  2474533  RISE       1
\LED_Driver2:bI2C_UDB:cs_addr_shifter_1\/q       macrocell15   3350  15201  2474533  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_1           macrocell58   2602  17804  2478686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2479017p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17473
-------------------------------------   ----- 
End-of-path arrival time (ps)           17473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q             macrocell30   1250   1250  2469304  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0_split\/main_8  macrocell42   9954  11204  2479017  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0_split\/q       macrocell42   3350  14554  2479017  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_8        macrocell30   2919  17473  2479017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2479170p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17320
-------------------------------------   ----- 
End-of-path arrival time (ps)           17320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q         macrocell40   1250   1250  2471149  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2_split\/main_10  macrocell66  10432  11682  2479170  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2_split\/q        macrocell66   3350  15032  2479170  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/main_5         macrocell28   2288  17320  2479170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2479702p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16788
-------------------------------------   ----- 
End-of-path arrival time (ps)           16788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q               macrocell72   1250   1250  2475187  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0_split\/main_9  macrocell14   9883  11133  2479702  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0_split\/q       macrocell14   3350  14483  2479702  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_8        macrocell54   2305  16788  2479702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:Net_643_3\/main_6
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2479818p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16672
-------------------------------------   ----- 
End-of-path arrival time (ps)           16672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q  macrocell72   1250   1250  2475187  RISE       1
\LED_Driver2:Net_643_3\/main_6    macrocell70  15422  16672  2479818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 2479832p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16658
-------------------------------------   ----- 
End-of-path arrival time (ps)           16658
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q              macrocell72   1250   1250  2475187  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell64  15408  16658  2479832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2479865p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16625
-------------------------------------   ----- 
End-of-path arrival time (ps)           16625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q      macrocell29   1250   1250  2465641  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_5  macrocell34  15375  16625  2479865  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2479874p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16616
-------------------------------------   ----- 
End-of-path arrival time (ps)           16616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q      macrocell29   1250   1250  2465641  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_4  macrocell32  15366  16616  2479874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2479960p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16530
-------------------------------------   ----- 
End-of-path arrival time (ps)           16530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q      macrocell29   1250   1250  2465641  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_5  macrocell31  15280  16530  2479960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:sda_x_wire\/main_6
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2480661p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15829
-------------------------------------   ----- 
End-of-path arrival time (ps)           15829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q  macrocell29   1250   1250  2465641  RISE       1
\LED_Driver1:sda_x_wire\/main_6     macrocell47  14579  15829  2480661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2480780p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15710
-------------------------------------   ----- 
End-of-path arrival time (ps)           15710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q        macrocell72   1250   1250  2475187  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_6  macrocell56  14460  15710  2480780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2480932p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15558
-------------------------------------   ----- 
End-of-path arrival time (ps)           15558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q      macrocell29   1250   1250  2465641  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_4  macrocell33  14308  15558  2480932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2480965p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15525
-------------------------------------   ----- 
End-of-path arrival time (ps)           15525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q      macrocell26   1250   1250  2467566  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_2  macrocell34  14275  15525  2480965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2480977p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15513
-------------------------------------   ----- 
End-of-path arrival time (ps)           15513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q      macrocell26   1250   1250  2467566  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_1  macrocell32  14263  15513  2480977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2481073p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15417
-------------------------------------   ----- 
End-of-path arrival time (ps)           15417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q      macrocell51   1250   1250  2466170  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_3  macrocell58  14167  15417  2481073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2481269p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15221
-------------------------------------   ----- 
End-of-path arrival time (ps)           15221
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q       macrocell51   1250   1250  2466170  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_2  macrocell53  13971  15221  2481269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2481293p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15197
-------------------------------------   ----- 
End-of-path arrival time (ps)           15197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q      macrocell51   1250   1250  2466170  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_2  macrocell56  13947  15197  2481293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2481331p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15159
-------------------------------------   ----- 
End-of-path arrival time (ps)           15159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q         macrocell72   1250   1250  2475187  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_6  macrocell53  13909  15159  2481331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:Net_643_3\/main_2
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2481554p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14936
-------------------------------------   ----- 
End-of-path arrival time (ps)           14936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q  macrocell51   1250   1250  2466170  RISE       1
\LED_Driver2:Net_643_3\/main_2      macrocell70  13686  14936  2481554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2481729p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14761
-------------------------------------   ----- 
End-of-path arrival time (ps)           14761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell3   3580   3580  2472801  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_3             macrocell51    11181  14761  2481729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2481855p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14635
-------------------------------------   ----- 
End-of-path arrival time (ps)           14635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q       macrocell53   1250   1250  2472387  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_7  macrocell51  13385  14635  2481855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2481998p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14492
-------------------------------------   ----- 
End-of-path arrival time (ps)           14492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q       macrocell30   1250   1250  2469304  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_8  macrocell27  13242  14492  2481998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2482001p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14489
-------------------------------------   ----- 
End-of-path arrival time (ps)           14489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q       macrocell30   1250   1250  2469304  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_5  macrocell29  13239  14489  2482001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2482015p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14475
-------------------------------------   ----- 
End-of-path arrival time (ps)           14475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q       macrocell30   1250   1250  2469304  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_4  macrocell26  13225  14475  2482015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2482024p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14466
-------------------------------------   ----- 
End-of-path arrival time (ps)           14466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q            macrocell72   1250   1250  2475187  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_5  macrocell68  13216  14466  2482024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2482432p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14058
-------------------------------------   ----- 
End-of-path arrival time (ps)           14058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q       macrocell51   1250   1250  2466170  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/main_1  macrocell52  12808  14058  2482432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2482702p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13788
-------------------------------------   ----- 
End-of-path arrival time (ps)           13788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q      macrocell26   1250   1250  2467566  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_2  macrocell31  12538  13788  2482702  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2482867p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13623
-------------------------------------   ----- 
End-of-path arrival time (ps)           13623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q       macrocell29   1250   1250  2465641  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_4  macrocell30  12373  13623  2482867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2483288p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13202
-------------------------------------   ----- 
End-of-path arrival time (ps)           13202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q      macrocell30   1250   1250  2469304  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_5  macrocell32  11952  13202  2483288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2483336p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13154
-------------------------------------   ----- 
End-of-path arrival time (ps)           13154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q      macrocell28   1250   1250  2469535  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_4  macrocell34  11904  13154  2483336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2483342p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13148
-------------------------------------   ----- 
End-of-path arrival time (ps)           13148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q      macrocell28   1250   1250  2469535  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_3  macrocell32  11898  13148  2483342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2483374p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13116
-------------------------------------   ----- 
End-of-path arrival time (ps)           13116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell40   1250   1250  2471149  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_7  macrocell29  11866  13116  2483374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2483504p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12986
-------------------------------------   ----- 
End-of-path arrival time (ps)           12986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q      macrocell26   1250   1250  2467566  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_1  macrocell33  11736  12986  2483504  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2483627p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12863
-------------------------------------   ----- 
End-of-path arrival time (ps)           12863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  2471218  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_3             macrocell27     9283  12863  2483627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2483628p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12862
-------------------------------------   ----- 
End-of-path arrival time (ps)           12862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  2471218  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_0             macrocell29     9282  12862  2483628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2484005p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12485
-------------------------------------   ----- 
End-of-path arrival time (ps)           12485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q         macrocell72   1250   1250  2475187  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/main_3  macrocell52  11235  12485  2484005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2484095p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12395
-------------------------------------   ----- 
End-of-path arrival time (ps)           12395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q         macrocell72   1250   1250  2475187  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_9  macrocell51  11145  12395  2484095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2484166p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12324
-------------------------------------   ----- 
End-of-path arrival time (ps)           12324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q      macrocell30   1250   1250  2469304  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_6  macrocell31  11074  12324  2484166  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2484302p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12188
-------------------------------------   ----- 
End-of-path arrival time (ps)           12188
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q      macrocell27   1250   1250  2470499  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_3  macrocell34  10938  12188  2484302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2484316p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12174
-------------------------------------   ----- 
End-of-path arrival time (ps)           12174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q      macrocell27   1250   1250  2470499  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_2  macrocell32  10924  12174  2484316  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2484399p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12091
-------------------------------------   ----- 
End-of-path arrival time (ps)           12091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q      macrocell28   1250   1250  2469535  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_4  macrocell31  10841  12091  2484399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2484409p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12081
-------------------------------------   ----- 
End-of-path arrival time (ps)           12081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q   macrocell40   1250   1250  2471149  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_10  macrocell27  10831  12081  2484409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2484429p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12061
-------------------------------------   ----- 
End-of-path arrival time (ps)           12061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q      macrocell53   1250   1250  2472387  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_4  macrocell57  10811  12061  2484429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:sda_x_wire\/main_6
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2484436p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12054
-------------------------------------   ----- 
End-of-path arrival time (ps)           12054
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q  macrocell53   1250   1250  2472387  RISE       1
\LED_Driver2:sda_x_wire\/main_6     macrocell71  10804  12054  2484436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2484460p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12030
-------------------------------------   ----- 
End-of-path arrival time (ps)           12030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q       macrocell53   1250   1250  2472387  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_3  macrocell50  10780  12030  2484460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2484474p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12016
-------------------------------------   ----- 
End-of-path arrival time (ps)           12016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q       macrocell51   1250   1250  2466170  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_2  macrocell54  10766  12016  2484474  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2484483p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12007
-------------------------------------   ----- 
End-of-path arrival time (ps)           12007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q      macrocell53   1250   1250  2472387  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_5  macrocell58  10757  12007  2484483  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2484494p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11996
-------------------------------------   ----- 
End-of-path arrival time (ps)           11996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q      macrocell53   1250   1250  2472387  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_5  macrocell55  10746  11996  2484494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2484543p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11947
-------------------------------------   ----- 
End-of-path arrival time (ps)           11947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q      macrocell30   1250   1250  2469304  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_5  macrocell33  10697  11947  2484543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_8
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2484567p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11923
-------------------------------------   ----- 
End-of-path arrival time (ps)           11923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell64   1250   1250  2474606  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_8   macrocell57  10673  11923  2484567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 2484588p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11902
-------------------------------------   ----- 
End-of-path arrival time (ps)           11902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q       macrocell64   1250   1250  2474606  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell67  10652  11902  2484588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell67         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2484597p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11893
-------------------------------------   ----- 
End-of-path arrival time (ps)           11893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q      macrocell27   1250   1250  2470499  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_2  macrocell33  10643  11893  2484597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 2484603p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11887
-------------------------------------   ----- 
End-of-path arrival time (ps)           11887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q            macrocell72   1250   1250  2475187  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/main_1  macrocell65  10637  11887  2484603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0                macrocell65         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2484638p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11852
-------------------------------------   ----- 
End-of-path arrival time (ps)           11852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q      macrocell52   1250   1250  2472876  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_3  macrocell57  10602  11852  2484638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2484642p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11848
-------------------------------------   ----- 
End-of-path arrival time (ps)           11848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q      macrocell51   1250   1250  2466170  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_3  macrocell55  10598  11848  2484642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:lost_arb_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2484718p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11772
-------------------------------------   ----- 
End-of-path arrival time (ps)           11772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:lost_arb_reg\/q     macrocell65   1250   1250  2475799  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_11  macrocell51  10522  11772  2484718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2484857p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11633
-------------------------------------   ----- 
End-of-path arrival time (ps)           11633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q       macrocell54   1250   1250  2473242  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_8  macrocell51  10383  11633  2484857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:StsReg\/status_5
Capture Clock  : \LED_Driver1:bI2C_UDB:StsReg\/clock
Path slack     : 2484926p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 2499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14574
-------------------------------------   ----- 
End-of-path arrival time (ps)           14574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:scl_in_last_reg\/q  macrocell36    1250   1250  2476694  RISE       1
\LED_Driver1:bI2C_UDB:status_5\/main_1    macrocell2     3840   5090  2484926  RISE       1
\LED_Driver1:bI2C_UDB:status_5\/q         macrocell2     3350   8440  2484926  RISE       1
\LED_Driver1:bI2C_UDB:StsReg\/status_5    statusicell1   6134  14574  2484926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:StsReg\/clock                        statusicell1        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2485199p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11291
-------------------------------------   ----- 
End-of-path arrival time (ps)           11291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q       macrocell52   1250   1250  2472876  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_2  macrocell50  10041  11291  2485199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2485327p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11163
-------------------------------------   ----- 
End-of-path arrival time (ps)           11163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell64   1250   1250  2474606  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_7  macrocell54   9913  11163  2485327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2485364p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11126
-------------------------------------   ----- 
End-of-path arrival time (ps)           11126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q      macrocell27   1250   1250  2470499  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_3  macrocell31   9876  11126  2485364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:sda_x_wire\/main_7
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2485438p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11052
-------------------------------------   ----- 
End-of-path arrival time (ps)           11052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q  macrocell30   1250   1250  2469304  RISE       1
\LED_Driver1:sda_x_wire\/main_7     macrocell47   9802  11052  2485438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2485466p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11024
-------------------------------------   ----- 
End-of-path arrival time (ps)           11024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  2467566  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_1  macrocell26   9774  11024  2485466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:Net_643_3\/main_1
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2485549p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10941
-------------------------------------   ----- 
End-of-path arrival time (ps)           10941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q  macrocell50   1250   1250  2471007  RISE       1
\LED_Driver2:Net_643_3\/main_1      macrocell70   9691  10941  2485549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2485566p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10924
-------------------------------------   ----- 
End-of-path arrival time (ps)           10924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q      macrocell50   1250   1250  2471007  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_1  macrocell56   9674  10924  2485566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:sda_x_wire\/main_5
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2485609p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10881
-------------------------------------   ----- 
End-of-path arrival time (ps)           10881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q  macrocell52   1250   1250  2472876  RISE       1
\LED_Driver2:sda_x_wire\/main_5     macrocell71   9631  10881  2485609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2485631p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10859
-------------------------------------   ----- 
End-of-path arrival time (ps)           10859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q   macrocell64   1250   1250  2474606  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_10  macrocell51   9609  10859  2485631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:Net_643_3\/main_4
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2485641p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10849
-------------------------------------   ----- 
End-of-path arrival time (ps)           10849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q  macrocell29   1250   1250  2465641  RISE       1
\LED_Driver1:Net_643_3\/main_4      macrocell46   9599  10849  2485641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:sda_x_wire\/main_4
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2485641p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10849
-------------------------------------   ----- 
End-of-path arrival time (ps)           10849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q  macrocell27   1250   1250  2470499  RISE       1
\LED_Driver1:sda_x_wire\/main_4     macrocell47   9599  10849  2485641  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:sda_x_wire\/main_3
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2485787p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10703
-------------------------------------   ----- 
End-of-path arrival time (ps)           10703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q  macrocell26   1250   1250  2467566  RISE       1
\LED_Driver1:sda_x_wire\/main_3     macrocell47   9453  10703  2485787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2485958p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10532
-------------------------------------   ----- 
End-of-path arrival time (ps)           10532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell40   1250   1250  2471149  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/main_4  macrocell28   9282  10532  2485958  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2486111p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10379
-------------------------------------   ----- 
End-of-path arrival time (ps)           10379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q       macrocell52   1250   1250  2472876  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_6  macrocell51   9129  10379  2486111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2486282p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10208
-------------------------------------   ----- 
End-of-path arrival time (ps)           10208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q      macrocell28   1250   1250  2469535  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_3  macrocell33   8958  10208  2486282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2486355p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10135
-------------------------------------   ----- 
End-of-path arrival time (ps)           10135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q       macrocell30   1250   1250  2469304  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_5  macrocell30   8885  10135  2486355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2486456p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10034
-------------------------------------   ----- 
End-of-path arrival time (ps)           10034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q       macrocell28   1250   1250  2469535  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_2  macrocell26   8784  10034  2486456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2486479p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10011
-------------------------------------   ----- 
End-of-path arrival time (ps)           10011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q       macrocell28   1250   1250  2469535  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_3  macrocell29   8761  10011  2486479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2486491p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9999
-------------------------------------   ---- 
End-of-path arrival time (ps)           9999
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q       macrocell50   1250   1250  2471007  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/main_0  macrocell52   8749   9999  2486491  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2486603p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9887
-------------------------------------   ---- 
End-of-path arrival time (ps)           9887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q         macrocell48   1250   1250  2481582  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_9  macrocell27   8637   9887  2486603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2486657p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9833
-------------------------------------   ---- 
End-of-path arrival time (ps)           9833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q       macrocell50   1250   1250  2471007  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_1  macrocell53   8583   9833  2486657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2486696p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9794
-------------------------------------   ---- 
End-of-path arrival time (ps)           9794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell3   3580   3580  2472801  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_0             macrocell54     6214   9794  2486696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2486751p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9739
-------------------------------------   ---- 
End-of-path arrival time (ps)           9739
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q       macrocell28   1250   1250  2469535  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_6  macrocell27   8489   9739  2486751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2486788p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9702
-------------------------------------   ---- 
End-of-path arrival time (ps)           9702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q       macrocell53   1250   1250  2472387  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_4  macrocell54   8452   9702  2486788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:Net_643_3\/main_7
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2486854p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9636
-------------------------------------   ---- 
End-of-path arrival time (ps)           9636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell40   1250   1250  2471149  RISE       1
\LED_Driver1:Net_643_3\/main_7           macrocell46   8386   9636  2486854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2486867p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9623
-------------------------------------   ---- 
End-of-path arrival time (ps)           9623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell40   1250   1250  2471149  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_7  macrocell30   8373   9623  2486867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2486875p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9615
-------------------------------------   ---- 
End-of-path arrival time (ps)           9615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q       macrocell50   1250   1250  2471007  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_4  macrocell51   8365   9615  2486875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2486882p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9608
-------------------------------------   ---- 
End-of-path arrival time (ps)           9608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell1   3580   3580  2471218  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_0             macrocell30     6028   9608  2486882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2486972p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9518
-------------------------------------   ---- 
End-of-path arrival time (ps)           9518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q       macrocell29   1250   1250  2465641  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_7  macrocell27   8268   9518  2486972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2486992p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9498
-------------------------------------   ---- 
End-of-path arrival time (ps)           9498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q       macrocell29   1250   1250  2465641  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_3  macrocell26   8248   9498  2486992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:Net_643_3\/main_3
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2487051p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9439
-------------------------------------   ---- 
End-of-path arrival time (ps)           9439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q  macrocell52   1250   1250  2472876  RISE       1
\LED_Driver2:Net_643_3\/main_3      macrocell70   8189   9439  2487051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2487147p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9343
-------------------------------------   ---- 
End-of-path arrival time (ps)           9343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell1   1210   1210  2482053  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_0           macrocell27    8133   9343  2487147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2487165p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9325
-------------------------------------   ---- 
End-of-path arrival time (ps)           9325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell2   1210   1210  2478254  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_1           macrocell51    8115   9325  2487165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2487171p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9319
-------------------------------------   ---- 
End-of-path arrival time (ps)           9319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q       macrocell52   1250   1250  2472876  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_3  macrocell54   8069   9319  2487171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:sda_x_wire\/main_5
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2487184p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9306
-------------------------------------   ---- 
End-of-path arrival time (ps)           9306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q  macrocell28   1250   1250  2469535  RISE       1
\LED_Driver1:sda_x_wire\/main_5     macrocell47   8056   9306  2487184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2487186p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9304
-------------------------------------   ---- 
End-of-path arrival time (ps)           9304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  2467566  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_1  macrocell30   8054   9304  2487186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:lost_arb_reg\/q
Path End       : \LED_Driver2:sda_x_wire\/main_9
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2487206p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9284
-------------------------------------   ---- 
End-of-path arrival time (ps)           9284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:lost_arb_reg\/q  macrocell65   1250   1250  2475799  RISE       1
\LED_Driver2:sda_x_wire\/main_9        macrocell71   8034   9284  2487206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2487212p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9278
-------------------------------------   ---- 
End-of-path arrival time (ps)           9278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q      macrocell50   1250   1250  2471007  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_2  macrocell55   8028   9278  2487212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2487229p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9261
-------------------------------------   ---- 
End-of-path arrival time (ps)           9261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q         macrocell48   1250   1250  2481582  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_5  macrocell26   8011   9261  2487229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2487247p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9243
-------------------------------------   ---- 
End-of-path arrival time (ps)           9243
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q         macrocell48   1250   1250  2481582  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_6  macrocell29   7993   9243  2487247  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_7
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2487398p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9092
-------------------------------------   ---- 
End-of-path arrival time (ps)           9092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q        macrocell72   1250   1250  2475187  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_7  macrocell57   7842   9092  2487398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:Net_643_3\/main_5
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2487406p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9084
-------------------------------------   ---- 
End-of-path arrival time (ps)           9084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q  macrocell54   1250   1250  2473242  RISE       1
\LED_Driver2:Net_643_3\/main_5      macrocell70   7834   9084  2487406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2487409p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9081
-------------------------------------   ---- 
End-of-path arrival time (ps)           9081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q         macrocell72   1250   1250  2475187  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_5  macrocell50   7831   9081  2487409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 2487409p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9081
-------------------------------------   ---- 
End-of-path arrival time (ps)           9081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q              macrocell72   1250   1250  2475187  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell67   7831   9081  2487409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell67         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2487456p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9034
-------------------------------------   ---- 
End-of-path arrival time (ps)           9034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q        macrocell48   1250   1250  2481582  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_6  macrocell34   7784   9034  2487456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2487464p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9026
-------------------------------------   ---- 
End-of-path arrival time (ps)           9026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q        macrocell48   1250   1250  2481582  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_6  macrocell32   7776   9026  2487464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:sda_x_wire\/main_4
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2487506p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8984
-------------------------------------   ---- 
End-of-path arrival time (ps)           8984
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q  macrocell51   1250   1250  2466170  RISE       1
\LED_Driver2:sda_x_wire\/main_4     macrocell71   7734   8984  2487506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2487535p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8955
-------------------------------------   ---- 
End-of-path arrival time (ps)           8955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q      macrocell51   1250   1250  2466170  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_2  macrocell57   7705   8955  2487535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:sda_x_wire\/main_8
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2487552p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8938
-------------------------------------   ---- 
End-of-path arrival time (ps)           8938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q  macrocell72   1250   1250  2475187  RISE       1
\LED_Driver2:sda_x_wire\/main_8   macrocell71   7688   8938  2487552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2487552p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8938
-------------------------------------   ---- 
End-of-path arrival time (ps)           8938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  2470499  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_2  macrocell30   7688   8938  2487552  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2487591p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8899
-------------------------------------   ---- 
End-of-path arrival time (ps)           8899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q        macrocell72   1250   1250  2475187  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_6  macrocell58   7649   8899  2487591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_7
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2487603p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8887
-------------------------------------   ---- 
End-of-path arrival time (ps)           8887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q        macrocell72   1250   1250  2475187  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_7  macrocell55   7637   8887  2487603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:lost_arb_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2487675p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8815
-------------------------------------   ---- 
End-of-path arrival time (ps)           8815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0                macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:lost_arb_reg\/q     macrocell41   1250   1250  2482594  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_11  macrocell27   7565   8815  2487675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2487743p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8747
-------------------------------------   ---- 
End-of-path arrival time (ps)           8747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q      macrocell50   1250   1250  2471007  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_2  macrocell58   7497   8747  2487743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2487976p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8514
-------------------------------------   ---- 
End-of-path arrival time (ps)           8514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q      macrocell52   1250   1250  2472876  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_3  macrocell56   7264   8514  2487976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:Net_643_3\/main_1
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2487981p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8509
-------------------------------------   ---- 
End-of-path arrival time (ps)           8509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q  macrocell26   1250   1250  2467566  RISE       1
\LED_Driver1:Net_643_3\/main_1      macrocell46   7259   8509  2487981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:sda_in_last_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:StsReg\/status_5
Capture Clock  : \LED_Driver2:bI2C_UDB:StsReg\/clock
Path slack     : 2488081p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                      -500
--------------------------------------------   ------- 
End-of-path required time (ps)                 2499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11419
-------------------------------------   ----- 
End-of-path arrival time (ps)           11419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell62         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:sda_in_last_reg\/q  macrocell62    1250   1250  2488081  RISE       1
\LED_Driver2:bI2C_UDB:status_5\/main_3    macrocell9     4501   5751  2488081  RISE       1
\LED_Driver2:bI2C_UDB:status_5\/q         macrocell9     3350   9101  2488081  RISE       1
\LED_Driver2:bI2C_UDB:StsReg\/status_5    statusicell2   2318  11419  2488081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:StsReg\/clock                        statusicell2        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:lost_arb_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 2488121p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8369
-------------------------------------   ---- 
End-of-path arrival time (ps)           8369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0                macrocell65         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:lost_arb_reg\/q       macrocell65   1250   1250  2475799  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/main_2  macrocell65   7119   8369  2488121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:lost_arb_reg\/clock_0                macrocell65         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2488194p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8296
-------------------------------------   ---- 
End-of-path arrival time (ps)           8296
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell64   1250   1250  2474606  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/main_4  macrocell52   7046   8296  2488194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2488336p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8154
-------------------------------------   ---- 
End-of-path arrival time (ps)           8154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q       macrocell54   1250   1250  2473242  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_5  macrocell53   6904   8154  2488336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_7
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2488409p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8081
-------------------------------------   ---- 
End-of-path arrival time (ps)           8081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q        macrocell48   1250   1250  2481582  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_7  macrocell31   6831   8081  2488409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:Net_643_3\/main_3
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2488441p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8049
-------------------------------------   ---- 
End-of-path arrival time (ps)           8049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q  macrocell28   1250   1250  2469535  RISE       1
\LED_Driver1:Net_643_3\/main_3      macrocell46   6799   8049  2488441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2488475p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8015
-------------------------------------   ---- 
End-of-path arrival time (ps)           8015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q         macrocell48   1250   1250  2481582  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/main_3  macrocell28   6765   8015  2488475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:sda_in_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \LED_Driver2:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2488484p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3500
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8016
-------------------------------------   ---- 
End-of-path arrival time (ps)           8016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_reg\/clock_0                  macrocell49         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:sda_in_reg\/q         macrocell49     1250   1250  2488484  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/route_si  datapathcell3   6766   8016  2488484  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:Net_643_3\/main_2
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2488520p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7970
-------------------------------------   ---- 
End-of-path arrival time (ps)           7970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q  macrocell27   1250   1250  2470499  RISE       1
\LED_Driver1:Net_643_3\/main_2      macrocell46   6720   7970  2488520  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2488597p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7893
-------------------------------------   ---- 
End-of-path arrival time (ps)           7893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell2   1210   1210  2479088  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_2           macrocell51    6683   7893  2488597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:status_3\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2488621p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7869
-------------------------------------   ---- 
End-of-path arrival time (ps)           7869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:status_3\/q       macrocell55   1250   1250  2488621  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_0  macrocell55   6619   7869  2488621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2488632p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7858
-------------------------------------   ---- 
End-of-path arrival time (ps)           7858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell2   1210   1210  2479148  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_0           macrocell51    6648   7858  2488632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2488664p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7826
-------------------------------------   ---- 
End-of-path arrival time (ps)           7826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  2467566  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/main_0  macrocell28   6576   7826  2488664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2488694p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7796
-------------------------------------   ---- 
End-of-path arrival time (ps)           7796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_reset\/q         macrocell72   1250   1250  2475187  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_6  macrocell54   6546   7796  2488694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \LED_Driver1:sda_x_wire\/main_1
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2488761p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7729
-------------------------------------   ---- 
End-of-path arrival time (ps)           7729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  2485137  RISE       1
\LED_Driver1:sda_x_wire\/main_1                   macrocell47    6519   7729  2488761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \LED_Driver2:sda_x_wire\/main_2
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2488814p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:Shifter:u0\/so_comb  datapathcell3   2520   2520  2488814  RISE       1
\LED_Driver2:sda_x_wire\/main_2            macrocell71     5156   7676  2488814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2488851p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7639
-------------------------------------   ---- 
End-of-path arrival time (ps)           7639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  2467566  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_1  macrocell29   6389   7639  2488851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2488953p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7537
-------------------------------------   ---- 
End-of-path arrival time (ps)           7537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q       macrocell52   1250   1250  2472876  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_3  macrocell53   6287   7537  2488953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_7
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2488957p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q        macrocell48   1250   1250  2481582  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_7  macrocell33   6283   7533  2488957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:Net_643_3\/q
Path End       : \LED_Driver2:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 2489081p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7409
-------------------------------------   ---- 
End-of-path arrival time (ps)           7409
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:Net_643_3\/q                 macrocell70   1250   1250  2476676  RISE       1
\LED_Driver2:bI2C_UDB:clk_eq_reg\/main_1  macrocell69   6159   7409  2489081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clk_eq_reg\/clock_0                  macrocell69         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2489125p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7365
-------------------------------------   ---- 
End-of-path arrival time (ps)           7365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q         macrocell48   1250   1250  2481582  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_6  macrocell30   6115   7365  2489125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:Net_643_3\/q
Path End       : \LED_Driver1:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 2489173p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7317
-------------------------------------   ---- 
End-of-path arrival time (ps)           7317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:Net_643_3\/q                 macrocell46   1250   1250  2475757  RISE       1
\LED_Driver1:bI2C_UDB:clk_eq_reg\/main_1  macrocell45   6067   7317  2489173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clk_eq_reg\/clock_0                  macrocell45         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2489286p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7204
-------------------------------------   ---- 
End-of-path arrival time (ps)           7204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q      macrocell54   1250   1250  2473242  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_5  macrocell56   5954   7204  2489286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2489305p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7185
-------------------------------------   ---- 
End-of-path arrival time (ps)           7185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_1\/q       macrocell29   1250   1250  2465641  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_4  macrocell29   5935   7185  2489305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2489379p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7111
-------------------------------------   ---- 
End-of-path arrival time (ps)           7111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q       macrocell28   1250   1250  2469535  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/main_2  macrocell28   5861   7111  2489379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2489392p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_2\/q       macrocell28   1250   1250  2469535  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/main_3  macrocell30   5848   7098  2489392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:sda_in_last_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2489404p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell62         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:sda_in_last_reg\/q    macrocell62   1250   1250  2488081  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_3  macrocell68   5836   7086  2489404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 2489480p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7010
-------------------------------------   ---- 
End-of-path arrival time (ps)           7010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q              macrocell48   1250   1250  2481582  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell40   5760   7010  2489480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 2489480p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7010
-------------------------------------   ---- 
End-of-path arrival time (ps)           7010
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q            macrocell48   1250   1250  2481582  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/main_1  macrocell41   5760   7010  2489480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0                macrocell41         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \LED_Driver1:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2489497p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6993
-------------------------------------   ---- 
End-of-path arrival time (ps)           6993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell1   1210   1210  2485137  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/main_0           macrocell26    5783   6993  2489497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:scl_in_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 2489540p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_reg\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:scl_in_reg\/q            macrocell35   1250   1250  2473848  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last_reg\/main_0  macrocell36   5700   6950  2489540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell36         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2489545p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6945
-------------------------------------   ---- 
End-of-path arrival time (ps)           6945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q       macrocell50   1250   1250  2471007  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_1  macrocell54   5695   6945  2489545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:Net_643_3\/main_6
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2489667p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6823
-------------------------------------   ---- 
End-of-path arrival time (ps)           6823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q  macrocell48   1250   1250  2481582  RISE       1
\LED_Driver1:Net_643_3\/main_6    macrocell46   5573   6823  2489667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2489706p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6784
-------------------------------------   ---- 
End-of-path arrival time (ps)           6784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell64   1250   1250  2474606  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_7  macrocell53   5534   6784  2489706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2489898p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6592
-------------------------------------   ---- 
End-of-path arrival time (ps)           6592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q            macrocell48   1250   1250  2481582  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_5  macrocell44   5342   6592  2489898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 2489918p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6572
-------------------------------------   ---- 
End-of-path arrival time (ps)           6572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:scl_in_last_reg\/q        macrocell36   1250   1250  2476694  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell37   5322   6572  2489918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last2_reg\/clock_0            macrocell37         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:scl_in_last_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2489931p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6559
-------------------------------------   ---- 
End-of-path arrival time (ps)           6559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:scl_in_last_reg\/q    macrocell36   1250   1250  2476694  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_1  macrocell44   5309   6559  2489931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2489948p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6542
-------------------------------------   ---- 
End-of-path arrival time (ps)           6542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_3\/q       macrocell51   1250   1250  2466170  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/main_5  macrocell51   5292   6542  2489948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_3\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2489986p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6504
-------------------------------------   ---- 
End-of-path arrival time (ps)           6504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Shifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell3   3580   3580  2472801  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_0             macrocell53     2924   6504  2489986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2490141p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6349
-------------------------------------   ---- 
End-of-path arrival time (ps)           6349
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  2470499  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/main_1  macrocell28   5099   6349  2490141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_2\/clock_0                   macrocell28         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2490207p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6283
-------------------------------------   ---- 
End-of-path arrival time (ps)           6283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q      macrocell54   1250   1250  2473242  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_5  macrocell57   5033   6283  2490207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:scl_in_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2490291p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6199
-------------------------------------   ---- 
End-of-path arrival time (ps)           6199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_reg\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:scl_in_reg\/q         macrocell59   1250   1250  2474652  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_0  macrocell68   4949   6199  2490291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2490403p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6087
-------------------------------------   ---- 
End-of-path arrival time (ps)           6087
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_4\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_4\/q       macrocell26   1250   1250  2467566  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_4  macrocell27   4837   6087  2490403  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2490445p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6045
-------------------------------------   ---- 
End-of-path arrival time (ps)           6045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q      macrocell50   1250   1250  2471007  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_1  macrocell57   4795   6045  2490445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2490549p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5941
-------------------------------------   ---- 
End-of-path arrival time (ps)           5941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q      macrocell52   1250   1250  2472876  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_4  macrocell55   4691   5941  2490549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:sda_x_wire\/main_7
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2490571p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q  macrocell54   1250   1250  2473242  RISE       1
\LED_Driver2:sda_x_wire\/main_7     macrocell71   4669   5919  2490571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2490591p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5899
-------------------------------------   ---- 
End-of-path arrival time (ps)           5899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q       macrocell54   1250   1250  2473242  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_4  macrocell50   4649   5899  2490591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 2490659p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5831
-------------------------------------   ---- 
End-of-path arrival time (ps)           5831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell2   2290   2290  2482746  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell40     3541   5831  2490659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2490719p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last2_reg\/clock_0            macrocell63         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:sda_in_last2_reg\/q   macrocell63   1250   1250  2489396  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_4  macrocell68   4521   5771  2490719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 2490744p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5746
-------------------------------------   ---- 
End-of-path arrival time (ps)           5746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/clock              datapathcell4       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell4   2290   2290  2482601  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell64     3456   5746  2490744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:status_3\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:status_3\/clock_0
Path slack     : 2490745p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5745
-------------------------------------   ---- 
End-of-path arrival time (ps)           5745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q      macrocell54   1250   1250  2473242  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/main_6  macrocell55   4495   5745  2490745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_3\/clock_0                    macrocell55         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:scl_in_last_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 2490901p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:scl_in_last_reg\/q        macrocell60   1250   1250  2476187  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell61   4339   5589  2490901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last2_reg\/clock_0            macrocell61         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2490906p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell1   1210   1210  2485823  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_2           macrocell27    4374   5584  2490906  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:status_2\/q
Path End       : \LED_Driver1:bI2C_UDB:status_2\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:status_2\/clock_0
Path slack     : 2490969p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:status_2\/q       macrocell32   1250   1250  2490969  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/main_0  macrocell32   4271   5521  2490969  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_2\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:sda_x_wire\/main_3
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2491026p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5464
-------------------------------------   ---- 
End-of-path arrival time (ps)           5464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q  macrocell50   1250   1250  2471007  RISE       1
\LED_Driver2:sda_x_wire\/main_3     macrocell71   4214   5464  2491026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_4\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2491032p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_4\/q       macrocell50   1250   1250  2471007  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_1  macrocell50   4208   5458  2491032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver1:Net_643_3\/main_5
Capture Clock  : \LED_Driver1:Net_643_3\/clock_0
Path slack     : 2491045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           5445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_0\/clock_0                   macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_0\/q  macrocell30   1250   1250  2469304  RISE       1
\LED_Driver1:Net_643_3\/main_5      macrocell46   4195   5445  2491045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:Net_643_3\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:sda_in_last_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 2491045p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5445
-------------------------------------   ---- 
End-of-path arrival time (ps)           5445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell62         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:sda_in_last_reg\/q        macrocell62   1250   1250  2488081  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell63   4195   5445  2491045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last2_reg\/clock_0            macrocell63         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:Net_643_3\/main_4
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2491068p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5422
-------------------------------------   ---- 
End-of-path arrival time (ps)           5422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q  macrocell53   1250   1250  2472387  RISE       1
\LED_Driver2:Net_643_3\/main_4      macrocell70   4172   5422  2491068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \LED_Driver1:sda_x_wire\/main_2
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2491115p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5375
-------------------------------------   ---- 
End-of-path arrival time (ps)           5375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:Shifter:u0\/so_comb  datapathcell1   2520   2520  2491115  RISE       1
\LED_Driver1:sda_x_wire\/main_2            macrocell47     2855   5375  2491115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 2491119p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q       macrocell40   1250   1250  2471149  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell43   4121   5371  2491119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell43         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2491218p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q      macrocell52   1250   1250  2472876  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_4  macrocell58   4022   5272  2491218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_2\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_2\/clock_0
Path slack     : 2491218p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5272
-------------------------------------   ---- 
End-of-path arrival time (ps)           5272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_2\/q       macrocell52   1250   1250  2472876  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/main_2  macrocell52   4022   5272  2491218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_2\/clock_0                   macrocell52         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:scl_in_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 2491401p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_reg\/clock_0                  macrocell59         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:scl_in_reg\/q            macrocell59   1250   1250  2474652  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last_reg\/main_0  macrocell60   3839   5089  2491401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell60         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 2491471p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q              macrocell48   1250   1250  2481582  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell43   3769   5019  2491471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell43         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_reset\/q
Path End       : \LED_Driver1:sda_x_wire\/main_8
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2491471p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5019
-------------------------------------   ---- 
End-of-path arrival time (ps)           5019
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_reset\/q  macrocell48   1250   1250  2481582  RISE       1
\LED_Driver1:sda_x_wire\/main_8   macrocell47   3769   5019  2491471  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:status_0\/q
Path End       : \LED_Driver1:bI2C_UDB:status_0\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:status_0\/clock_0
Path slack     : 2491475p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5015
-------------------------------------   ---- 
End-of-path arrival time (ps)           5015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:status_0\/q       macrocell34   1250   1250  2491475  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/main_0  macrocell34   3765   5015  2491475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_0\/clock_0                    macrocell34         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:status_0\/q
Path End       : \LED_Driver2:bI2C_UDB:status_0\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:status_0\/clock_0
Path slack     : 2491516p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4974
-------------------------------------   ---- 
End-of-path arrival time (ps)           4974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:status_0\/q       macrocell58   1250   1250  2491516  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/main_0  macrocell58   3724   4974  2491516  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_0\/clock_0                    macrocell58         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2491592p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4898
-------------------------------------   ---- 
End-of-path arrival time (ps)           4898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell1   1210   1210  2485930  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_1           macrocell27    3688   4898  2491592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \LED_Driver1:bI2C_UDB:m_reset\/main_1
Capture Clock  : \LED_Driver1:bI2C_UDB:m_reset\/clock_0
Path slack     : 2491603p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell1   1210   1210  2491603  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/main_1             macrocell48    3677   4887  2491603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_reset\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_0\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_0\/clock_0
Path slack     : 2491657p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_0\/q       macrocell54   1250   1250  2473242  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/main_5  macrocell54   3583   4833  2491657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_0\/clock_0                   macrocell54         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:sda_x_wire\/q
Path End       : \LED_Driver1:sda_x_wire\/main_0
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2491749p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4741
-------------------------------------   ---- 
End-of-path arrival time (ps)           4741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:sda_x_wire\/q       macrocell47   1250   1250  2491749  RISE       1
\LED_Driver1:sda_x_wire\/main_0  macrocell47   3491   4741  2491749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:sda_x_wire\/q
Path End       : \LED_Driver2:sda_x_wire\/main_0
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2491766p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:sda_x_wire\/q       macrocell71   1250   1250  2491766  RISE       1
\LED_Driver2:sda_x_wire\/main_0  macrocell71   3474   4724  2491766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:status_1\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2491799p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:status_1\/q       macrocell33   1250   1250  2491799  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_0  macrocell33   3441   4691  2491799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:scl_in_last_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2491826p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last_reg\/clock_0             macrocell60         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:scl_in_last_reg\/q    macrocell60   1250   1250  2476187  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_1  macrocell68   3414   4664  2491826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2491857p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q       macrocell53   1250   1250  2472387  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/main_4  macrocell53   3383   4633  2491857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:lost_arb_reg\/q
Path End       : \LED_Driver1:sda_x_wire\/main_9
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2491914p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0                macrocell41         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:lost_arb_reg\/q  macrocell41   1250   1250  2482594  RISE       1
\LED_Driver1:sda_x_wire\/main_9        macrocell47   3326   4576  2491914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:m_state_1\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_4
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2491997p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4493
-------------------------------------   ---- 
End-of-path arrival time (ps)           4493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_1\/clock_0                   macrocell53         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:m_state_1\/q      macrocell53   1250   1250  2472387  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_4  macrocell56   3243   4493  2491997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:sda_in_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 2492036p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_reg\/clock_0                  macrocell49         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:sda_in_reg\/q            macrocell49   1250   1250  2488484  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last_reg\/main_0  macrocell62   3204   4454  2492036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell62         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:status_3\/q
Path End       : \LED_Driver1:bI2C_UDB:status_3\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:status_3\/clock_0
Path slack     : 2492042p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:status_3\/q       macrocell31   1250   1250  2492042  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/main_0  macrocell31   3198   4448  2492042  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_3\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:status_2\/q
Path End       : \LED_Driver2:bI2C_UDB:status_2\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:status_2\/clock_0
Path slack     : 2492051p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:status_2\/q       macrocell56   1250   1250  2492051  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/main_0  macrocell56   3189   4439  2492051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_2\/clock_0                    macrocell56         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_1\/clock_0
Path slack     : 2492172p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  2470499  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/main_2  macrocell29   3068   4318  2492172  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_1\/clock_0                   macrocell29         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:m_state_3\/q
Path End       : \LED_Driver1:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \LED_Driver1:bI2C_UDB:m_state_3\/clock_0
Path slack     : 2492306p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:m_state_3\/q       macrocell27   1250   1250  2470499  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/main_5  macrocell27   2934   4184  2492306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:m_state_3\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2492353p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4137
-------------------------------------   ---- 
End-of-path arrival time (ps)           4137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:scl_in_last2_reg\/clock_0            macrocell61         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:scl_in_last2_reg\/q   macrocell61   1250   1250  2488788  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_2  macrocell68   2887   4137  2492353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:sda_in_last_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 2492535p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3955
-------------------------------------   ---- 
End-of-path arrival time (ps)           3955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                        model name   delay     AT    slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:sda_in_last_reg\/q        macrocell38   1250   1250  2485169  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell39   2705   3955  2492535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last2_reg\/clock_0            macrocell39         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:sda_in_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \LED_Driver1:bI2C_UDB:Shifter:u0\/clock
Path slack     : 2492542p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3500
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3958
-------------------------------------   ---- 
End-of-path arrival time (ps)           3958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_reg\/clock_0                  macrocell25         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:sda_in_reg\/q         macrocell25     1250   1250  2492542  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/route_si  datapathcell1   2708   3958  2492542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:Shifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:sda_in_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 2492546p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_reg\/clock_0                  macrocell25         0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:sda_in_reg\/q            macrocell25   1250   1250  2492542  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last_reg\/main_0  macrocell38   2694   3944  2492546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell38         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:sda_in_last_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2492561p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3929
-------------------------------------   ---- 
End-of-path arrival time (ps)           3929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last_reg\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:sda_in_last_reg\/q    macrocell38   1250   1250  2485169  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_3  macrocell44   2679   3929  2492561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:status_1\/q
Path End       : \LED_Driver2:bI2C_UDB:status_1\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:status_1\/clock_0
Path slack     : 2492614p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:status_1\/q       macrocell57   1250   1250  2492614  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/main_0  macrocell57   2626   3876  2492614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:status_1\/clock_0                    macrocell57         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \LED_Driver2:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \LED_Driver2:bI2C_UDB:m_state_4\/clock_0
Path slack     : 2492649p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  2485277  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/main_0           macrocell50    2631   3841  2492649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_state_4\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \LED_Driver2:sda_x_wire\/main_1
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2492661p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell2   1210   1210  2485277  RISE       1
\LED_Driver2:sda_x_wire\/main_1                   macrocell71    2619   3829  2492661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:lost_arb_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 2492694p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3796
-------------------------------------   ---- 
End-of-path arrival time (ps)           3796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0                macrocell41         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:lost_arb_reg\/q       macrocell41   1250   1250  2482594  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/main_2  macrocell41   2546   3796  2492694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:lost_arb_reg\/clock_0                macrocell41         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:scl_in_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2492698p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3792
-------------------------------------   ---- 
End-of-path arrival time (ps)           3792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_reg\/clock_0                  macrocell35         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:scl_in_reg\/q         macrocell35   1250   1250  2473848  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_0  macrocell44   2542   3792  2492698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:status_1\/main_8
Capture Clock  : \LED_Driver1:bI2C_UDB:status_1\/clock_0
Path slack     : 2492703p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3787
-------------------------------------   ---- 
End-of-path arrival time (ps)           3787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc1_reg\/q  macrocell40   1250   1250  2471149  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/main_8   macrocell33   2537   3787  2492703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:status_1\/clock_0                    macrocell33         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2492723p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3767
-------------------------------------   ---- 
End-of-path arrival time (ps)           3767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:sda_in_last2_reg\/clock_0            macrocell39         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:sda_in_last2_reg\/q   macrocell39   1250   1250  2485473  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_4  macrocell44   2517   3767  2492723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \LED_Driver1:sda_x_wire\/main_10
Capture Clock  : \LED_Driver1:sda_x_wire\/clock_0
Path slack     : 2492924p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell43         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:clkgen_tc2_reg\/q  macrocell43   1250   1250  2492924  RISE       1
\LED_Driver1:sda_x_wire\/main_10         macrocell47   2316   3566  2492924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:sda_x_wire\/clock_0                           macrocell47         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:bus_busy_reg\/q
Path End       : \LED_Driver2:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2492935p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:bus_busy_reg\/q       macrocell68   1250   1250  2492935  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/main_6  macrocell68   2305   3555  2492935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:bus_busy_reg\/clock_0                macrocell68         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \LED_Driver2:Net_643_3\/main_7
Capture Clock  : \LED_Driver2:Net_643_3\/clock_0
Path slack     : 2492937p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/clock_0              macrocell64         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc1_reg\/q  macrocell64   1250   1250  2474606  RISE       1
\LED_Driver2:Net_643_3\/main_7           macrocell70   2303   3553  2492937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:Net_643_3\/clock_0                            macrocell70         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \LED_Driver2:sda_x_wire\/main_10
Capture Clock  : \LED_Driver2:sda_x_wire\/clock_0
Path slack     : 2492940p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/clock_0              macrocell67         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:clkgen_tc2_reg\/q  macrocell67   1250   1250  2492940  RISE       1
\LED_Driver2:sda_x_wire\/main_10         macrocell71   2300   3550  2492940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:sda_x_wire\/clock_0                           macrocell71         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \LED_Driver2:bI2C_UDB:m_reset\/main_1
Capture Clock  : \LED_Driver2:bI2C_UDB:m_reset\/clock_0
Path slack     : 2492966p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/clock               controlcell2        0      0  RISE       1

Data path
pin name                                          model name    delay     AT    slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -------  ----  ------
\LED_Driver2:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell2   1210   1210  2492966  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/main_1             macrocell72    2314   3524  2492966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\LED_Driver2:bI2C_UDB:m_reset\/clock_0                     macrocell72         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:bus_busy_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2492994p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3496
-------------------------------------   ---- 
End-of-path arrival time (ps)           3496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:bus_busy_reg\/q       macrocell44   1250   1250  2492994  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_6  macrocell44   2246   3496  2492994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LED_Driver1:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \LED_Driver1:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 2492996p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   2500000
- Setup time                                     -3510
--------------------------------------------   ------- 
End-of-path required time (ps)                 2496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3494
-------------------------------------   ---- 
End-of-path arrival time (ps)           3494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:scl_in_last2_reg\/clock_0            macrocell37         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LED_Driver1:bI2C_UDB:scl_in_last2_reg\/q   macrocell37   1250   1250  2485622  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/main_2  macrocell44   2244   3494  2492996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\LED_Driver1:bI2C_UDB:bus_busy_reg\/clock_0                macrocell44         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b1_critical_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \b1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99983245p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12525
-------------------------------------   ----- 
End-of-path arrival time (ps)           12525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   3895   7395  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell5   5130  12525  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell6      0  12525  99983245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell6       0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b2_critical_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \b2_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99983535p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12235
-------------------------------------   ----- 
End-of-path arrival time (ps)           12235
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  99983535  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell7   5895   7105  99983535  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/co_msb              datapathcell7   5130  12235  99983535  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/ci                  datapathcell8      0  12235  99983535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell8       0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b3_critical_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \b3_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99983728p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12042
-------------------------------------   ----- 
End-of-path arrival time (ps)           12042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  99983728  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  99983728  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  99983728  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell9    3412   6912  99983728  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell9    5130  12042  99983728  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell10      0  12042  99983728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell10      0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tach_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \tach_critical_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \tach_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99983757p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12013
-------------------------------------   ----- 
End-of-path arrival time (ps)           12013
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell13      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell13    760    760  99983757  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell14      0    760  99983757  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell14   2740   3500  99983757  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell13   3383   6883  99983757  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell13   5130  12013  99983757  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell14      0  12013  99983757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/clock       datapathcell14      0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \c1_critical_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \c1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99984246p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -4230
------------------------------------------------   --------- 
End-of-path required time (ps)                      99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11524
-------------------------------------   ----- 
End-of-path arrival time (ps)           11524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  99984246  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  99984246  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  99984246  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell11   2894   6394  99984246  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   5130  11524  99984246  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0  11524  99984246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell12      0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b2_critical_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \b2_critical_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99986460p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                            -500
------------------------------------------------   --------- 
End-of-path required time (ps)                      99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13040
-------------------------------------   ----- 
End-of-path arrival time (ps)           13040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell7    760    760  99983906  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell8      0    760  99983906  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell8   2740   3500  99983906  RISE       1
\b2_critical_timer:TimerUDB:status_tc\/main_1         macrocell19     3878   7378  99986460  RISE       1
\b2_critical_timer:TimerUDB:status_tc\/q              macrocell19     3350  10728  99986460  RISE       1
\b2_critical_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell4    2312  13040  99986460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:rstSts:stsreg\/clock           statusicell4        0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \b1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99986545p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7395
-------------------------------------   ---- 
End-of-path arrival time (ps)           7395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell5   3895   7395  99986545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell5       0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \c1_critical_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \c1_critical_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99986809p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                            -500
------------------------------------------------   --------- 
End-of-path required time (ps)                      99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12691
-------------------------------------   ----- 
End-of-path arrival time (ps)           12691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell11      0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  99984246  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  99984246  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  99984246  RISE       1
\c1_critical_timer:TimerUDB:status_tc\/main_1         macrocell21      2899   6399  99986809  RISE       1
\c1_critical_timer:TimerUDB:status_tc\/q              macrocell21      3350   9749  99986809  RISE       1
\c1_critical_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell6     2942  12691  99986809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:rstSts:stsreg\/clock           statusicell6        0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b2_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \b2_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99986831p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7109
-------------------------------------   ---- 
End-of-path arrival time (ps)           7109
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  99983535  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell8   5899   7109  99986831  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell8       0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b2_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \b2_critical_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99986835p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7105
-------------------------------------   ---- 
End-of-path arrival time (ps)           7105
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  99983535  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell7   5895   7105  99986835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell7       0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b3_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \b3_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99986869p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7071
-------------------------------------   ---- 
End-of-path arrival time (ps)           7071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  99983728  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  99983728  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  99983728  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell10   3571   7071  99986869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell10      0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b3_critical_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \b3_critical_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99986912p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                            -500
------------------------------------------------   --------- 
End-of-path required time (ps)                      99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12588
-------------------------------------   ----- 
End-of-path arrival time (ps)           12588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  99983728  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  99983728  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  99983728  RISE       1
\b3_critical_timer:TimerUDB:status_tc\/main_1         macrocell20      3427   6927  99986912  RISE       1
\b3_critical_timer:TimerUDB:status_tc\/q              macrocell20      3350  10277  99986912  RISE       1
\b3_critical_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2311  12588  99986912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:rstSts:stsreg\/clock           statusicell5        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tach_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \tach_critical_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \tach_critical_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99986942p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                            -500
------------------------------------------------   --------- 
End-of-path required time (ps)                      99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12558
-------------------------------------   ----- 
End-of-path arrival time (ps)           12558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell13      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell13    760    760  99983757  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell14      0    760  99983757  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell14   2740   3500  99983757  RISE       1
\tach_critical_timer:TimerUDB:status_tc\/main_1         macrocell22      3385   6885  99986942  RISE       1
\tach_critical_timer:TimerUDB:status_tc\/q              macrocell22      3350  10235  99986942  RISE       1
\tach_critical_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell7     2323  12558  99986942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:rstSts:stsreg\/clock         statusicell7        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b3_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \b3_critical_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99987028p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6912
-------------------------------------   ---- 
End-of-path arrival time (ps)           6912
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell9     760    760  99983728  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell10      0    760  99983728  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell10   2740   3500  99983728  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell9    3412   6912  99987028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell9       0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tach_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \tach_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \tach_critical_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99987057p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6883
-------------------------------------   ---- 
End-of-path arrival time (ps)           6883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell13      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell13    760    760  99983757  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell14      0    760  99983757  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell14   2740   3500  99983757  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell13   3383   6883  99987057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell13      0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tach_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \tach_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \tach_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99987181p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6759
-------------------------------------   ---- 
End-of-path arrival time (ps)           6759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell13      0      0  RISE       1

Data path
pin name                                                  model name      delay     AT     slack  edge  Fanout
--------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell13    760    760  99983757  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell14      0    760  99983757  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell14   2740   3500  99983757  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell14   3259   6759  99987181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/clock       datapathcell14      0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b2_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \b2_critical_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99987206p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6734
-------------------------------------   ---- 
End-of-path arrival time (ps)           6734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7    760    760  99983906  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0    760  99983906  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2740   3500  99983906  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell7   3234   6734  99987206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell7       0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b2_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \b2_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99987208p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6732
-------------------------------------   ---- 
End-of-path arrival time (ps)           6732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell7    760    760  99983906  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell8      0    760  99983906  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell8   2740   3500  99983906  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell8   3232   6732  99987208  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell8       0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b1_critical_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \b1_critical_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99987397p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                            -500
------------------------------------------------   --------- 
End-of-path required time (ps)                      99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12103
-------------------------------------   ----- 
End-of-path arrival time (ps)           12103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500  99983245  RISE       1
\b1_critical_timer:TimerUDB:status_tc\/main_1         macrocell18     2990   6490  99987397  RISE       1
\b1_critical_timer:TimerUDB:status_tc\/q              macrocell18     3350   9840  99987397  RISE       1
\b1_critical_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2263  12103  99987397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:rstSts:stsreg\/clock           statusicell3        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \b1_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \b1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99987453p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6487
-------------------------------------   ---- 
End-of-path arrival time (ps)           6487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                                model name     delay     AT     slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell5    760    760  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell6      0    760  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell6   2740   3500  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell6   2987   6487  99987453  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell6       0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \c1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \c1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99987546p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  99984246  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  99984246  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  99984246  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell11   2894   6394  99987546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell11      0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \c1_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \c1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99987546p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6394
-------------------------------------   ---- 
End-of-path arrival time (ps)           6394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell11      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  99984246  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  99984246  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  99984246  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell12   2894   6394  99987546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell12      0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_174/main_1
Capture Clock  : Net_174/clock_0
Path slack     : 99987720p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8770
-------------------------------------   ---- 
End-of-path arrival time (ps)           8770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell11      0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  99984246  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  99984246  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  99984246  RISE       1
Net_174/main_1                                        macrocell76      5270   8770  99987720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_174/clock_0                                            macrocell76         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tach_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_138/main_1
Capture Clock  : Net_138/clock_0
Path slack     : 99988224p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8266
-------------------------------------   ---- 
End-of-path arrival time (ps)           8266
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell13      0      0  RISE       1

Data path
pin name                                                model name      delay     AT     slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell13    760    760  99983757  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell14      0    760  99983757  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell14   2740   3500  99983757  RISE       1
Net_138/main_1                                          macrocell77      4766   8266  99988224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                            macrocell77         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_154/main_1
Capture Clock  : Net_154/clock_0
Path slack     : 99988341p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8149
-------------------------------------   ---- 
End-of-path arrival time (ps)           8149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell7       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell7    760    760  99983906  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell8      0    760  99983906  RISE       1
\b2_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell8   2740   3500  99983906  RISE       1
Net_154/main_1                                        macrocell74     4649   8149  99988341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_154/clock_0                                            macrocell74         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b1_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \b1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99988492p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5448
-------------------------------------   ---- 
End-of-path arrival time (ps)           5448
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  99987106  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell6   4238   5448  99988492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell6       0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_174/main_0
Capture Clock  : Net_174/clock_0
Path slack     : 99988615p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7875
-------------------------------------   ---- 
End-of-path arrival time (ps)           7875
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT     slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  99985856  RISE       1
Net_174/main_0                                                   macrocell76    6665   7875  99988615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_174/clock_0                                            macrocell76         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \tach_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \tach_critical_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99988734p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5206
-------------------------------------   ---- 
End-of-path arrival time (ps)           5206
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                           model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  99985434  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell13   3996   5206  99988734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u0\/clock       datapathcell13      0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \tach_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \tach_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99989139p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4801
-------------------------------------   ---- 
End-of-path arrival time (ps)           4801
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                           model name      delay     AT     slack  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7     1210   1210  99985434  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell14   3591   4801  99989139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sT16:timerdp:u1\/clock       datapathcell14      0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \c1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \c1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99989156p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  99985856  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell11   3574   4784  99989156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell11      0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \c1_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \c1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99989159p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4781
-------------------------------------   ---- 
End-of-path arrival time (ps)           4781
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\c1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  99985856  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell12   3571   4781  99989159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\c1_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell12      0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b3_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \b3_critical_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99989284p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                         model name      delay     AT     slack  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  99986285  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell10   3446   4656  99989284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/clock         datapathcell10      0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_164/main_1
Capture Clock  : Net_164/clock_0
Path slack     : 99989417p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7073
-------------------------------------   ---- 
End-of-path arrival time (ps)           7073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell9       0      0  RISE       1

Data path
pin name                                              model name      delay     AT     slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell9     760    760  99983728  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell10      0    760  99983728  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell10   2740   3500  99983728  RISE       1
Net_164/main_1                                        macrocell75      3573   7073  99989417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_164/clock_0                                            macrocell75         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b3_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \b3_critical_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99989585p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5    1210   1210  99986285  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell9   3145   4355  99989585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell9       0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_111/main_1
Capture Clock  : Net_111/clock_0
Path slack     : 99990109p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6381
-------------------------------------   ---- 
End-of-path arrival time (ps)           6381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell5       0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell5    760    760  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell6      0    760  99983245  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell6   2740   3500  99983245  RISE       1
Net_111/main_1                                        macrocell73     2881   6381  99990109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_111/clock_0                                            macrocell73         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \b1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \b1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99990406p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -6060
------------------------------------------------   --------- 
End-of-path required time (ps)                      99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT     slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  99987106  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell5   2324   3534  99990406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sT16:timerdp:u0\/clock         datapathcell5       0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_111/main_0
Capture Clock  : Net_111/clock_0
Path slack     : 99990510p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5980
-------------------------------------   ---- 
End-of-path arrival time (ps)           5980
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT     slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\b1_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  99987106  RISE       1
Net_111/main_0                                                   macrocell73    4770   5980  99990510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_111/clock_0                                            macrocell73         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_164/main_0
Capture Clock  : Net_164/clock_0
Path slack     : 99991826p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4664
-------------------------------------   ---- 
End-of-path arrival time (ps)           4664
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT     slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\b3_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  99986285  RISE       1
Net_164/main_0                                                   macrocell75    3454   4664  99991826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_164/clock_0                                            macrocell75         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_154/main_0
Capture Clock  : Net_154/clock_0
Path slack     : 99992045p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4445
-------------------------------------   ---- 
End-of-path arrival time (ps)           4445
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                        clockblockcell      0      0  RISE       1
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                         model name    delay     AT     slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\b2_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  99983535  RISE       1
Net_154/main_0                                                   macrocell74    3235   4445  99992045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_154/clock_0                                            macrocell74         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_138/main_0
Capture Clock  : Net_138/clock_0
Path slack     : 99992379p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (timer_clk:R#1 vs. timer_clk:R#2)   100000000
- Setup time                                           -3510
------------------------------------------------   --------- 
End-of-path required time (ps)                      99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4111
-------------------------------------   ---- 
End-of-path arrival time (ps)           4111
 
Launch Clock Path
pin name                                                       model name      delay     AT  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                          clockblockcell      0      0  RISE       1
\tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell7        0      0  RISE       1

Data path
pin name                                                           model name    delay     AT     slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\tach_critical_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell7   1210   1210  99985434  RISE       1
Net_138/main_0                                                     macrocell77    2901   4111  99992379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_138/clock_0                                            macrocell77         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

