Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Mar 30 21:54:04 2021
| Host         : C195-UL-41 running 64-bit major release  (build 9200)
| Command      : report_methodology -file dgn_1_wrapper_methodology_drc_routed.rpt -pb dgn_1_wrapper_methodology_drc_routed.pb -rpx dgn_1_wrapper_methodology_drc_routed.rpx
| Design       : dgn_1_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 123
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 111        |
| TIMING-18 | Warning  | Missing input or output delay | 12         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.004 ns between dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out1_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[2]/D (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.135 ns between dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out1_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[3]/D (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.179 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[1]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.191 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]/C (clocked by clk_out1_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/vga_r_temp_reg[1]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.215 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[8]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.218 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[6]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.222 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[14]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.223 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[5]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.227 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[12]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.229 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[4]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[0]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.230 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[7]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.234 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[2]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[10]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.235 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[11]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.237 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.238 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[15]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.241 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.241 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[9]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.243 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[3]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.273 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/previous_bram_addr_reg[13]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[0]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[12]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[26]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[27]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[15]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[1]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[2]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.339 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[3]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.348 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.352 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.368 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.373 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.374 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[0]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.374 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[10]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.374 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[11]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.384 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.388 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.394 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[11]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.394 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[19]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.394 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[20]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.394 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[2]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.394 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[13]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.394 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[5]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.394 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[6]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.394 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[8]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.397 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.399 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.430 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[1]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.430 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[4]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.430 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[6]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.430 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[8]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.430 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[12]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.430 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[14]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.430 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[4]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.430 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[9]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.476 ns between dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out1_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[4]/D (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.496 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.496 ns between dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out1_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[6]/D (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.497 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.506 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[17]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.506 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[18]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.506 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[21]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.506 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_rd_addr_reg[7]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.511 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.514 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.519 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/D (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.532 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[10]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.532 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[14]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.532 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[15]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.532 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[22]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.532 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[3]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.532 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[5]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.532 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[7]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.532 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[9]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.533 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[16]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.533 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[23]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.533 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[24]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.533 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[25]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.533 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[28]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.533 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[29]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.533 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[30]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.533 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[31]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.555 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/C (clocked by clk_out3_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_data_reg[13]/CE (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.572 ns between dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out1_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[7]/D (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.580 ns between dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out1_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[5]/D (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.594 ns between dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out1_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[8]/D (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.614 ns between dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out1_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[10]/D (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.690 ns between dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out1_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[11]/D (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.698 ns between dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out1_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[9]/D (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.712 ns between dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out1_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[12]/D (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.732 ns between dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out1_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[14]/D (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.808 ns between dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out1_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[15]/D (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.816 ns between dgn_1_i/videomemlab_0/U0/videomemlab_v1_0_M00_AXI_inst/R4/CLK (clocked by clk_out1_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/bram_wr_addr_reg[13]/D (clocked by clk_out1_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -3.059 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[0]/CE (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -3.059 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[10]/CE (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -3.059 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[15]/CE (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -3.059 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[1]/CE (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -3.059 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[3]/CE (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -3.059 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[4]/CE (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -3.059 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[7]/CE (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -3.059 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[9]/CE (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -3.092 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[11]/CE (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -3.092 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[12]/CE (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -3.092 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[13]/CE (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -3.092 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[14]/CE (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -3.092 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[2]/CE (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -3.092 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[5]/CE (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -3.092 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[6]/CE (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -3.092 ns between dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr/CLK (clocked by clk_out2_dgn_1_clk_wiz_0) and dgn_1_i/slv_0/U0/slv_v1_0_S00_AXI_inst/VGA/bram_addr_out_reg[8]/CE (clocked by clk_out3_dgn_1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on vga_b[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on vga_b[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on vga_b[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on vga_b[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on vga_g[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on vga_g[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on vga_g[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on vga_g[3] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on vga_r[0] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on vga_r[1] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on vga_r[2] relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on vga_r[3] relative to clock(s) sys_clock
Related violations: <none>


