Startpoint: core.CPU_is_slli_a3$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: core.CPU_Xreg_value_a4[1][24]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

      Cap      Slew     Delay      Time   Description
-------------------------------------------------------------------------------
             0.0000    0.0000    0.0000   clock clk (rise edge)
                       0.0000    0.0000   clock network delay (ideal)
             0.0000    0.0000    0.0000 ^ core.CPU_is_slli_a3$_DFF_P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.0046    0.1288    0.9021    0.9021 ^ core.CPU_is_slli_a3$_DFF_P_/Q (sky130_fd_sc_hd__dfxtp_1)
             0.1288    0.0000    0.9021 ^ _07425_/A (sky130_fd_sc_hd__buf_6)
   0.0223    0.1263    0.2892    1.1913 ^ _07425_/X (sky130_fd_sc_hd__buf_6)
             0.1263    0.0000    1.1913 ^ _07478_/S (sky130_fd_sc_hd__mux2i_4)
   0.0385    0.7441    0.8914    2.0827 ^ _07478_/Y (sky130_fd_sc_hd__mux2i_4)
             0.7441    0.0000    2.0827 ^ _07482_/A (sky130_fd_sc_hd__buf_6)
   0.0484    0.2358    0.6448    2.7275 ^ _07482_/X (sky130_fd_sc_hd__buf_6)
             0.2358    0.0000    2.7275 ^ _08210_/S0 (sky130_fd_sc_hd__mux4_2)
   0.0038    0.2189    1.7396    4.4670 v _08210_/X (sky130_fd_sc_hd__mux4_2)
             0.2189    0.0000    4.4670 v _08211_/A3 (sky130_fd_sc_hd__mux4_2)
   0.0015    0.1928    1.6163    6.0833 v _08211_/X (sky130_fd_sc_hd__mux4_2)
             0.1928    0.0000    6.0833 v _08212_/B (sky130_fd_sc_hd__and2_0)
   0.0022    0.0947    0.4760    6.5593 v _08212_/X (sky130_fd_sc_hd__and2_0)
             0.0947    0.0000    6.5593 v _08213_/B1 (sky130_fd_sc_hd__a311o_1)
   0.0041    0.1498    0.8861    7.4454 v _08213_/X (sky130_fd_sc_hd__a311o_1)
             0.1498    0.0000    7.4454 v _08215_/B (sky130_fd_sc_hd__nor3b_2)
   0.0040    0.3014    0.4172    7.8625 ^ _08215_/Y (sky130_fd_sc_hd__nor3b_2)
             0.3014    0.0000    7.8625 ^ _08216_/B (sky130_fd_sc_hd__nand2_1)
   0.0016    0.0851    0.2213    8.0838 v _08216_/Y (sky130_fd_sc_hd__nand2_1)
             0.0851    0.0000    8.0838 v _08224_/B1 (sky130_fd_sc_hd__a2bb2o_2)
   0.0092    0.1531    0.7875    8.8713 v _08224_/X (sky130_fd_sc_hd__a2bb2o_2)
             0.1531    0.0000    8.8713 v _08232_/B1 (sky130_fd_sc_hd__a22oi_4)
   0.0163    0.4178    0.4308    9.3021 ^ _08232_/Y (sky130_fd_sc_hd__a22oi_4)
             0.4178    0.0000    9.3021 ^ _08746_/A (sky130_fd_sc_hd__buf_6)
   0.0265    0.1446    0.4409    9.7430 ^ _08746_/X (sky130_fd_sc_hd__buf_6)
             0.1446    0.0000    9.7430 ^ _09039_/A1 (sky130_fd_sc_hd__a21oi_2)
   0.0015    0.1086    0.1394    9.8825 v _09039_/Y (sky130_fd_sc_hd__a21oi_2)
             0.1086    0.0000    9.8825 v core.CPU_Xreg_value_a4[1][24]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                 9.8825   data arrival time

             0.0000   11.0000   11.0000   clock clk (rise edge)
                       0.0000   11.0000   clock network delay (ideal)
                       0.0000   11.0000   clock reconvergence pessimism
                                11.0000 ^ core.CPU_Xreg_value_a4[1][24]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                      -0.4961   10.5039   library setup time
                                10.5039   data required time
-------------------------------------------------------------------------------
                                10.5039   data required time
                                -9.8825   data arrival time
-------------------------------------------------------------------------------
                                 0.6215   slack (MET)


