{
    "code": "module TopModule (\n    input wire clk,            // Clock signal, positive edge-triggered\n    input wire reset,          // Active high, synchronous reset\n    output reg [3:0] q         // 4-bit output, unsigned, representing the count\n);\n\nalways @(posedge clk) begin\n    if (reset) begin\n        q <= 4'b0001; // Reset state\n    end else if (q == 4'b1010) begin\n        q <= 4'b0001; // Wrap around to 1 after 10\n    end else begin\n        q <= q + 1;    // Increment counter\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}