{"vcs1":{"timestamp_begin":1699719670.685270456, "rt":1.59, "ut":0.42, "st":0.26}}
{"vcselab":{"timestamp_begin":1699719672.354232733, "rt":1.03, "ut":0.24, "st":0.15}}
{"link":{"timestamp_begin":1699719673.462679703, "rt":0.34, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699719670.107858048}
{"VCS_COMP_START_TIME": 1699719670.107858048}
{"VCS_COMP_END_TIME": 1699719678.541656600}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CYCLE_TIME_clk3=20.7 +notimingchecks"}
{"vcs1": {"peak_mem": 331408}}
{"stitch_vcselab": {"peak_mem": 223480}}
