INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jtsoo/SooHooCPE133Lab1/SooHooCPE133Lab1.srcs/sources_1/new/Problem3MinimalTruthTables.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Problem3MinimalTruthTables
INFO: [VRFC 10-2458] undeclared symbol and_nbc, assumed default net type wire [C:/Users/jtsoo/SooHooCPE133Lab1/SooHooCPE133Lab1.srcs/sources_1/new/Problem3MinimalTruthTables.sv:43]
INFO: [VRFC 10-2458] undeclared symbol and_abnc, assumed default net type wire [C:/Users/jtsoo/SooHooCPE133Lab1/SooHooCPE133Lab1.srcs/sources_1/new/Problem3MinimalTruthTables.sv:45]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jtsoo/SooHooCPE133Lab1/SooHooCPE133Lab1.srcs/sim_1/new/Problem3Sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Problem3Sim
