ARM_UART_axi_uartlite_0_0.vhd,vhdl,xil_defaultlib,../../../bd/ARM_UART/ip/ARM_UART_axi_uartlite_0_0/sim/ARM_UART_axi_uartlite_0_0.vhd,incdir="../../../../lab_2.gen/sources_1/bd/ARM_UART/ipshared/ec67/hdl"incdir="../../../../lab_2.gen/sources_1/bd/ARM_UART/ipshared/b28c/hdl"incdir="../../../../lab_2.gen/sources_1/bd/ARM_UART/ipshared/ec67/hdl"incdir="../../../../lab_2.gen/sources_1/bd/ARM_UART/ipshared/b28c/hdl"
ARM_UART_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/ARM_UART/ip/ARM_UART_processing_system7_0_0/sim/ARM_UART_processing_system7_0_0.v,incdir="../../../../lab_2.gen/sources_1/bd/ARM_UART/ipshared/ec67/hdl"incdir="../../../../lab_2.gen/sources_1/bd/ARM_UART/ipshared/b28c/hdl"incdir="../../../../lab_2.gen/sources_1/bd/ARM_UART/ipshared/ec67/hdl"incdir="../../../../lab_2.gen/sources_1/bd/ARM_UART/ipshared/b28c/hdl"
ARM_UART_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/ARM_UART/ip/ARM_UART_auto_pc_0/sim/ARM_UART_auto_pc_0.v,incdir="../../../../lab_2.gen/sources_1/bd/ARM_UART/ipshared/ec67/hdl"incdir="../../../../lab_2.gen/sources_1/bd/ARM_UART/ipshared/b28c/hdl"incdir="../../../../lab_2.gen/sources_1/bd/ARM_UART/ipshared/ec67/hdl"incdir="../../../../lab_2.gen/sources_1/bd/ARM_UART/ipshared/b28c/hdl"
ARM_UART_rst_ps7_0_50M_2.vhd,vhdl,xil_defaultlib,../../../bd/ARM_UART/ip/ARM_UART_rst_ps7_0_50M_2/sim/ARM_UART_rst_ps7_0_50M_2.vhd,incdir="../../../../lab_2.gen/sources_1/bd/ARM_UART/ipshared/ec67/hdl"incdir="../../../../lab_2.gen/sources_1/bd/ARM_UART/ipshared/b28c/hdl"incdir="../../../../lab_2.gen/sources_1/bd/ARM_UART/ipshared/ec67/hdl"incdir="../../../../lab_2.gen/sources_1/bd/ARM_UART/ipshared/b28c/hdl"
ARM_UART.v,verilog,xil_defaultlib,../../../bd/ARM_UART/sim/ARM_UART.v,incdir="../../../../lab_2.gen/sources_1/bd/ARM_UART/ipshared/ec67/hdl"incdir="../../../../lab_2.gen/sources_1/bd/ARM_UART/ipshared/b28c/hdl"incdir="../../../../lab_2.gen/sources_1/bd/ARM_UART/ipshared/ec67/hdl"incdir="../../../../lab_2.gen/sources_1/bd/ARM_UART/ipshared/b28c/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
