{
  "creator": "Yosys 0.33 (git sha1 2584903a060)",
  "modules": {
    "mu_core": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "thielecpu/hardware/mu_core.v:25.1-228.10"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst_n": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "instruction": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "instr_valid": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "instr_allowed": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "receipt_required": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "current_mu_cost": {
          "direction": "input",
          "bits": [ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70 ]
        },
        "proposed_cost": {
          "direction": "input",
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ]
        },
        "partition_count": {
          "direction": "input",
          "bits": [ 103, 104, 105, 106, 107, 108 ]
        },
        "memory_isolation": {
          "direction": "input",
          "bits": [ 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140 ]
        },
        "receipt_value": {
          "direction": "input",
          "bits": [ 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172 ]
        },
        "receipt_valid": {
          "direction": "input",
          "bits": [ 173 ]
        },
        "receipt_accepted": {
          "direction": "output",
          "bits": [ 174 ]
        },
        "cost_gate_open": {
          "direction": "output",
          "bits": [ 175 ]
        },
        "partition_gate_open": {
          "direction": "output",
          "bits": [ 176 ]
        },
        "core_status": {
          "direction": "output",
          "bits": [ 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208 ]
        },
        "enforcement_active": {
          "direction": "output",
          "bits": [ "1" ]
        }
      },
      "cells": {
        "$auto$ff.cc:266:slice$238": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:86.1-185.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
            "EN": [ 209 ],
            "Q": [ 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241 ]
          }
        },
        "$auto$ff.cc:266:slice$239": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:86.1-185.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273 ],
            "EN": [ 274 ],
            "Q": [ 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306 ]
          }
        },
        "$auto$ff.cc:266:slice$246": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "1",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:86.1-185.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 307 ],
            "EN": [ 308 ],
            "Q": [ 309 ]
          }
        },
        "$auto$ff.cc:266:slice$249": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:86.1-185.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 310 ],
            "EN": [ 311 ],
            "Q": [ 175 ]
          }
        },
        "$auto$ff.cc:266:slice$252": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:86.1-185.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 312 ],
            "EN": [ 311 ],
            "Q": [ 176 ]
          }
        },
        "$auto$ff.cc:266:slice$255": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:86.1-185.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344 ],
            "EN": [ 345 ],
            "Q": [ 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208 ]
          }
        },
        "$auto$ff.cc:266:slice$261": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:86.1-185.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 346 ],
            "EN": [ 345 ],
            "Q": [ 37 ]
          }
        },
        "$auto$ff.cc:266:slice$264": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:86.1-185.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 347 ],
            "EN": [ 311 ],
            "Q": [ 38 ]
          }
        },
        "$auto$ff.cc:266:slice$267": {
          "hide_name": 1,
          "type": "$adffe",
          "parameters": {
            "ARST_POLARITY": "00000000000000000000000000000000",
            "ARST_VALUE": "0",
            "CLK_POLARITY": "00000000000000000000000000000001",
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:86.1-185.4"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 348 ],
            "EN": [ 349 ],
            "Q": [ 174 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$241": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 350, 351 ],
            "B": [ "0", "1" ],
            "Y": [ 352 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$243": {
          "hide_name": 1,
          "type": "$reduce_bool",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 353, 351 ],
            "Y": [ 354 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$251": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36, 209 ],
            "B": [ "1", "0" ],
            "Y": [ 311 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$257": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36, 209, 355 ],
            "B": [ "1", "0", "0" ],
            "Y": [ 345 ]
          }
        },
        "$auto$opt_dff.cc:195:make_patterns_logic$269": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36, 355 ],
            "B": [ "1", "0" ],
            "Y": [ 349 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$245": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 209, 354, 352 ],
            "Y": [ 274 ]
          }
        },
        "$auto$opt_dff.cc:220:make_patterns_logic$248": {
          "hide_name": 1,
          "type": "$reduce_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 209, 351 ],
            "Y": [ 308 ]
          }
        },
        "$auto$opt_reduce.cc:128:opt_pmux$236": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000010",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 356, 357 ],
            "Y": [ 353 ]
          }
        },
        "$display$thielecpu/hardware/mu_core.v:166$41": {
          "hide_name": 1,
          "type": "$print",
          "parameters": {
            "ARGS_WIDTH": "00000000000000000000000001000000",
            "FORMAT": "\uFFFFFFCE\uFFFFFFBC-Core: Receipt accepted for instruction {32:>08hu}, cost={32:>0du}\n",
            "PRIORITY": "11111111111111111111111111111111",
            "TRG_ENABLE": "00000000000000000000000000000001",
            "TRG_POLARITY": "01",
            "TRG_WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:166.17-166.118"
          },
          "port_directions": {
            "ARGS": "input",
            "EN": "input",
            "TRG": "input"
          },
          "connections": {
            "ARGS": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 358 ],
            "TRG": [ 2, 3 ]
          }
        },
        "$display$thielecpu/hardware/mu_core.v:171$43": {
          "hide_name": 1,
          "type": "$print",
          "parameters": {
            "ARGS_WIDTH": "00000000000000000000000001100000",
            "FORMAT": "\uFFFFFFCE\uFFFFFFBC-Core: Receipt DENIED for instruction {32:>08hu}, expected={32:>0du}, got={32:>0du}\n",
            "PRIORITY": "11111111111111111111111111111110",
            "TRG_ENABLE": "00000000000000000000000000000001",
            "TRG_POLARITY": "01",
            "TRG_WIDTH": "00000000000000000000000000000010"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:171.17-171.150"
          },
          "port_directions": {
            "ARGS": "input",
            "EN": "input",
            "TRG": "input"
          },
          "connections": {
            "ARGS": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "EN": [ 359 ],
            "TRG": [ 2, 3 ]
          }
        },
        "$eq$thielecpu/hardware/mu_core.v:162$40": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:162.17-162.47"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172 ],
            "B": [ 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306 ],
            "Y": [ 360 ]
          }
        },
        "$eq$thielecpu/hardware/mu_core.v:224$32": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:224.73-224.96"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140 ],
            "B": [ "0", "1", "1", "1", "1", "1", "0", "1", "0", "1", "0", "1", "1", "1", "0", "1", "0", "1", "1", "1", "1", "1", "1", "1", "0", "1", "0", "1", "0", "0", "1", "1" ],
            "Y": [ 361 ]
          }
        },
        "$ge$thielecpu/hardware/mu_core.v:119$36": {
          "hide_name": 1,
          "type": "$ge",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:119.51-119.83"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ],
            "B": [ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70 ],
            "Y": [ 362 ]
          }
        },
        "$logic_and$thielecpu/hardware/mu_core.v:100$13": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:100.13-100.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 36 ],
            "B": [ 363 ],
            "Y": [ 209 ]
          }
        },
        "$logic_and$thielecpu/hardware/mu_core.v:119$37": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:119.25-119.84"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 309 ],
            "B": [ 362 ],
            "Y": [ 350 ]
          }
        },
        "$logic_and$thielecpu/hardware/mu_core.v:161$39": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:161.13-161.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 173 ],
            "B": [ 38 ],
            "Y": [ 355 ]
          }
        },
        "$logic_and$thielecpu/hardware/mu_core.v:208$26": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:208.48-208.96"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 364 ],
            "B": [ 365 ],
            "Y": [ 366 ]
          }
        },
        "$logic_and$thielecpu/hardware/mu_core.v:213$29": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:213.48-214.72"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 364 ],
            "B": [ 367 ],
            "Y": [ 368 ]
          }
        },
        "$logic_and$thielecpu/hardware/mu_core.v:213$31": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:213.48-215.75"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 368 ],
            "B": [ 369 ],
            "Y": [ 370 ]
          }
        },
        "$logic_and$thielecpu/hardware/mu_core.v:224$33": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:224.40-224.97"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 361 ],
            "Y": [ 307 ]
          }
        },
        "$lt$thielecpu/hardware/mu_core.v:203$23": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:203.49-203.64"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 103, 104, 105, 106, 107, 108 ],
            "B": [ "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 372 ]
          }
        },
        "$lt$thielecpu/hardware/mu_core.v:208$25": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000110",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:208.80-208.95"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 103, 104, 105, 106, 107, 108 ],
            "B": [ "1", "1", "1", "1", "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 365 ]
          }
        },
        "$lt$thielecpu/hardware/mu_core.v:213$27": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:213.49-213.74"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20, 21, 22, 23, 24, 25, 26, 27 ],
            "B": [ 103, 104, 105, 106, 107, 108 ],
            "Y": [ 364 ]
          }
        },
        "$lt$thielecpu/hardware/mu_core.v:214$28": {
          "hide_name": 1,
          "type": "$lt",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000110",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:214.47-214.71"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12, 13, 14, 15, 16, 17, 18, 19 ],
            "B": [ 103, 104, 105, 106, 107, 108 ],
            "Y": [ 367 ]
          }
        },
        "$ne$thielecpu/hardware/mu_core.v:100$12": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:100.28-100.59"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
            "B": [ 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241 ],
            "Y": [ 363 ]
          }
        },
        "$ne$thielecpu/hardware/mu_core.v:215$30": {
          "hide_name": 1,
          "type": "$ne",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:215.47-215.74"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20, 21, 22, 23, 24, 25, 26, 27 ],
            "B": [ 12, 13, 14, 15, 16, 17, 18, 19 ],
            "Y": [ 369 ]
          }
        },
        "$procmux$105": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:162.17-162.47|thielecpu/hardware/mu_core.v:162.13-172.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 360 ],
            "Y": [ 373 ]
          }
        },
        "$procmux$107": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 373 ],
            "S": [ 355 ],
            "Y": [ 359 ]
          }
        },
        "$procmux$110": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:162.17-162.47|thielecpu/hardware/mu_core.v:162.13-172.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 360 ],
            "Y": [ 374 ]
          }
        },
        "$procmux$112": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 374 ],
            "S": [ 355 ],
            "Y": [ 358 ]
          }
        },
        "$procmux$132": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406 ],
            "S": [ 353, 351 ],
            "Y": [ 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273 ]
          }
        },
        "$procmux$136": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ],
            "S": [ 350 ],
            "Y": [ 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406 ]
          }
        },
        "$procmux$146": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000010",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438 ],
            "S": [ 353, 351 ],
            "Y": [ 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470 ]
          }
        },
        "$procmux$150": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:122.34-122.56|thielecpu/hardware/mu_core.v:122.30-126.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 309 ],
            "Y": [ 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502 ]
          }
        },
        "$procmux$153": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:119.25-119.84|thielecpu/hardware/mu_core.v:119.21-126.24"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502 ],
            "B": [ "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 350 ],
            "Y": [ 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438 ]
          }
        },
        "$procmux$155_ANY": {
          "hide_name": 1,
          "type": "$reduce_or",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000011",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 503, 504, 505 ],
            "Y": [ 351 ]
          }
        },
        "$procmux$156": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "B": [ 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470 ],
            "S": [ 209 ],
            "Y": [ 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537 ]
          }
        },
        "$procmux$159": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:162.17-162.47|thielecpu/hardware/mu_core.v:162.13-172.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ "1", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "S": [ 360 ],
            "Y": [ 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569 ]
          }
        },
        "$procmux$161": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537 ],
            "B": [ 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569 ],
            "S": [ 355 ],
            "Y": [ 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601 ]
          }
        },
        "$procmux$163": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "B": [ 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601 ],
            "S": [ 36 ],
            "Y": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344 ]
          }
        },
        "$procmux$169": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 309 ],
            "S": [ 351 ],
            "Y": [ 602 ]
          }
        },
        "$procmux$171": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 602 ],
            "S": [ 209 ],
            "Y": [ 603 ]
          }
        },
        "$procmux$173": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 603 ],
            "S": [ 36 ],
            "Y": [ 312 ]
          }
        },
        "$procmux$179": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 362 ],
            "S": [ 351 ],
            "Y": [ 604 ]
          }
        },
        "$procmux$180_CMP0": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 28, 29, 30, 31, 32, 33, 34, 35 ],
            "Y": [ 503 ]
          }
        },
        "$procmux$180_CMP1": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 28, 29, 30, 31, 32, 33, 34, 35 ],
            "B": [ "1", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 504 ]
          }
        },
        "$procmux$180_CMP2": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 28, 29, 30, 31, 32, 33, 34, 35 ],
            "B": [ "0", "1", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 505 ]
          }
        },
        "$procmux$181": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 604 ],
            "S": [ 209 ],
            "Y": [ 605 ]
          }
        },
        "$procmux$183": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 605 ],
            "S": [ 36 ],
            "Y": [ 310 ]
          }
        },
        "$procmux$188": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 374 ],
            "S": [ 355 ],
            "Y": [ 606 ]
          }
        },
        "$procmux$190": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 606 ],
            "S": [ 36 ],
            "Y": [ 348 ]
          }
        },
        "$procmux$194": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 353 ],
            "Y": [ 607 ]
          }
        },
        "$procmux$197": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 607 ],
            "S": [ 209 ],
            "Y": [ 608 ]
          }
        },
        "$procmux$199": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 608 ],
            "S": [ 36 ],
            "Y": [ 347 ]
          }
        },
        "$procmux$203": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "0" ],
            "S": [ 353 ],
            "Y": [ 609 ]
          }
        },
        "$procmux$204_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 28, 29, 30, 31, 32, 33, 34, 35 ],
            "B": [ "1", "0", "1", "0", "0", "0", "0", "0" ],
            "Y": [ 356 ]
          }
        },
        "$procmux$205_CMP0": {
          "hide_name": 1,
          "type": "$eq",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000001000",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 28, 29, 30, 31, 32, 33, 34, 35 ],
            "B": [ "0", "1", "1", "0", "0", "0", "0", "0" ],
            "Y": [ 357 ]
          }
        },
        "$procmux$206": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 609 ],
            "S": [ 209 ],
            "Y": [ 610 ]
          }
        },
        "$procmux$211": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:161.13-161.46|thielecpu/hardware/mu_core.v:161.9-173.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 610 ],
            "B": [ 374 ],
            "S": [ 355 ],
            "Y": [ 611 ]
          }
        },
        "$procmux$213": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:176.13-176.25|thielecpu/hardware/mu_core.v:176.9-183.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ 611 ],
            "S": [ 36 ],
            "Y": [ 346 ]
          }
        },
        "$procmux$52": {
          "hide_name": 1,
          "type": "$pmux",
          "parameters": {
            "S_WIDTH": "00000000000000000000000000000011",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:200.9-221.16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ 370, 366, 372 ],
            "S": [ 505, 504, 503 ],
            "Y": [ 612 ]
          }
        },
        "$procmux$56": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:0.0-0.0|thielecpu/hardware/mu_core.v:105.13-157.20"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 612 ],
            "S": [ 351 ],
            "Y": [ 613 ]
          }
        },
        "$procmux$58": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "full_case": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:100.13-100.59|thielecpu/hardware/mu_core.v:100.9-158.12"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "x" ],
            "B": [ 613 ],
            "S": [ 209 ],
            "Y": [ 371 ]
          }
        }
      },
      "netnames": {
        "$0\\core_status[31:0]": {
          "hide_name": 1,
          "bits": [ 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:86.1-185.4"
          }
        },
        "$0\\cost_gate_open[0:0]": {
          "hide_name": 1,
          "bits": [ 310 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:86.1-185.4"
          }
        },
        "$0\\instr_allowed[0:0]": {
          "hide_name": 1,
          "bits": [ 346 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:86.1-185.4"
          }
        },
        "$0\\partition_gate_open[0:0]": {
          "hide_name": 1,
          "bits": [ 312 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:86.1-185.4"
          }
        },
        "$0\\receipt_accepted[0:0]": {
          "hide_name": 1,
          "bits": [ 348 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:86.1-185.4"
          }
        },
        "$0\\receipt_required[0:0]": {
          "hide_name": 1,
          "bits": [ 347 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:86.1-185.4"
          }
        },
        "$4\\check_partition_independence$func$thielecpu/hardware/mu_core.v:112$1.$result[0:0]$22": {
          "hide_name": 1,
          "bits": [ 371 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:86.1-185.4"
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$240": {
          "hide_name": 1,
          "bits": [ 352 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$242": {
          "hide_name": 1,
          "bits": [ 354 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$250": {
          "hide_name": 1,
          "bits": [ 311 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$256": {
          "hide_name": 1,
          "bits": [ 345 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:194:make_patterns_logic$268": {
          "hide_name": 1,
          "bits": [ 349 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$244": {
          "hide_name": 1,
          "bits": [ 274 ],
          "attributes": {
          }
        },
        "$auto$opt_dff.cc:219:make_patterns_logic$247": {
          "hide_name": 1,
          "bits": [ 308 ],
          "attributes": {
          }
        },
        "$auto$opt_reduce.cc:134:opt_pmux$231": {
          "hide_name": 1,
          "bits": [ 353 ],
          "attributes": {
          }
        },
        "$display$thielecpu/hardware/mu_core.v:166$41_EN": {
          "hide_name": 1,
          "bits": [ 358 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:166.17-166.118"
          }
        },
        "$display$thielecpu/hardware/mu_core.v:171$43_EN": {
          "hide_name": 1,
          "bits": [ 359 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:171.17-171.150"
          }
        },
        "$eq$thielecpu/hardware/mu_core.v:162$40_Y": {
          "hide_name": 1,
          "bits": [ 360 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:162.17-162.47"
          }
        },
        "$eq$thielecpu/hardware/mu_core.v:224$32_Y": {
          "hide_name": 1,
          "bits": [ 361 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:224.73-224.96"
          }
        },
        "$ge$thielecpu/hardware/mu_core.v:116$34_Y": {
          "hide_name": 1,
          "bits": [ 362 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:116.41-116.73"
          }
        },
        "$logic_and$thielecpu/hardware/mu_core.v:100$13_Y": {
          "hide_name": 1,
          "bits": [ 209 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:100.13-100.59"
          }
        },
        "$logic_and$thielecpu/hardware/mu_core.v:119$37_Y": {
          "hide_name": 1,
          "bits": [ 350 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:119.25-119.84"
          }
        },
        "$logic_and$thielecpu/hardware/mu_core.v:161$39_Y": {
          "hide_name": 1,
          "bits": [ 355 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:161.13-161.46"
          }
        },
        "$logic_and$thielecpu/hardware/mu_core.v:208$26_Y": {
          "hide_name": 1,
          "bits": [ 366 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:208.48-208.96"
          }
        },
        "$logic_and$thielecpu/hardware/mu_core.v:213$29_Y": {
          "hide_name": 1,
          "bits": [ 368 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:213.48-214.72"
          }
        },
        "$logic_and$thielecpu/hardware/mu_core.v:213$31_Y": {
          "hide_name": 1,
          "bits": [ 370 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:213.48-215.75"
          }
        },
        "$logic_and$thielecpu/hardware/mu_core.v:224$33_Y": {
          "hide_name": 1,
          "bits": [ 307 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:224.40-224.97"
          }
        },
        "$lt$thielecpu/hardware/mu_core.v:203$23_Y": {
          "hide_name": 1,
          "bits": [ 372 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:203.49-203.64"
          }
        },
        "$lt$thielecpu/hardware/mu_core.v:208$24_Y": {
          "hide_name": 1,
          "bits": [ 364 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:208.49-208.74"
          }
        },
        "$lt$thielecpu/hardware/mu_core.v:208$25_Y": {
          "hide_name": 1,
          "bits": [ 365 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:208.80-208.95"
          }
        },
        "$lt$thielecpu/hardware/mu_core.v:214$28_Y": {
          "hide_name": 1,
          "bits": [ 367 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:214.47-214.71"
          }
        },
        "$ne$thielecpu/hardware/mu_core.v:100$12_Y": {
          "hide_name": 1,
          "bits": [ 363 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:100.28-100.59"
          }
        },
        "$ne$thielecpu/hardware/mu_core.v:215$30_Y": {
          "hide_name": 1,
          "bits": [ 369 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:215.47-215.74"
          }
        },
        "$procmux$105_Y": {
          "hide_name": 1,
          "bits": [ 373 ],
          "attributes": {
          }
        },
        "$procmux$110_Y": {
          "hide_name": 1,
          "bits": [ 374 ],
          "attributes": {
          }
        },
        "$procmux$119_CMP": {
          "hide_name": 1,
          "bits": [ 503, 504, 505 ],
          "attributes": {
          }
        },
        "$procmux$119_CTRL": {
          "hide_name": 1,
          "bits": [ 351 ],
          "attributes": {
          }
        },
        "$procmux$132_Y": {
          "hide_name": 1,
          "bits": [ 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273 ],
          "attributes": {
          }
        },
        "$procmux$133_CMP": {
          "hide_name": 1,
          "bits": [ 356 ],
          "attributes": {
          }
        },
        "$procmux$134_CMP": {
          "hide_name": 1,
          "bits": [ 357 ],
          "attributes": {
          }
        },
        "$procmux$136_Y": {
          "hide_name": 1,
          "bits": [ 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406 ],
          "attributes": {
          }
        },
        "$procmux$146_Y": {
          "hide_name": 1,
          "bits": [ 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470 ],
          "attributes": {
          }
        },
        "$procmux$150_Y": {
          "hide_name": 1,
          "bits": [ 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502 ],
          "attributes": {
          }
        },
        "$procmux$153_Y": {
          "hide_name": 1,
          "bits": [ 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438 ],
          "attributes": {
          }
        },
        "$procmux$156_Y": {
          "hide_name": 1,
          "bits": [ 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537 ],
          "attributes": {
          }
        },
        "$procmux$159_Y": {
          "hide_name": 1,
          "bits": [ 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569 ],
          "attributes": {
          }
        },
        "$procmux$161_Y": {
          "hide_name": 1,
          "bits": [ 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601 ],
          "attributes": {
          }
        },
        "$procmux$169_Y": {
          "hide_name": 1,
          "bits": [ 602 ],
          "attributes": {
          }
        },
        "$procmux$171_Y": {
          "hide_name": 1,
          "bits": [ 603 ],
          "attributes": {
          }
        },
        "$procmux$179_Y": {
          "hide_name": 1,
          "bits": [ 604 ],
          "attributes": {
          }
        },
        "$procmux$181_Y": {
          "hide_name": 1,
          "bits": [ 605 ],
          "attributes": {
          }
        },
        "$procmux$188_Y": {
          "hide_name": 1,
          "bits": [ 606 ],
          "attributes": {
          }
        },
        "$procmux$194_Y": {
          "hide_name": 1,
          "bits": [ 607 ],
          "attributes": {
          }
        },
        "$procmux$197_Y": {
          "hide_name": 1,
          "bits": [ 608 ],
          "attributes": {
          }
        },
        "$procmux$203_Y": {
          "hide_name": 1,
          "bits": [ 609 ],
          "attributes": {
          }
        },
        "$procmux$206_Y": {
          "hide_name": 1,
          "bits": [ 610 ],
          "attributes": {
          }
        },
        "$procmux$211_Y": {
          "hide_name": 1,
          "bits": [ 611 ],
          "attributes": {
          }
        },
        "$procmux$52_Y": {
          "hide_name": 1,
          "bits": [ 612 ],
          "attributes": {
          }
        },
        "$procmux$56_Y": {
          "hide_name": 1,
          "bits": [ 613 ],
          "attributes": {
          }
        },
        "check_partition_independence$func$thielecpu/hardware/mu_core.v:112$1.instr": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "nosync": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:192.18-192.23"
          }
        },
        "check_partition_independence$func$thielecpu/hardware/mu_core.v:112$1.mem_iso": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "nosync": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:194.18-194.25"
          }
        },
        "check_partition_independence$func$thielecpu/hardware/mu_core.v:112$1.part_count": {
          "hide_name": 0,
          "bits": [ "x", "x", "x", "x", "x", "x" ],
          "attributes": {
            "nosync": "00000000000000000000000000000001",
            "src": "thielecpu/hardware/mu_core.v:193.17-193.27"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:26.16-26.19"
          }
        },
        "core_status": {
          "hide_name": 0,
          "bits": [ 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:51.23-51.34"
          }
        },
        "cost_gate_open": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:47.16-47.30"
          }
        },
        "current_mu_cost": {
          "hide_name": 0,
          "bits": [ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:36.23-36.38"
          }
        },
        "enforcement_active": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:52.16-52.34"
          }
        },
        "expected_cost": {
          "hide_name": 0,
          "bits": [ 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:78.12-78.25"
          }
        },
        "instr_allowed": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:32.16-32.29"
          }
        },
        "instr_valid": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:31.16-31.27"
          }
        },
        "instruction": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:30.23-30.34"
          }
        },
        "last_instruction": {
          "hide_name": 0,
          "bits": [ 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:77.12-77.28"
          }
        },
        "memory_isolation": {
          "hide_name": 0,
          "bits": [ 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:39.23-39.39"
          }
        },
        "partition_count": {
          "hide_name": 0,
          "bits": [ 103, 104, 105, 106, 107, 108 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:38.22-38.37"
          }
        },
        "partition_gate_open": {
          "hide_name": 0,
          "bits": [ 176 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:48.16-48.35"
          }
        },
        "partition_independent": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:79.5-79.26"
          }
        },
        "proposed_cost": {
          "hide_name": 0,
          "bits": [ 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:37.23-37.36"
          }
        },
        "receipt_accepted": {
          "hide_name": 0,
          "bits": [ 174 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:44.16-44.32"
          }
        },
        "receipt_required": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:33.16-33.32"
          }
        },
        "receipt_valid": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:43.16-43.29"
          }
        },
        "receipt_value": {
          "hide_name": 0,
          "bits": [ 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:42.23-42.36"
          }
        },
        "rst_n": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "thielecpu/hardware/mu_core.v:27.16-27.21"
          }
        }
      }
    }
  }
}
