{\cpuregs[0] } {\cpuregs[0]_t0 } {\cpuregs[10] } {\cpuregs[10]_t0 } {\cpuregs[11] } {\cpuregs[11]_t0 } {\cpuregs[12] } {\cpuregs[12]_t0 } {\cpuregs[13] } {\cpuregs[13]_t0 } {\cpuregs[14] } {\cpuregs[14]_t0 } {\cpuregs[15] } {\cpuregs[15]_t0 } {\cpuregs[16] } {\cpuregs[16]_t0 } {\cpuregs[17] } {\cpuregs[17]_t0 } {\cpuregs[18] } {\cpuregs[18]_t0 } {\cpuregs[19] } {\cpuregs[19]_t0 } {\cpuregs[1] } {\cpuregs[1]_t0 } {\cpuregs[20] } {\cpuregs[20]_t0 } {\cpuregs[21] } {\cpuregs[21]_t0 } {\cpuregs[22] } {\cpuregs[22]_t0 } {\cpuregs[23] } {\cpuregs[23]_t0 } {\cpuregs[24] } {\cpuregs[24]_t0 } {\cpuregs[25] } {\cpuregs[25]_t0 } {\cpuregs[26] } {\cpuregs[26]_t0 } {\cpuregs[27] } {\cpuregs[27]_t0 } {\cpuregs[28] } {\cpuregs[28]_t0 } {\cpuregs[29] } {\cpuregs[29]_t0 } {\cpuregs[2] } {\cpuregs[2]_t0 } {\cpuregs[30] } {\cpuregs[30]_t0 } {\cpuregs[31] } {\cpuregs[31]_t0 } {\cpuregs[3] } {\cpuregs[3]_t0 } {\cpuregs[4] } {\cpuregs[4]_t0 } {\cpuregs[5] } {\cpuregs[5]_t0 } {\cpuregs[6] } {\cpuregs[6]_t0 } {\cpuregs[7] } {\cpuregs[7]_t0 } {\cpuregs[8] } {\cpuregs[8]_t0 } {\cpuregs[9] } {\cpuregs[9]_t0 } {\decoded_imm_j_reg[10] } {\decoded_imm_j_reg[11] } {\decoded_imm_j_reg[4] } {\decoded_imm_j_reg[5] } {\decoded_imm_j_reg[6] } {\decoded_imm_j_reg[7] } {\decoded_imm_j_t0_reg[10] } {\decoded_imm_j_t0_reg[11] } {\decoded_imm_j_t0_reg[4] } {\decoded_imm_j_t0_reg[5] } {\decoded_imm_j_t0_reg[6] } {\decoded_imm_j_t0_reg[7] } _0061_ _0062_ _1626_ _1868_ _1870_ _1871_ _1874_ _1886_ _1944_ _1946_ _1947_ _1950_ _2018_ _2019_ alu_out_q alu_out_q_t0 cached_insn_opcode cached_insn_opcode_t0 cached_insn_rs1 cached_insn_rs1_t0 cached_insn_rs2 cached_insn_rs2_t0 count_cycle count_cycle_t0 count_instr count_instr_t0 cpu_state dbg_next dbg_rs1val dbg_rs1val_t0 dbg_rs1val_valid dbg_rs2val dbg_rs2val_t0 dbg_rs2val_valid dbg_valid_insn decoded_imm decoded_imm_t0 decoded_rd decoded_rd_t0 decoded_rs1 decoded_rs1_t0 decoded_rs2 decoded_rs2_t0 decoder_pseudo_trigger decoder_pseudo_trigger_q decoder_trigger decoder_trigger_q instr_add instr_addi instr_and instr_andi instr_auipc instr_beq instr_bge instr_bgeu instr_blt instr_bltu instr_bne instr_ecall_ebreak instr_fence instr_jal instr_jalr instr_lb instr_lbu instr_lh instr_lhu instr_lui instr_lw instr_or instr_ori instr_rdcycle instr_rdcycleh instr_rdinstr instr_rdinstrh instr_sb instr_sh instr_sll instr_slli instr_slt instr_slti instr_sltiu instr_sltu instr_sra instr_srai instr_srl instr_srli instr_sub instr_sw instr_xor instr_xori is_alu_reg_imm is_alu_reg_reg is_beq_bne_blt_bge_bltu_bgeu is_compare is_jalr_addi_slti_sltiu_xori_ori_andi is_lb_lh_lw_lbu_lhu is_lui_auipc_jal is_sb_sh_sw is_sll_srl_sra is_slli_srli_srai is_slti_blt_slt is_sltiu_bltu_sltu latched_branch latched_is_lb latched_is_lh latched_rd latched_rd_t0 latched_stalu latched_store mem_addr mem_addr_t0 mem_do_prefetch mem_do_rdata mem_do_rinst mem_do_wdata mem_instr mem_instr_t0 mem_rdata_q mem_rdata_q_t0 mem_state mem_valid mem_valid_t0 mem_wdata mem_wdata_t0 mem_wordsize mem_wstrb mem_wstrb_t0 next_insn_opcode next_insn_opcode_t0 pcpi_insn pcpi_insn_t0 pcpi_rs1 pcpi_rs1_t0 pcpi_rs2 pcpi_rs2_t0 pcpi_timeout pcpi_timeout_counter pcpi_valid pcpi_valid_t0 q_insn_rs1 q_insn_rs1_t0 q_insn_rs2 q_insn_rs2_t0 reg_next_pc reg_next_pc_t0 reg_out reg_out_t0 reg_pc reg_pc_t0 reg_sh rvfi_halt rvfi_mem_addr rvfi_mem_addr_t0 rvfi_mem_rdata rvfi_mem_rdata_t0 rvfi_mem_rmask rvfi_mem_rmask_t0 rvfi_mem_wdata rvfi_mem_wdata_t0 rvfi_mem_wmask rvfi_mem_wmask_t0 rvfi_order rvfi_order_t0 rvfi_pc_rdata rvfi_pc_rdata_t0 rvfi_pc_wdata rvfi_pc_wdata_t0 rvfi_rd_addr rvfi_rd_addr_t0 rvfi_rd_wdata rvfi_rd_wdata_t0 rvfi_rs1_addr rvfi_rs1_addr_t0 rvfi_rs1_rdata rvfi_rs1_rdata_t0 rvfi_rs2_addr rvfi_rs2_addr_t0 rvfi_rs2_rdata rvfi_rs2_rdata_t0 rvfi_valid trap {\genblk1.genblk1.pcpi_mul ._791_} {\genblk1.genblk1.pcpi_mul ._820_} {\genblk1.genblk1.pcpi_mul .instr_mul} {\genblk1.genblk1.pcpi_mul .instr_mulh} {\genblk1.genblk1.pcpi_mul .instr_mulhsu} {\genblk1.genblk1.pcpi_mul .instr_mulhu} {\genblk1.genblk1.pcpi_mul .mul_counter} {\genblk1.genblk1.pcpi_mul .mul_finish} {\genblk1.genblk1.pcpi_mul .mul_waiting} {\genblk1.genblk1.pcpi_mul .pcpi_rd} {\genblk1.genblk1.pcpi_mul .pcpi_rd_t0} {\genblk1.genblk1.pcpi_mul .pcpi_ready} {\genblk1.genblk1.pcpi_mul .pcpi_wait} {\genblk1.genblk1.pcpi_mul .pcpi_wait_q} {\genblk1.genblk1.pcpi_mul .rd} {\genblk1.genblk1.pcpi_mul .rd_t0} {\genblk1.genblk1.pcpi_mul .rs1} {\genblk1.genblk1.pcpi_mul .rs2} {\genblk1.genblk1.pcpi_mul .rs2_t0} {\genblk2.pcpi_div .dividend} {\genblk2.pcpi_div .dividend_t0} {\genblk2.pcpi_div .divisor} {\genblk2.pcpi_div .divisor_t0} {\genblk2.pcpi_div .instr_div} {\genblk2.pcpi_div .instr_divu} {\genblk2.pcpi_div .instr_rem} {\genblk2.pcpi_div .instr_remu} {\genblk2.pcpi_div .outsign} {\genblk2.pcpi_div .pcpi_rd} {\genblk2.pcpi_div .pcpi_rd_t0} {\genblk2.pcpi_div .pcpi_ready} {\genblk2.pcpi_div .pcpi_wait} {\genblk2.pcpi_div .pcpi_wait_q} {\genblk2.pcpi_div .quotient} {\genblk2.pcpi_div .quotient_msk} {\genblk2.pcpi_div .quotient_msk_t0} {\genblk2.pcpi_div .quotient_t0} {\genblk2.pcpi_div .running}
