Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c97980b297b4d1d95e26a420ff13726 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot design_1_wrapper_func_impl xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.PULLUP
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.design_1_myFND_0_0_FND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.design_1_myFND_0_0_myFND_v1_0_S0...
Compiling module xil_defaultlib.design_1_myFND_0_0_myFND_v1_0
Compiling module xil_defaultlib.design_1_myFND_0_0
Compiling module unisims_ver.BIBUF
Compiling module unisims_ver.PS7
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.design_1_processing_system7_0_0_...
Compiling module xil_defaultlib.design_1_processing_system7_0_0
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_register...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_register...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_register...
Compiling module unisims_ver.GND
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_register...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_register...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0__axi_protocol...
Compiling module xil_defaultlib.design_1_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_UYSKKA
Compiling module xil_defaultlib.design_1_ps7_0_axi_periph_0
Compiling module xil_defaultlib.design_1_rst_ps7_0_50M_0_cdc_syn...
Compiling module xil_defaultlib.design_1_rst_ps7_0_50M_0_cdc_syn...
Compiling module xil_defaultlib.design_1_rst_ps7_0_50M_0_lpf
Compiling module xil_defaultlib.design_1_rst_ps7_0_50M_0_upcnt_n
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module xil_defaultlib.design_1_rst_ps7_0_50M_0_sequenc...
Compiling module xil_defaultlib.design_1_rst_ps7_0_50M_0_proc_sy...
Compiling module xil_defaultlib.design_1_rst_ps7_0_50M_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_func_impl
