// Seed: 1517196990
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4, id_5;
  real id_6;
  ;
  tri id_7 = -1 < id_4;
  assign module_1.id_22 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wand id_6,
    input tri id_7,
    input wire id_8,
    input wire id_9,
    input wand id_10
    , id_42,
    input tri id_11,
    output supply1 id_12,
    output wor id_13,
    output wire id_14,
    output wire id_15,
    input wire id_16,
    input supply1 id_17,
    input tri0 id_18,
    input uwire id_19,
    input wor id_20,
    input tri1 id_21,
    output tri id_22,
    input uwire id_23,
    input supply0 id_24,
    output wire id_25,
    output wor id_26,
    output supply1 id_27,
    input tri1 id_28,
    input wor id_29,
    output wire id_30,
    output tri id_31,
    output wand id_32,
    input wire id_33,
    input supply1 id_34,
    input tri1 id_35,
    input tri0 id_36,
    inout supply0 id_37,
    output tri id_38,
    output supply1 id_39
    , id_43,
    input supply1 id_40
);
  wire id_44;
  ;
  module_0 modCall_1 (
      id_44,
      id_44,
      id_42
  );
endmodule
