{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665107254575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665107254585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 09:47:34 2022 " "Processing started: Fri Oct 07 09:47:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665107254585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107254585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107254585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665107255244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665107255244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/jizu_final/mux5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/jizu_final/mux5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux5bit " "Found entity 1: Mux5bit" {  } { { "../Mux5bit.v" "" { Text "D:/Code/jizu_final/Mux5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665107266153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107266153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/jizu_final/sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/jizu_final/sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Extend " "Found entity 1: Sign_Extend" {  } { { "../Sign_Extend.v" "" { Text "D:/Code/jizu_final/Sign_Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665107266155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107266155 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux ../Mux.v " "Entity \"Mux\" obtained from \"../Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../Mux.v" "" { Text "D:/Code/jizu_final/Mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1665107266157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/jizu_final/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/jizu_final/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Found entity 1: Mux" {  } { { "../Mux.v" "" { Text "D:/Code/jizu_final/Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665107266157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107266157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/jizu_final/memory_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/jizu_final/memory_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_rom " "Found entity 1: memory_rom" {  } { { "../memory_rom.v" "" { Text "D:/Code/jizu_final/memory_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665107266159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107266159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/jizu_final/memory_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/jizu_final/memory_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_reg " "Found entity 1: memory_reg" {  } { { "../memory_reg.v" "" { Text "D:/Code/jizu_final/memory_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665107266161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107266161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/jizu_final/memory_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/jizu_final/memory_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_ram " "Found entity 1: memory_ram" {  } { { "../memory_ram.v" "" { Text "D:/Code/jizu_final/memory_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665107266163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107266163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/jizu_final/latch_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/jizu_final/latch_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Latch_PC " "Found entity 1: Latch_PC" {  } { { "../Latch_PC.v" "" { Text "D:/Code/jizu_final/Latch_PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665107266166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107266166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/jizu_final/latch_d.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/jizu_final/latch_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_d " "Found entity 1: latch_d" {  } { { "../Latch_d.v" "" { Text "D:/Code/jizu_final/Latch_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665107266169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107266169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/jizu_final/latch_c.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/jizu_final/latch_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_c " "Found entity 1: latch_c" {  } { { "../Latch_c.v" "" { Text "D:/Code/jizu_final/Latch_c.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665107266171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107266171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/jizu_final/latch_b.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/jizu_final/latch_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 Latch_b " "Found entity 1: Latch_b" {  } { { "../Latch_b.v" "" { Text "D:/Code/jizu_final/Latch_b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665107266173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107266173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/jizu_final/latch_a.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/jizu_final/latch_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch_a " "Found entity 1: latch_a" {  } { { "../Latch_a.v" "" { Text "D:/Code/jizu_final/Latch_a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665107266175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107266175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/jizu_final/cu.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/jizu_final/cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "../CU.v" "" { Text "D:/Code/jizu_final/CU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665107266177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107266177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/jizu_final/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/jizu_final/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "../CPU.v" "" { Text "D:/Code/jizu_final/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665107266180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107266180 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU.v(23) " "Verilog HDL warning at ALU.v(23): extended using \"x\" or \"z\"" {  } { { "../ALU.v" "" { Text "D:/Code/jizu_final/ALU.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1665107266183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/jizu_final/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/jizu_final/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU.v" "" { Text "D:/Code/jizu_final/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665107266183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107266183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/jizu_final/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/jizu_final/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../adder.v" "" { Text "D:/Code/jizu_final/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665107266185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107266185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665107266222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux Mux:MuxF " "Elaborating entity \"Mux\" for hierarchy \"Mux:MuxF\"" {  } { { "../CPU.v" "MuxF" { Text "D:/Code/jizu_final/CPU.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665107266226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch_PC Latch_PC:Latch_PC_inst " "Elaborating entity \"Latch_PC\" for hierarchy \"Latch_PC:Latch_PC_inst\"" {  } { { "../CPU.v" "Latch_PC_inst" { Text "D:/Code/jizu_final/CPU.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665107266228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adderF " "Elaborating entity \"adder\" for hierarchy \"adder:adderF\"" {  } { { "../CPU.v" "adderF" { Text "D:/Code/jizu_final/CPU.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665107266231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_rom memory_rom:memory_rom_inst " "Elaborating entity \"memory_rom\" for hierarchy \"memory_rom:memory_rom_inst\"" {  } { { "../CPU.v" "memory_rom_inst" { Text "D:/Code/jizu_final/CPU.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665107266233 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "9 0 7 memory_rom.v(13) " "Verilog HDL warning at memory_rom.v(13): number of words (9) in memory file does not match the number of elements in the address range \[0:7\]" {  } { { "../memory_rom.v" "" { Text "D:/Code/jizu_final/memory_rom.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1665107266234 "|CPU|memory_rom:memory_rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memory_rom.v(8) " "Net \"mem.data_a\" at memory_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../memory_rom.v" "" { Text "D:/Code/jizu_final/memory_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1665107266234 "|CPU|memory_rom:memory_rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memory_rom.v(8) " "Net \"mem.waddr_a\" at memory_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../memory_rom.v" "" { Text "D:/Code/jizu_final/memory_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1665107266234 "|CPU|memory_rom:memory_rom_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memory_rom.v(8) " "Net \"mem.we_a\" at memory_rom.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../memory_rom.v" "" { Text "D:/Code/jizu_final/memory_rom.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1665107266234 "|CPU|memory_rom:memory_rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_a latch_a:latch_a_inst " "Elaborating entity \"latch_a\" for hierarchy \"latch_a:latch_a_inst\"" {  } { { "../CPU.v" "latch_a_inst" { Text "D:/Code/jizu_final/CPU.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665107266235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:CU_inst " "Elaborating entity \"CU\" for hierarchy \"CU:CU_inst\"" {  } { { "../CPU.v" "CU_inst" { Text "D:/Code/jizu_final/CPU.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665107266236 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 CU.v(29) " "Verilog HDL assignment warning at CU.v(29): truncated value with size 32 to match size of target (3)" {  } { { "../CU.v" "" { Text "D:/Code/jizu_final/CU.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665107266238 "|CPU|CU:CU_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 CU.v(32) " "Verilog HDL assignment warning at CU.v(32): truncated value with size 32 to match size of target (3)" {  } { { "../CU.v" "" { Text "D:/Code/jizu_final/CU.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665107266238 "|CPU|CU:CU_inst"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CU.v(27) " "Verilog HDL Case Statement warning at CU.v(27): incomplete case statement has no default case item" {  } { { "../CU.v" "" { Text "D:/Code/jizu_final/CU.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1665107266238 "|CPU|CU:CU_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl CU.v(18) " "Verilog HDL Always Construct warning at CU.v(18): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "../CU.v" "" { Text "D:/Code/jizu_final/CU.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1665107266238 "|CPU|CU:CU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] CU.v(18) " "Inferred latch for \"ALUControl\[0\]\" at CU.v(18)" {  } { { "../CU.v" "" { Text "D:/Code/jizu_final/CU.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107266238 "|CPU|CU:CU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] CU.v(18) " "Inferred latch for \"ALUControl\[1\]\" at CU.v(18)" {  } { { "../CU.v" "" { Text "D:/Code/jizu_final/CU.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107266238 "|CPU|CU:CU_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] CU.v(18) " "Inferred latch for \"ALUControl\[2\]\" at CU.v(18)" {  } { { "../CU.v" "" { Text "D:/Code/jizu_final/CU.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107266239 "|CPU|CU:CU_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_reg memory_reg:memory_reg_inst " "Elaborating entity \"memory_reg\" for hierarchy \"memory_reg:memory_reg_inst\"" {  } { { "../CPU.v" "memory_reg_inst" { Text "D:/Code/jizu_final/CPU.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665107266240 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 7 memory_reg.v(16) " "Verilog HDL warning at memory_reg.v(16): number of words (4) in memory file does not match the number of elements in the address range \[0:7\]" {  } { { "../memory_reg.v" "" { Text "D:/Code/jizu_final/memory_reg.v" 16 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1665107266242 "|CPU|memory_reg:memory_reg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Extend Sign_Extend:Sign_Extend_inst " "Elaborating entity \"Sign_Extend\" for hierarchy \"Sign_Extend:Sign_Extend_inst\"" {  } { { "../CPU.v" "Sign_Extend_inst" { Text "D:/Code/jizu_final/CPU.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665107266244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Latch_b Latch_b:Latch_b_inst " "Elaborating entity \"Latch_b\" for hierarchy \"Latch_b:Latch_b_inst\"" {  } { { "../CPU.v" "Latch_b_inst" { Text "D:/Code/jizu_final/CPU.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665107266247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux5bit Mux5bit:MuxE2 " "Elaborating entity \"Mux5bit\" for hierarchy \"Mux5bit:MuxE2\"" {  } { { "../CPU.v" "MuxE2" { Text "D:/Code/jizu_final/CPU.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665107266250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_inst " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_inst\"" {  } { { "../CPU.v" "ALU_inst" { Text "D:/Code/jizu_final/CPU.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665107266259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_c latch_c:latch_c_inst " "Elaborating entity \"latch_c\" for hierarchy \"latch_c:latch_c_inst\"" {  } { { "../CPU.v" "latch_c_inst" { Text "D:/Code/jizu_final/CPU.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665107266263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_ram memory_ram:memory_ram_inst " "Elaborating entity \"memory_ram\" for hierarchy \"memory_ram:memory_ram_inst\"" {  } { { "../CPU.v" "memory_ram_inst" { Text "D:/Code/jizu_final/CPU.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665107266266 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 7 memory_ram.v(13) " "Verilog HDL warning at memory_ram.v(13): number of words (4) in memory file does not match the number of elements in the address range \[0:7\]" {  } { { "../memory_ram.v" "" { Text "D:/Code/jizu_final/memory_ram.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1665107266267 "|CPU|memory_ram:memory_ram_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_d latch_d:latch_d_inst " "Elaborating entity \"latch_d\" for hierarchy \"latch_d:latch_d_inst\"" {  } { { "../CPU.v" "latch_d_inst" { Text "D:/Code/jizu_final/CPU.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665107266268 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Code/jizu_final/prj/output_files/CPU.map.smsg " "Generated suppressed messages file D:/Code/jizu_final/prj/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107267388 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665107267486 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665107267486 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../CPU.v" "" { Text "D:/Code/jizu_final/CPU.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665107267515 "|CPU|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rst " "No output dependent on input pin \"Rst\"" {  } { { "../CPU.v" "" { Text "D:/Code/jizu_final/CPU.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1665107267515 "|CPU|Rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1665107267515 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665107267515 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665107267515 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665107267515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665107267529 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 09:47:47 2022 " "Processing ended: Fri Oct 07 09:47:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665107267529 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665107267529 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665107267529 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665107267529 ""}
