Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Nov 27 10:53:58 2023
| Host         : Royal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DisplayDriver_timing_summary_routed.rpt -pb DisplayDriver_timing_summary_routed.pb -rpx DisplayDriver_timing_summary_routed.rpx -warn_on_violation
| Design       : DisplayDriver
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.210        0.000                      0                  123        0.130        0.000                      0                  123        2.000        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
sys_clk_pin       {0.000 4.000}        10.000          100.000         
  DCM_TMDS_CLKFX  {0.000 2.500}        5.000           200.000         
  MMCM_pix_clock  {0.000 25.000}       50.000          20.000          
  clkfb_in        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                         2.000        0.000                       0                     1  
  DCM_TMDS_CLKFX        2.633        0.000                      0                   39        0.173        0.000                      0                   39        2.000        0.000                       0                    37  
  MMCM_pix_clock       46.092        0.000                      0                   84        0.165        0.000                      0                   84       24.500        0.000                       0                    48  
  clkfb_in                                                                                                                                                          7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MMCM_pix_clock  DCM_TMDS_CLKFX        2.210        0.000                      0                   30        0.130        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  DCM_TMDS_CLKFX
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DCM_TMDS_CLKFX rise@5.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.117%)  route 1.284ns (68.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.162 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.662     0.500    TMDS_mod10[2]
    SLICE_X43Y94         LUT4 (Prop_lut4_I3_O)        0.124     0.624 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.622     1.246    TMDS_mod10[3]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     2.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     3.731    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[0]/C
                         clock pessimism              0.651     4.382    
                         clock uncertainty           -0.074     4.308    
    SLICE_X43Y94         FDRE (Setup_fdre_C_R)       -0.429     3.879    TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DCM_TMDS_CLKFX rise@5.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.117%)  route 1.284ns (68.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.162 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.662     0.500    TMDS_mod10[2]
    SLICE_X43Y94         LUT4 (Prop_lut4_I3_O)        0.124     0.624 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.622     1.246    TMDS_mod10[3]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     2.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     3.731    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[1]/C
                         clock pessimism              0.651     4.382    
                         clock uncertainty           -0.074     4.308    
    SLICE_X43Y94         FDRE (Setup_fdre_C_R)       -0.429     3.879    TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DCM_TMDS_CLKFX rise@5.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.117%)  route 1.284ns (68.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.162 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.662     0.500    TMDS_mod10[2]
    SLICE_X43Y94         LUT4 (Prop_lut4_I3_O)        0.124     0.624 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.622     1.246    TMDS_mod10[3]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     2.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     3.731    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism              0.651     4.382    
                         clock uncertainty           -0.074     4.308    
    SLICE_X43Y94         FDRE (Setup_fdre_C_R)       -0.429     3.879    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DCM_TMDS_CLKFX rise@5.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.580ns (31.117%)  route 1.284ns (68.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.162 f  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.662     0.500    TMDS_mod10[2]
    SLICE_X43Y94         LUT4 (Prop_lut4_I3_O)        0.124     0.624 r  TMDS_mod10[3]_i_1/O
                         net (fo=4, routed)           0.622     1.246    TMDS_mod10[3]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     2.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     3.731    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism              0.651     4.382    
                         clock uncertainty           -0.074     4.308    
    SLICE_X43Y94         FDRE (Setup_fdre_C_R)       -0.429     3.879    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          3.879    
                         arrival time                          -1.246    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.936ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DCM_TMDS_CLKFX rise@5.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.642ns (32.206%)  route 1.351ns (67.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X42Y94         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.100 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.351     1.251    encode_G/TMDS_shift_load
    SLICE_X41Y96         LUT3 (Prop_lut3_I1_O)        0.124     1.375 r  encode_G/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     1.375    encode_G_n_9
    SLICE_X41Y96         FDRE                                         r  TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     2.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     3.731    clk_TMDS
    SLICE_X41Y96         FDRE                                         r  TMDS_shift_green_reg[0]/C
                         clock pessimism              0.626     4.357    
                         clock uncertainty           -0.074     4.283    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)        0.029     4.312    TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          4.312    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                  2.936    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DCM_TMDS_CLKFX rise@5.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.642ns (32.319%)  route 1.344ns (67.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X42Y94         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.100 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.344     1.244    encode_G/TMDS_shift_load
    SLICE_X40Y96         LUT3 (Prop_lut3_I1_O)        0.124     1.368 r  encode_G/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     1.368    encode_G_n_2
    SLICE_X40Y96         FDRE                                         r  TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     2.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     3.731    clk_TMDS
    SLICE_X40Y96         FDRE                                         r  TMDS_shift_green_reg[7]/C
                         clock pessimism              0.626     4.357    
                         clock uncertainty           -0.074     4.283    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)        0.032     4.315    TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          4.315    
                         arrival time                          -1.368    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.954ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DCM_TMDS_CLKFX rise@5.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.670ns (33.145%)  route 1.351ns (66.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X42Y94         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.100 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.351     1.251    encode_G/TMDS_shift_load
    SLICE_X41Y96         LUT3 (Prop_lut3_I1_O)        0.152     1.403 r  encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     1.403    encode_G_n_8
    SLICE_X41Y96         FDRE                                         r  TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     2.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     3.731    clk_TMDS
    SLICE_X41Y96         FDRE                                         r  TMDS_shift_green_reg[1]/C
                         clock pessimism              0.626     4.357    
                         clock uncertainty           -0.074     4.283    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)        0.075     4.358    TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          4.358    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                  2.954    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DCM_TMDS_CLKFX rise@5.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.668ns (33.194%)  route 1.344ns (66.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X42Y94         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.100 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.344     1.244    encode_G/TMDS_shift_load
    SLICE_X40Y96         LUT3 (Prop_lut3_I1_O)        0.150     1.394 r  encode_G/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     1.394    encode_G_n_1
    SLICE_X40Y96         FDRE                                         r  TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     2.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     3.731    clk_TMDS
    SLICE_X40Y96         FDRE                                         r  TMDS_shift_green_reg[8]/C
                         clock pessimism              0.626     4.357    
                         clock uncertainty           -0.074     4.283    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)        0.075     4.358    TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          4.358    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DCM_TMDS_CLKFX rise@5.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.849ns  (logic 0.642ns (34.721%)  route 1.207ns (65.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X42Y94         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.100 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.207     1.107    encode_G/TMDS_shift_load
    SLICE_X40Y96         LUT3 (Prop_lut3_I1_O)        0.124     1.231 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.231    encode_G_n_3
    SLICE_X40Y96         FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     2.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     3.731    clk_TMDS
    SLICE_X40Y96         FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism              0.626     4.357    
                         clock uncertainty           -0.074     4.283    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)        0.031     4.314    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          4.314    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DCM_TMDS_CLKFX rise@5.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.642ns (34.790%)  route 1.203ns (65.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.760    -2.459    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.740    -0.618    clk_TMDS
    SLICE_X42Y94         FDRE                                         r  TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.518    -0.100 r  TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.203     1.103    encode_G/TMDS_shift_load
    SLICE_X41Y96         LUT3 (Prop_lut3_I1_O)        0.124     1.227 r  encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     1.227    encode_G_n_6
    SLICE_X41Y96         FDRE                                         r  TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     2.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     3.731    clk_TMDS
    SLICE_X41Y96         FDRE                                         r  TMDS_shift_green_reg[3]/C
                         clock pessimism              0.626     4.357    
                         clock uncertainty           -0.074     4.283    
    SLICE_X41Y96         FDRE (Setup_fdre_C_D)        0.031     4.314    TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          4.314    
                         arrival time                          -1.227    
  -------------------------------------------------------------------
                         slack                                  3.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.120    -0.211    TMDS_mod10[0]
    SLICE_X42Y94         LUT4 (Prop_lut4_I3_O)        0.045    -0.166 r  TMDS_shift_load_i_1/O
                         net (fo=1, routed)           0.000    -0.166    TMDS_shift_load_i_1_n_0
    SLICE_X42Y94         FDRE                                         r  TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X42Y94         FDRE                                         r  TMDS_shift_load_reg/C
                         clock pessimism              0.245    -0.459    
    SLICE_X42Y94         FDRE (Hold_fdre_C_D)         0.120    -0.339    TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.738%)  route 0.086ns (27.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_red_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  TMDS_shift_red_reg[5]/Q
                         net (fo=1, routed)           0.086    -0.258    encode_R/Q[4]
    SLICE_X41Y94         LUT3 (Prop_lut3_I2_O)        0.102    -0.156 r  encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    encode_R_n_6
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_red_reg[4]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.107    -0.365    TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 TMDS_shift_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X41Y96         FDRE                                         r  TMDS_shift_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  TMDS_shift_green_reg[4]/Q
                         net (fo=1, routed)           0.086    -0.259    encode_G/Q[3]
    SLICE_X41Y96         LUT3 (Prop_lut3_I2_O)        0.098    -0.161 r  encode_G/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    encode_G_n_6
    SLICE_X41Y96         FDRE                                         r  TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X41Y96         FDRE                                         r  TMDS_shift_green_reg[3]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.092    -0.380    TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  TMDS_shift_red_reg[4]/Q
                         net (fo=1, routed)           0.086    -0.259    encode_R/Q[3]
    SLICE_X41Y94         LUT3 (Prop_lut3_I2_O)        0.098    -0.161 r  encode_R/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    encode_R_n_7
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_red_reg[3]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.092    -0.380    TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  TMDS_shift_red_reg[6]/Q
                         net (fo=1, routed)           0.159    -0.172    encode_R/Q[5]
    SLICE_X41Y94         LUT3 (Prop_lut3_I2_O)        0.042    -0.130 r  encode_R/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    encode_R_n_5
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_red_reg[5]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.107    -0.365    TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.190ns (53.278%)  route 0.167ns (46.722%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.167    -0.165    TMDS_mod10[2]
    SLICE_X43Y94         LUT4 (Prop_lut4_I2_O)        0.049    -0.116 r  TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.116    TMDS_mod10[3]_i_2_n_0
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[3]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.107    -0.365    TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.748%)  route 0.167ns (47.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  TMDS_mod10_reg[2]/Q
                         net (fo=4, routed)           0.167    -0.165    TMDS_mod10[2]
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.045    -0.120 r  TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    TMDS_mod10[2]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[2]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.092    -0.380    TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.166%)  route 0.189ns (50.834%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  TMDS_mod10_reg[0]/Q
                         net (fo=6, routed)           0.189    -0.142    TMDS_mod10[0]
    SLICE_X43Y94         LUT2 (Prop_lut2_I0_O)        0.042    -0.100 r  TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    TMDS_mod10[1]_i_1_n_0
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X43Y94         FDRE                                         r  TMDS_mod10_reg[1]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.107    -0.365    TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 TMDS_shift_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.919%)  route 0.146ns (39.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  TMDS_shift_red_reg[1]/Q
                         net (fo=1, routed)           0.146    -0.199    encode_R/Q[0]
    SLICE_X41Y94         LUT3 (Prop_lut3_I2_O)        0.099    -0.100 r  encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    encode_R_n_10
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_red_reg[0]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.091    -0.381    TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 TMDS_shift_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - DCM_TMDS_CLKFX rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.227ns (60.729%)  route 0.147ns (39.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.588    -0.472    clk_TMDS
    SLICE_X40Y95         FDRE                                         r  TMDS_shift_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  TMDS_shift_blue_reg[3]/Q
                         net (fo=1, routed)           0.147    -0.198    encode_B/Q[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.099    -0.099 r  encode_B/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.099    encode_B_n_7
    SLICE_X40Y95         FDRE                                         r  TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X40Y95         FDRE                                         r  TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.232    -0.472    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.092    -0.380    TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.099    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DCM_TMDS_CLKFX
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_BASE_INST/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17   BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X43Y94     TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X43Y94     TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X43Y94     TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X43Y94     TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y95     TMDS_shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y95     TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y95     TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X40Y95     TMDS_shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y94     TMDS_mod10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y94     TMDS_mod10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y94     TMDS_mod10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y94     TMDS_mod10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y95     TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y95     TMDS_shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y95     TMDS_shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y95     TMDS_shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y95     TMDS_shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y95     TMDS_shift_blue_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y94     TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y94     TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y94     TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X43Y94     TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y95     TMDS_shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y95     TMDS_shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y95     TMDS_shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y95     TMDS_shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y95     TMDS_shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X40Y95     TMDS_shift_blue_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  MMCM_pix_clock

Setup :            0  Failing Endpoints,  Worst Slack       46.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.092ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CounterY_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MMCM_pix_clock rise@50.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.842ns (25.160%)  route 2.505ns (74.840%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 48.730 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.738    -0.620    pixclk
    SLICE_X36Y93         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.419    -0.201 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.877     0.676    CounterX[3]
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.299     0.975 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           0.875     1.850    CounterX[9]_i_3_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124     1.974 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.752     2.726    CounterY[9]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  CounterY_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.562    48.730    pixclk
    SLICE_X37Y95         FDRE                                         r  CounterY_reg[6]/C
                         clock pessimism              0.625    49.355    
                         clock uncertainty           -0.108    49.247    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.429    48.818    CounterY_reg[6]
  -------------------------------------------------------------------
                         required time                         48.818    
                         arrival time                          -2.726    
  -------------------------------------------------------------------
                         slack                                 46.092    

Slack (MET) :             46.092ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CounterY_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MMCM_pix_clock rise@50.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.842ns (25.160%)  route 2.505ns (74.840%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 48.730 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.738    -0.620    pixclk
    SLICE_X36Y93         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.419    -0.201 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.877     0.676    CounterX[3]
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.299     0.975 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           0.875     1.850    CounterX[9]_i_3_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124     1.974 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.752     2.726    CounterY[9]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  CounterY_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.562    48.730    pixclk
    SLICE_X37Y95         FDRE                                         r  CounterY_reg[7]/C
                         clock pessimism              0.625    49.355    
                         clock uncertainty           -0.108    49.247    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.429    48.818    CounterY_reg[7]
  -------------------------------------------------------------------
                         required time                         48.818    
                         arrival time                          -2.726    
  -------------------------------------------------------------------
                         slack                                 46.092    

Slack (MET) :             46.092ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CounterY_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MMCM_pix_clock rise@50.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.842ns (25.160%)  route 2.505ns (74.840%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 48.730 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.738    -0.620    pixclk
    SLICE_X36Y93         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.419    -0.201 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.877     0.676    CounterX[3]
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.299     0.975 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           0.875     1.850    CounterX[9]_i_3_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124     1.974 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.752     2.726    CounterY[9]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  CounterY_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.562    48.730    pixclk
    SLICE_X37Y95         FDRE                                         r  CounterY_reg[8]/C
                         clock pessimism              0.625    49.355    
                         clock uncertainty           -0.108    49.247    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.429    48.818    CounterY_reg[8]
  -------------------------------------------------------------------
                         required time                         48.818    
                         arrival time                          -2.726    
  -------------------------------------------------------------------
                         slack                                 46.092    

Slack (MET) :             46.092ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CounterY_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MMCM_pix_clock rise@50.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.347ns  (logic 0.842ns (25.160%)  route 2.505ns (74.840%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 48.730 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.738    -0.620    pixclk
    SLICE_X36Y93         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.419    -0.201 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.877     0.676    CounterX[3]
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.299     0.975 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           0.875     1.850    CounterX[9]_i_3_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124     1.974 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.752     2.726    CounterY[9]_i_1_n_0
    SLICE_X37Y95         FDRE                                         r  CounterY_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.562    48.730    pixclk
    SLICE_X37Y95         FDRE                                         r  CounterY_reg[9]/C
                         clock pessimism              0.625    49.355    
                         clock uncertainty           -0.108    49.247    
    SLICE_X37Y95         FDRE (Setup_fdre_C_R)       -0.429    48.818    CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                         48.818    
                         arrival time                          -2.726    
  -------------------------------------------------------------------
                         slack                                 46.092    

Slack (MET) :             46.228ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CounterX_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MMCM_pix_clock rise@50.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.842ns (26.233%)  route 2.368ns (73.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 48.730 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.738    -0.620    pixclk
    SLICE_X36Y93         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.419    -0.201 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.877     0.676    CounterX[3]
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.299     0.975 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           0.875     1.850    CounterX[9]_i_3_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.974 r  CounterX[9]_i_1/O
                         net (fo=18, routed)          0.615     2.589    CounterY
    SLICE_X36Y94         FDRE                                         r  CounterX_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.562    48.730    pixclk
    SLICE_X36Y94         FDRE                                         r  CounterX_reg[6]/C
                         clock pessimism              0.625    49.355    
                         clock uncertainty           -0.108    49.247    
    SLICE_X36Y94         FDRE (Setup_fdre_C_R)       -0.429    48.818    CounterX_reg[6]
  -------------------------------------------------------------------
                         required time                         48.818    
                         arrival time                          -2.589    
  -------------------------------------------------------------------
                         slack                                 46.228    

Slack (MET) :             46.228ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CounterX_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MMCM_pix_clock rise@50.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.842ns (26.233%)  route 2.368ns (73.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 48.730 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.738    -0.620    pixclk
    SLICE_X36Y93         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.419    -0.201 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.877     0.676    CounterX[3]
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.299     0.975 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           0.875     1.850    CounterX[9]_i_3_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.974 r  CounterX[9]_i_1/O
                         net (fo=18, routed)          0.615     2.589    CounterY
    SLICE_X36Y94         FDRE                                         r  CounterX_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.562    48.730    pixclk
    SLICE_X36Y94         FDRE                                         r  CounterX_reg[7]/C
                         clock pessimism              0.625    49.355    
                         clock uncertainty           -0.108    49.247    
    SLICE_X36Y94         FDRE (Setup_fdre_C_R)       -0.429    48.818    CounterX_reg[7]
  -------------------------------------------------------------------
                         required time                         48.818    
                         arrival time                          -2.589    
  -------------------------------------------------------------------
                         slack                                 46.228    

Slack (MET) :             46.228ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CounterX_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MMCM_pix_clock rise@50.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.842ns (26.233%)  route 2.368ns (73.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 48.730 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.738    -0.620    pixclk
    SLICE_X36Y93         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.419    -0.201 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.877     0.676    CounterX[3]
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.299     0.975 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           0.875     1.850    CounterX[9]_i_3_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.974 r  CounterX[9]_i_1/O
                         net (fo=18, routed)          0.615     2.589    CounterY
    SLICE_X36Y94         FDRE                                         r  CounterX_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.562    48.730    pixclk
    SLICE_X36Y94         FDRE                                         r  CounterX_reg[8]/C
                         clock pessimism              0.625    49.355    
                         clock uncertainty           -0.108    49.247    
    SLICE_X36Y94         FDRE (Setup_fdre_C_R)       -0.429    48.818    CounterX_reg[8]
  -------------------------------------------------------------------
                         required time                         48.818    
                         arrival time                          -2.589    
  -------------------------------------------------------------------
                         slack                                 46.228    

Slack (MET) :             46.228ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CounterX_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MMCM_pix_clock rise@50.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 0.842ns (26.233%)  route 2.368ns (73.767%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 48.730 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.738    -0.620    pixclk
    SLICE_X36Y93         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.419    -0.201 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.877     0.676    CounterX[3]
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.299     0.975 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           0.875     1.850    CounterX[9]_i_3_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I0_O)        0.124     1.974 r  CounterX[9]_i_1/O
                         net (fo=18, routed)          0.615     2.589    CounterY
    SLICE_X36Y94         FDRE                                         r  CounterX_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.562    48.730    pixclk
    SLICE_X36Y94         FDRE                                         r  CounterX_reg[9]/C
                         clock pessimism              0.625    49.355    
                         clock uncertainty           -0.108    49.247    
    SLICE_X36Y94         FDRE (Setup_fdre_C_R)       -0.429    48.818    CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                         48.818    
                         arrival time                          -2.589    
  -------------------------------------------------------------------
                         slack                                 46.228    

Slack (MET) :             46.268ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CounterY_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MMCM_pix_clock rise@50.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.842ns (26.539%)  route 2.331ns (73.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 48.730 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.738    -0.620    pixclk
    SLICE_X36Y93         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.419    -0.201 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.877     0.676    CounterX[3]
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.299     0.975 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           0.875     1.850    CounterX[9]_i_3_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124     1.974 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.578     2.552    CounterY[9]_i_1_n_0
    SLICE_X37Y93         FDRE                                         r  CounterY_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.562    48.730    pixclk
    SLICE_X37Y93         FDRE                                         r  CounterY_reg[1]/C
                         clock pessimism              0.628    49.358    
                         clock uncertainty           -0.108    49.250    
    SLICE_X37Y93         FDRE (Setup_fdre_C_R)       -0.429    48.821    CounterY_reg[1]
  -------------------------------------------------------------------
                         required time                         48.821    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                 46.268    

Slack (MET) :             46.268ns  (required time - arrival time)
  Source:                 CounterX_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CounterY_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MMCM_pix_clock rise@50.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.842ns (26.539%)  route 2.331ns (73.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 48.730 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.738    -0.620    pixclk
    SLICE_X36Y93         FDRE                                         r  CounterX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y93         FDRE (Prop_fdre_C_Q)         0.419    -0.201 r  CounterX_reg[3]/Q
                         net (fo=4, routed)           0.877     0.676    CounterX[3]
    SLICE_X36Y93         LUT5 (Prop_lut5_I0_O)        0.299     0.975 f  CounterX[9]_i_3/O
                         net (fo=7, routed)           0.875     1.850    CounterX[9]_i_3_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I3_O)        0.124     1.974 r  CounterY[9]_i_1/O
                         net (fo=9, routed)           0.578     2.552    CounterY[9]_i_1_n_0
    SLICE_X37Y93         FDRE                                         r  CounterY_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                     50.000    50.000 r  
    K17                                               0.000    50.000 r  clk (IN)
                         net (fo=0)                   0.000    50.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421    51.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    52.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    45.478 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.599    47.077    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    47.168 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.562    48.730    pixclk
    SLICE_X37Y93         FDRE                                         r  CounterY_reg[2]/C
                         clock pessimism              0.628    49.358    
                         clock uncertainty           -0.108    49.250    
    SLICE_X37Y93         FDRE (Setup_fdre_C_R)       -0.429    48.821    CounterY_reg[2]
  -------------------------------------------------------------------
                         required time                         48.821    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                 46.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            hSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.880%)  route 0.084ns (31.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.586    -0.474    pixclk
    SLICE_X36Y94         FDRE                                         r  CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  CounterX_reg[9]/Q
                         net (fo=5, routed)           0.084    -0.249    CounterX[9]
    SLICE_X37Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.204 r  hSync_i_1/O
                         net (fo=1, routed)           0.000    -0.204    hSync0
    SLICE_X37Y94         FDRE                                         r  hSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.856    -0.707    pixclk
    SLICE_X37Y94         FDRE                                         r  hSync_reg/C
                         clock pessimism              0.245    -0.461    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.092    -0.369    hSync_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 CounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.493%)  route 0.132ns (41.507%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.586    -0.474    pixclk
    SLICE_X37Y93         FDRE                                         r  CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.333 f  CounterY_reg[2]/Q
                         net (fo=7, routed)           0.132    -0.201    CounterY_reg_n_0_[2]
    SLICE_X38Y93         LUT6 (Prop_lut6_I2_O)        0.045    -0.156 r  vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.156    vSync0
    SLICE_X38Y93         FDRE                                         r  vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.856    -0.707    pixclk
    SLICE_X38Y93         FDRE                                         r  vSync_reg/C
                         clock pessimism              0.248    -0.458    
    SLICE_X38Y93         FDRE (Hold_fdre_C_D)         0.120    -0.338    vSync_reg
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 CounterX_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DrawArea_reg/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.586    -0.474    pixclk
    SLICE_X36Y94         FDRE                                         r  CounterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.333 f  CounterX_reg[7]/Q
                         net (fo=7, routed)           0.121    -0.212    CounterX[7]
    SLICE_X37Y94         LUT5 (Prop_lut5_I2_O)        0.045    -0.167 r  DrawArea_i_1/O
                         net (fo=1, routed)           0.000    -0.167    DrawArea0
    SLICE_X37Y94         FDRE                                         r  DrawArea_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.856    -0.707    pixclk
    SLICE_X37Y94         FDRE                                         r  DrawArea_reg/C
                         clock pessimism              0.245    -0.461    
    SLICE_X37Y94         FDRE (Hold_fdre_C_D)         0.092    -0.369    DrawArea_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.126%)  route 0.134ns (41.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.586    -0.474    pixclk
    SLICE_X37Y95         FDRE                                         r  CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  CounterY_reg[9]/Q
                         net (fo=4, routed)           0.134    -0.199    CounterY_reg_n_0_[9]
    SLICE_X37Y95         LUT6 (Prop_lut6_I5_O)        0.045    -0.154 r  CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.154    CounterY[9]_i_2_n_0
    SLICE_X37Y95         FDRE                                         r  CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.856    -0.707    pixclk
    SLICE_X37Y95         FDRE                                         r  CounterY_reg[9]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X37Y95         FDRE (Hold_fdre_C_D)         0.092    -0.382    CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 CounterY_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CounterY_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.765%)  route 0.136ns (42.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.586    -0.474    pixclk
    SLICE_X37Y93         FDRE                                         r  CounterY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  CounterY_reg[2]/Q
                         net (fo=7, routed)           0.136    -0.197    CounterY_reg_n_0_[2]
    SLICE_X37Y93         LUT6 (Prop_lut6_I4_O)        0.045    -0.152 r  CounterY[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.152    CounterY[5]_i_1_n_0
    SLICE_X37Y93         FDRE                                         r  CounterY_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.856    -0.707    pixclk
    SLICE_X37Y93         FDRE                                         r  CounterY_reg[5]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X37Y93         FDRE (Hold_fdre_C_D)         0.092    -0.382    CounterY_reg[5]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 encode_G/genblk1.balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            encode_G/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.586    -0.474    encode_G/pixclk
    SLICE_X39Y95         FDRE                                         r  encode_G/genblk1.balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.333 f  encode_G/genblk1.balance_acc_reg[2]/Q
                         net (fo=2, routed)           0.158    -0.175    encode_G/genblk1.balance_acc[2]
    SLICE_X39Y95         LUT4 (Prop_lut4_I3_O)        0.042    -0.133 r  encode_G/genblk1.balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.133    encode_G/genblk1.balance_acc[3]_i_1__0_n_0
    SLICE_X39Y95         FDRE                                         r  encode_G/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.856    -0.707    encode_G/pixclk
    SLICE_X39Y95         FDRE                                         r  encode_G/genblk1.balance_acc_reg[3]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.107    -0.367    encode_G/genblk1.balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 CounterX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CounterX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.355%)  route 0.105ns (31.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.586    -0.474    pixclk
    SLICE_X36Y94         FDRE                                         r  CounterX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.346 r  CounterX_reg[8]/Q
                         net (fo=7, routed)           0.105    -0.241    CounterX[8]
    SLICE_X36Y94         LUT6 (Prop_lut6_I1_O)        0.099    -0.142 r  CounterX[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.142    data0[9]
    SLICE_X36Y94         FDRE                                         r  CounterX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.856    -0.707    pixclk
    SLICE_X36Y94         FDRE                                         r  CounterX_reg[9]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X36Y94         FDRE (Hold_fdre_C_D)         0.092    -0.382    CounterX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 encode_B/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            encode_B/genblk1.balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.586    -0.474    encode_B/pixclk
    SLICE_X39Y95         FDRE                                         r  encode_B/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  encode_B/genblk1.balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.167    -0.166    encode_B/genblk1.balance_acc[0]
    SLICE_X39Y95         LUT3 (Prop_lut3_I2_O)        0.042    -0.124 r  encode_B/genblk1.balance_acc[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.124    encode_B/genblk1.balance_acc[1]_i_1__1_n_0
    SLICE_X39Y95         FDRE                                         r  encode_B/genblk1.balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.856    -0.707    encode_B/pixclk
    SLICE_X39Y95         FDRE                                         r  encode_B/genblk1.balance_acc_reg[1]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.107    -0.367    encode_B/genblk1.balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 encode_B/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            encode_B/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.586    -0.474    encode_B/pixclk
    SLICE_X39Y95         FDRE                                         r  encode_B/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.333 f  encode_B/genblk1.balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.169    -0.164    encode_B/genblk1.balance_acc[0]
    SLICE_X39Y95         LUT4 (Prop_lut4_I2_O)        0.043    -0.121 r  encode_B/genblk1.balance_acc[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.121    encode_B/genblk1.balance_acc[3]_i_1__1_n_0
    SLICE_X39Y95         FDRE                                         r  encode_B/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.856    -0.707    encode_B/pixclk
    SLICE_X39Y95         FDRE                                         r  encode_B/genblk1.balance_acc_reg[3]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X39Y95         FDRE (Hold_fdre_C_D)         0.107    -0.367    encode_B/genblk1.balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 encode_R/genblk1.balance_acc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            encode_R/genblk1.balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             MMCM_pix_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCM_pix_clock rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.707ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.586    -0.474    encode_R/pixclk
    SLICE_X38Y95         FDRE                                         r  encode_R/genblk1.balance_acc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y95         FDRE (Prop_fdre_C_Q)         0.164    -0.310 f  encode_R/genblk1.balance_acc_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.135    encode_R/genblk1.balance_acc[0]
    SLICE_X38Y95         LUT4 (Prop_lut4_I1_O)        0.043    -0.092 r  encode_R/genblk1.balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.092    encode_R/genblk1.balance_acc[3]_i_2_n_0
    SLICE_X38Y95         FDRE                                         r  encode_R/genblk1.balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.856    -0.707    encode_R/pixclk
    SLICE_X38Y95         FDRE                                         r  encode_R/genblk1.balance_acc_reg[3]/C
                         clock pessimism              0.232    -0.474    
    SLICE_X38Y95         FDRE (Hold_fdre_C_D)         0.131    -0.343    encode_R/genblk1.balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_pix_clock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { MMCME2_BASE_INST/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   BUFG_pixclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X36Y92     CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X36Y93     CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X36Y93     CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X36Y93     CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X36Y93     CounterX_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X36Y93     CounterX_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X36Y94     CounterX_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X36Y94     CounterX_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y93     CounterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y93     CounterX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y93     CounterX_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y93     CounterX_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y93     CounterX_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y94     CounterX_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y94     CounterX_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y94     CounterX_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y94     CounterX_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X37Y94     CounterY_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y92     CounterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y93     CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y93     CounterX_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y93     CounterX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y93     CounterX_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y93     CounterX_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y94     CounterX_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y94     CounterX_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y94     CounterX_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X36Y94     CounterX_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb_in
  To Clock:  clkfb_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_INST/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   BUFG_CLKFB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  MMCME2_BASE_INST/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_pix_clock
  To Clock:  DCM_TMDS_CLKFX

Setup :            0  Failing Endpoints,  Worst Slack        2.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 encode_G/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TMDS_shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DCM_TMDS_CLKFX rise@5.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.718ns (31.953%)  route 1.529ns (68.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.738    -0.620    encode_G/pixclk
    SLICE_X39Y96         FDRE                                         r  encode_G/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.419    -0.201 r  encode_G/genblk1.TMDS_reg[2]/Q
                         net (fo=4, routed)           1.529     1.328    encode_G/genblk1.TMDS_reg_n_0_[2]
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.299     1.627 r  encode_G/TMDS_shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000     1.627    encode_G_n_3
    SLICE_X40Y96         FDRE                                         r  TMDS_shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     2.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     3.731    clk_TMDS
    SLICE_X40Y96         FDRE                                         r  TMDS_shift_green_reg[6]/C
                         clock pessimism              0.303     4.034    
                         clock uncertainty           -0.228     3.806    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)        0.031     3.837    TMDS_shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          3.837    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 encode_G/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DCM_TMDS_CLKFX rise@5.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.747ns (32.820%)  route 1.529ns (67.180%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.738    -0.620    encode_G/pixclk
    SLICE_X39Y96         FDRE                                         r  encode_G/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.419    -0.201 r  encode_G/genblk1.TMDS_reg[2]/Q
                         net (fo=4, routed)           1.529     1.328    encode_G/genblk1.TMDS_reg_n_0_[2]
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.328     1.656 r  encode_G/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000     1.656    encode_G_n_0
    SLICE_X40Y96         FDRE                                         r  TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     2.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     3.731    clk_TMDS
    SLICE_X40Y96         FDRE                                         r  TMDS_shift_green_reg[9]/C
                         clock pessimism              0.303     4.034    
                         clock uncertainty           -0.228     3.806    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)        0.075     3.881    TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -1.656    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.234ns  (required time - arrival time)
  Source:                 encode_B/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DCM_TMDS_CLKFX rise@5.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.807ns (35.602%)  route 1.460ns (64.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.738    -0.620    encode_B/pixclk
    SLICE_X38Y96         FDRE                                         r  encode_B/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.142 r  encode_B/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           1.460     1.317    encode_B/genblk1.TMDS_reg_n_0_[9]
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.329     1.646 r  encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     1.646    encode_B_n_0
    SLICE_X40Y96         FDRE                                         r  TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     2.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     3.731    clk_TMDS
    SLICE_X40Y96         FDRE                                         r  TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.303     4.034    
                         clock uncertainty           -0.228     3.806    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)        0.075     3.881    TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -1.646    
  -------------------------------------------------------------------
                         slack                                  2.234    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 encode_B/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DCM_TMDS_CLKFX rise@5.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.799ns (35.575%)  route 1.447ns (64.425%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.738    -0.620    encode_B/pixclk
    SLICE_X38Y96         FDRE                                         r  encode_B/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.142 r  encode_B/genblk1.TMDS_reg[8]/Q
                         net (fo=1, routed)           1.447     1.305    encode_B/genblk1.TMDS_reg_n_0_[8]
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.321     1.626 r  encode_B/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.626    encode_B_n_1
    SLICE_X40Y96         FDRE                                         r  TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     2.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     3.731    clk_TMDS
    SLICE_X40Y96         FDRE                                         r  TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.303     4.034    
                         clock uncertainty           -0.228     3.806    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)        0.075     3.881    TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -1.626    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.291ns  (required time - arrival time)
  Source:                 encode_B/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TMDS_shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DCM_TMDS_CLKFX rise@5.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.642ns (29.635%)  route 1.524ns (70.365%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.738    -0.620    encode_B/pixclk
    SLICE_X38Y96         FDRE                                         r  encode_B/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.102 r  encode_B/genblk1.TMDS_reg[0]/Q
                         net (fo=5, routed)           1.524     1.422    encode_B/genblk1.TMDS_reg_n_0_[0]
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.124     1.546 r  encode_B/TMDS_shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.546    encode_B_n_8
    SLICE_X40Y95         FDRE                                         r  TMDS_shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     2.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     3.731    clk_TMDS
    SLICE_X40Y95         FDRE                                         r  TMDS_shift_blue_reg[1]/C
                         clock pessimism              0.303     4.034    
                         clock uncertainty           -0.228     3.806    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)        0.031     3.837    TMDS_shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          3.837    
                         arrival time                          -1.546    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 encode_B/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DCM_TMDS_CLKFX rise@5.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.192ns  (logic 0.668ns (30.469%)  route 1.524ns (69.531%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.738    -0.620    encode_B/pixclk
    SLICE_X38Y96         FDRE                                         r  encode_B/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.102 r  encode_B/genblk1.TMDS_reg[0]/Q
                         net (fo=5, routed)           1.524     1.422    encode_B/genblk1.TMDS_reg_n_0_[0]
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.150     1.572 r  encode_B/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.572    encode_B_n_4
    SLICE_X40Y95         FDRE                                         r  TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     2.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     3.731    clk_TMDS
    SLICE_X40Y95         FDRE                                         r  TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.303     4.034    
                         clock uncertainty           -0.228     3.806    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)        0.075     3.881    TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -1.572    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 encode_B/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TMDS_shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DCM_TMDS_CLKFX rise@5.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.144ns  (logic 0.642ns (29.947%)  route 1.502ns (70.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.738    -0.620    encode_B/pixclk
    SLICE_X38Y96         FDRE                                         r  encode_B/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.102 r  encode_B/genblk1.TMDS_reg[0]/Q
                         net (fo=5, routed)           1.502     1.400    encode_B/genblk1.TMDS_reg_n_0_[0]
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.124     1.524 r  encode_B/TMDS_shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.524    encode_B_n_9
    SLICE_X40Y95         FDRE                                         r  TMDS_shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     2.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     3.731    clk_TMDS
    SLICE_X40Y95         FDRE                                         r  TMDS_shift_blue_reg[0]/C
                         clock pessimism              0.303     4.034    
                         clock uncertainty           -0.228     3.806    
    SLICE_X40Y95         FDRE (Setup_fdre_C_D)        0.029     3.835    TMDS_shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          3.835    
                         arrival time                          -1.524    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 encode_G/genblk1.TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DCM_TMDS_CLKFX rise@5.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.178ns  (logic 0.605ns (27.778%)  route 1.573ns (72.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.740    -0.618    encode_G/pixclk
    SLICE_X41Y95         FDRE                                         r  encode_G/genblk1.TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456    -0.162 r  encode_G/genblk1.TMDS_reg[8]/Q
                         net (fo=1, routed)           1.573     1.411    encode_G/genblk1.TMDS_reg_n_0_[8]
    SLICE_X40Y96         LUT3 (Prop_lut3_I0_O)        0.149     1.560 r  encode_G/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     1.560    encode_G_n_1
    SLICE_X40Y96         FDRE                                         r  TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     2.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     3.731    clk_TMDS
    SLICE_X40Y96         FDRE                                         r  TMDS_shift_green_reg[8]/C
                         clock pessimism              0.303     4.034    
                         clock uncertainty           -0.228     3.806    
    SLICE_X40Y96         FDRE (Setup_fdre_C_D)        0.075     3.881    TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -1.560    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.340ns  (required time - arrival time)
  Source:                 encode_R/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DCM_TMDS_CLKFX rise@5.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.580ns (27.421%)  route 1.535ns (72.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.738    -0.620    encode_R/pixclk
    SLICE_X39Y94         FDRE                                         r  encode_R/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.456    -0.164 r  encode_R/genblk1.TMDS_reg[0]/Q
                         net (fo=5, routed)           1.535     1.371    encode_R/TMDS[0]
    SLICE_X41Y94         LUT3 (Prop_lut3_I0_O)        0.124     1.495 r  encode_R/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.495    encode_R_n_10
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     2.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     3.731    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_red_reg[0]/C
                         clock pessimism              0.303     4.034    
                         clock uncertainty           -0.228     3.806    
    SLICE_X41Y94         FDRE (Setup_fdre_C_D)        0.029     3.835    TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          3.835    
                         arrival time                          -1.495    
  -------------------------------------------------------------------
                         slack                                  2.340    

Slack (MET) :             2.351ns  (required time - arrival time)
  Source:                 encode_R/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (DCM_TMDS_CLKFX rise@5.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        2.150ns  (logic 0.746ns (34.695%)  route 1.404ns (65.305%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 3.731 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.777    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  BUFG_pixclk/O
                         net (fo=47, routed)          1.738    -0.620    encode_R/pixclk
    SLICE_X39Y94         FDRE                                         r  encode_R/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.201 r  encode_R/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           1.404     1.203    encode_R/TMDS[9]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.327     1.530 r  encode_R/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     1.530    encode_R_n_1
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162     7.583    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     0.478 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           1.599     2.077    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  BUFG_TMDSp/O
                         net (fo=35, routed)          1.563     3.731    clk_TMDS
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[9]/C
                         clock pessimism              0.303     4.034    
                         clock uncertainty           -0.228     3.806    
    SLICE_X40Y94         FDRE (Setup_fdre_C_D)        0.075     3.881    TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          3.881    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                  2.351    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 encode_R/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.121%)  route 0.585ns (75.879%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.586    -0.474    encode_R/pixclk
    SLICE_X39Y94         FDRE                                         r  encode_R/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  encode_R/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           0.585     0.252    encode_R/TMDS[2]
    SLICE_X41Y94         LUT3 (Prop_lut3_I0_O)        0.045     0.297 r  encode_R/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.297    encode_R_n_4
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_red_reg[6]/C
                         clock pessimism              0.552    -0.153    
                         clock uncertainty            0.228     0.075    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.092     0.167    TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.297    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 encode_B/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.247ns (31.278%)  route 0.543ns (68.722%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.586    -0.474    encode_B/pixclk
    SLICE_X38Y96         FDRE                                         r  encode_B/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.148    -0.326 r  encode_B/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           0.543     0.216    encode_B/genblk1.TMDS_reg_n_0_[9]
    SLICE_X40Y96         LUT2 (Prop_lut2_I1_O)        0.099     0.315 r  encode_B/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.315    encode_B_n_0
    SLICE_X40Y96         FDRE                                         r  TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X40Y96         FDRE                                         r  TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.552    -0.153    
                         clock uncertainty            0.228     0.075    
    SLICE_X40Y96         FDRE (Hold_fdre_C_D)         0.107     0.182    TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 encode_R/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.184ns (23.230%)  route 0.608ns (76.770%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.586    -0.474    encode_R/pixclk
    SLICE_X39Y94         FDRE                                         r  encode_R/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  encode_R/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           0.608     0.275    encode_R/TMDS[2]
    SLICE_X41Y94         LUT3 (Prop_lut3_I0_O)        0.043     0.318 r  encode_R/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     0.318    encode_R_n_6
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_red_reg[4]/C
                         clock pessimism              0.552    -0.153    
                         clock uncertainty            0.228     0.075    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.107     0.182    TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.318    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 encode_R/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.186ns (23.424%)  route 0.608ns (76.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.586    -0.474    encode_R/pixclk
    SLICE_X39Y94         FDRE                                         r  encode_R/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  encode_R/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           0.608     0.275    encode_R/TMDS[2]
    SLICE_X41Y94         LUT3 (Prop_lut3_I0_O)        0.045     0.320 r  encode_R/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     0.320    encode_R_n_8
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X41Y94         FDRE                                         r  TMDS_shift_red_reg[2]/C
                         clock pessimism              0.552    -0.153    
                         clock uncertainty            0.228     0.075    
    SLICE_X41Y94         FDRE (Hold_fdre_C_D)         0.092     0.167    TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.189ns (23.325%)  route 0.621ns (76.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.586    -0.474    encode_G/pixclk
    SLICE_X39Y96         FDRE                                         r  encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=5, routed)           0.621     0.288    encode_G/genblk1.TMDS_reg_n_0_[0]
    SLICE_X41Y96         LUT3 (Prop_lut3_I0_O)        0.048     0.336 r  encode_G/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.336    encode_G_n_8
    SLICE_X41Y96         FDRE                                         r  TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X41Y96         FDRE                                         r  TMDS_shift_green_reg[1]/C
                         clock pessimism              0.552    -0.153    
                         clock uncertainty            0.228     0.075    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.107     0.182    TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.336    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 encode_R/genblk1.TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TMDS_shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.226ns (27.455%)  route 0.597ns (72.545%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.586    -0.474    encode_R/pixclk
    SLICE_X39Y94         FDRE                                         r  encode_R/genblk1.TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.346 r  encode_R/genblk1.TMDS_reg[9]/Q
                         net (fo=1, routed)           0.597     0.251    encode_R/TMDS[9]
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.098     0.349 r  encode_R/TMDS_shift_red[9]_i_1/O
                         net (fo=1, routed)           0.000     0.349    encode_R_n_1
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X40Y94         FDRE                                         r  TMDS_shift_red_reg[9]/C
                         clock pessimism              0.552    -0.153    
                         clock uncertainty            0.228     0.075    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.107     0.182    TMDS_shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 encode_G/genblk1.TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.186ns (23.040%)  route 0.621ns (76.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.586    -0.474    encode_G/pixclk
    SLICE_X39Y96         FDRE                                         r  encode_G/genblk1.TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.333 r  encode_G/genblk1.TMDS_reg[0]/Q
                         net (fo=5, routed)           0.621     0.288    encode_G/genblk1.TMDS_reg_n_0_[0]
    SLICE_X41Y96         LUT3 (Prop_lut3_I0_O)        0.045     0.333 r  encode_G/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.333    encode_G_n_9
    SLICE_X41Y96         FDRE                                         r  TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X41Y96         FDRE                                         r  TMDS_shift_green_reg[0]/C
                         clock pessimism              0.552    -0.153    
                         clock uncertainty            0.228     0.075    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.091     0.166    TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.333    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.215ns (26.032%)  route 0.611ns (73.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.586    -0.474    encode_B/pixclk
    SLICE_X38Y96         FDRE                                         r  encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           0.611     0.301    encode_B/genblk1.TMDS_reg_n_0_[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.051     0.352 r  encode_B/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     0.352    encode_B_n_5
    SLICE_X40Y95         FDRE                                         r  TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X40Y95         FDRE                                         r  TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.552    -0.153    
                         clock uncertainty            0.228     0.075    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.107     0.182    TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 encode_G/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TMDS_shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.231ns (27.858%)  route 0.598ns (72.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.586    -0.474    encode_G/pixclk
    SLICE_X39Y96         FDRE                                         r  encode_G/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.128    -0.346 r  encode_G/genblk1.TMDS_reg[2]/Q
                         net (fo=4, routed)           0.598     0.252    encode_G/genblk1.TMDS_reg_n_0_[2]
    SLICE_X41Y96         LUT3 (Prop_lut3_I0_O)        0.103     0.355 r  encode_G/TMDS_shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000     0.355    encode_G_n_5
    SLICE_X41Y96         FDRE                                         r  TMDS_shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X41Y96         FDRE                                         r  TMDS_shift_green_reg[4]/C
                         clock pessimism              0.552    -0.153    
                         clock uncertainty            0.228     0.075    
    SLICE_X41Y96         FDRE (Hold_fdre_C_D)         0.107     0.182    TMDS_shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 encode_B/genblk1.TMDS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCM_pix_clock  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TMDS_shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by DCM_TMDS_CLKFX  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             DCM_TMDS_CLKFX
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DCM_TMDS_CLKFX rise@0.000ns - MMCM_pix_clock rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.209ns (25.491%)  route 0.611ns (74.509%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCM_pix_clock rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.700    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  MMCME2_BASE_INST/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    MMCM_pix_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  BUFG_pixclk/O
                         net (fo=47, routed)          0.586    -0.474    encode_B/pixclk
    SLICE_X38Y96         FDRE                                         r  encode_B/genblk1.TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  encode_B/genblk1.TMDS_reg[2]/Q
                         net (fo=3, routed)           0.611     0.301    encode_B/genblk1.TMDS_reg_n_0_[2]
    SLICE_X40Y95         LUT3 (Prop_lut3_I0_O)        0.045     0.346 r  encode_B/TMDS_shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000     0.346    encode_B_n_7
    SLICE_X40Y95         FDRE                                         r  TMDS_shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DCM_TMDS_CLKFX rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    clk_IBUF
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  MMCME2_BASE_INST/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  BUFG_TMDSp/O
                         net (fo=35, routed)          0.858    -0.705    clk_TMDS
    SLICE_X40Y95         FDRE                                         r  TMDS_shift_blue_reg[2]/C
                         clock pessimism              0.552    -0.153    
                         clock uncertainty            0.228     0.075    
    SLICE_X40Y95         FDRE (Hold_fdre_C_D)         0.092     0.167    TMDS_shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.167    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.179    





