$date
	Sun Apr 13 14:37:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! excess3 [3:0] $end
$var reg 4 " bcd [3:0] $end
$var reg 1 # clk $end
$var reg 4 $ i [3:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 ( C $end
$var wire 1 ) D $end
$var wire 1 * w $end
$var wire 1 + x $end
$var wire 1 , y $end
$var wire 1 - z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x-
x,
x+
x*
x)
x(
x'
x&
1%
bx $
0#
bx "
bx !
$end
#10
b0 $
1#
#20
0#
0%
#30
0+
b11 !
1,
0*
1-
0&
0'
0(
0)
b0 "
1#
#40
0#
#50
0,
1+
b100 !
0-
1)
b1 "
1#
b1 $
#60
0#
#70
b101 !
1-
1(
0)
b10 "
1#
b10 $
#80
0#
#90
b110 !
1,
0-
1)
b11 "
1#
b11 $
#100
0#
#110
b111 !
1-
1'
0(
0)
b100 "
1#
b100 $
#120
0#
#130
0,
0+
b1000 !
1*
0-
1)
b101 "
1#
b101 $
#140
0#
#150
0+
b1001 !
1*
1-
1(
0)
b110 "
1#
b110 $
#160
0#
#170
b1010 !
1,
0-
1)
b111 "
1#
b111 $
#180
0#
#190
b1011 !
1-
1&
0'
0(
0)
b1000 "
1#
b1000 $
#200
0#
#210
0,
1+
b1100 !
0-
1)
b1001 "
1#
b1001 $
#220
0#
#230
1#
b1010 $
