

================================================================
== Vivado HLS Report for 'CRCCheck_do_gen'
================================================================
* Date:           Thu Mar 25 13:23:27 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        HLS_RECEIVER_FLOAT
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.955 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       84|      153| 0.840 us | 1.530 us |   84|  153|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |       83|      152| 83 ~ 152 |          -|          -|  inf |    no    |
        | + Loop 1.1  |       69|       69|         3|          1|          1|    68|    yes   |
        | + Loop 1.2  |        4|        4|         1|          -|          -|     4|    no    |
        | + Loop 1.3  |        4|        4|         1|          -|          -|     4|    no    |
        | + Loop 1.4  |       68|       68|         2|          1|          1|    68|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 2
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 2, States = { 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 7 8 
8 --> 8 11 9 
9 --> 11 10 
10 --> 9 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%crc_t_3 = alloca i8"   --->   Operation 12 'alloca' 'crc_t_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%crc_t_3_1 = alloca i8"   --->   Operation 13 'alloca' 'crc_t_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%crc_t_3_2 = alloca i8"   --->   Operation 14 'alloca' 'crc_t_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%crc_t_3_3 = alloca i8"   --->   Operation 15 'alloca' 'crc_t_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clock), !map !198"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !202"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %e), !map !206"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %s), !map !210"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.16ns)   --->   "%ibuffer_V = alloca [68 x i8], align 1" [systemc/src/CRCCheck.hpp:36]   --->   Operation 20 'alloca' 'ibuffer_V' <Predicate = true> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 68> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str49, i32 0, [7 x i8]* @p_str26, [6 x i8]* @p_str27, i32 0, i32 0, i1* %clock) nounwind" [systemc/src/CRCCheck.hpp:32]   --->   Operation 21 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([9 x i8]* @p_str49, i32 0, [7 x i8]* @p_str26, [6 x i8]* @p_str28, i32 0, i32 0, i1* %reset) nounwind" [systemc/src/CRCCheck.hpp:33]   --->   Operation 22 'specport' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %e, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/CRCCheck.hpp:34]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %s, [8 x i8]* @p_str29, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30, [1 x i8]* @p_str30, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str30, [1 x i8]* @p_str30) nounwind" [systemc/src/CRCCheck.hpp:35]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([9 x i8]* @p_str49, i32 2, [7 x i8]* @p_str42) nounwind" [systemc/src/CRCCheck.hpp:36]   --->   Operation 25 'specprocessdef' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str44)" [systemc/src/CRCCheck.hpp:36]   --->   Operation 26 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str30) nounwind" [systemc/src/CRCCheck.hpp:36]   --->   Operation 27 'specprotocol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind" [systemc/src/CRCCheck.hpp:36]   --->   Operation 28 'specstatebegin' 'p_ssdm_reset_v' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind" [systemc/src/CRCCheck.hpp:37]   --->   Operation 29 'specstateend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str44, i32 %tmp)" [systemc/src/CRCCheck.hpp:37]   --->   Operation 30 'specregionend' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br label %0" [systemc/src/CRCCheck.hpp:37]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind"   --->   Operation 32 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.66ns)   --->   "br label %1" [systemc/src/CRCCheck.hpp:41]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.66>

State 3 <SV = 2> <Delay = 3.98>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%R_0 = phi i32 [ 0, %0 ], [ %select_ln49_7, %hls_label_1 ]" [systemc/src/CRCCheck.hpp:49]   --->   Operation 34 'phi' 'R_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i_5, %hls_label_1 ]"   --->   Operation 35 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.46ns)   --->   "%icmp_ln41 = icmp eq i7 %i_0, -60" [systemc/src/CRCCheck.hpp:41]   --->   Operation 36 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 68, i64 68, i64 68)"   --->   Operation 37 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.03ns)   --->   "%i_5 = add i7 %i_0, 1" [systemc/src/CRCCheck.hpp:41]   --->   Operation 38 'add' 'i_5' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %.preheader48.preheader, label %hls_label_1" [systemc/src/CRCCheck.hpp:41]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.88>
ST_4 : Operation 40 [1/1] (3.90ns)   --->   "%val_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)" [systemc/src/CRCCheck.hpp:44]   --->   Operation 40 'read' 'val_V' <Predicate = (!icmp_ln41)> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i7 %i_0 to i64" [systemc/src/CRCCheck.hpp:45]   --->   Operation 41 'zext' 'zext_ln45' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%ibuffer_V_addr = getelementptr [68 x i8]* %ibuffer_V, i64 0, i64 %zext_ln45" [systemc/src/CRCCheck.hpp:45]   --->   Operation 42 'getelementptr' 'ibuffer_V_addr' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.16ns)   --->   "store i8 %val_V, i8* %ibuffer_V_addr, align 1" [systemc/src/CRCCheck.hpp:45]   --->   Operation 43 'store' <Predicate = (!icmp_ln41)> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 68> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i8 %val_V to i32" [systemc/src/CRCCheck.hpp:46]   --->   Operation 44 'zext' 'zext_ln46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%trunc_ln46 = trunc i8 %val_V to i1" [systemc/src/CRCCheck.hpp:46]   --->   Operation 45 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%trunc_ln46_1 = trunc i32 %R_0 to i1" [systemc/src/CRCCheck.hpp:46]   --->   Operation 46 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.99ns)   --->   "%R = xor i32 %R_0, %zext_ln46" [systemc/src/CRCCheck.hpp:46]   --->   Operation 47 'xor' 'R' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%xor_ln46_1 = xor i1 %trunc_ln46_1, %trunc_ln46" [systemc/src/CRCCheck.hpp:46]   --->   Operation 48 'xor' 'xor_ln46_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%lshr_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %R, i32 1, i32 31)" [systemc/src/CRCCheck.hpp:49]   --->   Operation 49 'partselect' 'lshr_ln' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i31 %lshr_ln to i32" [systemc/src/CRCCheck.hpp:49]   --->   Operation 50 'zext' 'zext_ln49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%xor_ln49 = xor i32 %zext_ln49, -2097792136" [systemc/src/CRCCheck.hpp:49]   --->   Operation 51 'xor' 'xor_ln49' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %xor_ln46_1, i32 %xor_ln49, i32 %zext_ln49" [systemc/src/CRCCheck.hpp:49]   --->   Operation 52 'select' 'select_ln49' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%trunc_ln49 = trunc i32 %select_ln49 to i1" [systemc/src/CRCCheck.hpp:49]   --->   Operation 53 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%lshr_ln49_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49, i32 1, i32 31)" [systemc/src/CRCCheck.hpp:49]   --->   Operation 54 'partselect' 'lshr_ln49_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i31 %lshr_ln49_1 to i32" [systemc/src/CRCCheck.hpp:49]   --->   Operation 55 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_1)   --->   "%xor_ln49_1 = xor i32 %zext_ln49_1, -2097792136" [systemc/src/CRCCheck.hpp:49]   --->   Operation 56 'xor' 'xor_ln49_1' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln49_1 = select i1 %trunc_ln49, i32 %xor_ln49_1, i32 %zext_ln49_1" [systemc/src/CRCCheck.hpp:49]   --->   Operation 57 'select' 'select_ln49_1' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_2)   --->   "%trunc_ln49_1 = trunc i32 %select_ln49_1 to i1" [systemc/src/CRCCheck.hpp:49]   --->   Operation 58 'trunc' 'trunc_ln49_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%lshr_ln49_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49_1, i32 1, i32 31)" [systemc/src/CRCCheck.hpp:49]   --->   Operation 59 'partselect' 'lshr_ln49_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i31 %lshr_ln49_2 to i32" [systemc/src/CRCCheck.hpp:49]   --->   Operation 60 'zext' 'zext_ln49_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_2)   --->   "%xor_ln49_2 = xor i32 %zext_ln49_2, -2097792136" [systemc/src/CRCCheck.hpp:49]   --->   Operation 61 'xor' 'xor_ln49_2' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln49_2 = select i1 %trunc_ln49_1, i32 %xor_ln49_2, i32 %zext_ln49_2" [systemc/src/CRCCheck.hpp:49]   --->   Operation 62 'select' 'select_ln49_2' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%lshr_ln49_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49_2, i32 1, i32 31)" [systemc/src/CRCCheck.hpp:49]   --->   Operation 63 'partselect' 'lshr_ln49_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.95>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str53)" [systemc/src/CRCCheck.hpp:42]   --->   Operation 64 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str30) nounwind" [systemc/src/CRCCheck.hpp:43]   --->   Operation 65 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_3)   --->   "%trunc_ln49_2 = trunc i32 %select_ln49_2 to i1" [systemc/src/CRCCheck.hpp:49]   --->   Operation 66 'trunc' 'trunc_ln49_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln49_3 = zext i31 %lshr_ln49_3 to i32" [systemc/src/CRCCheck.hpp:49]   --->   Operation 67 'zext' 'zext_ln49_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_3)   --->   "%xor_ln49_3 = xor i32 %zext_ln49_3, -2097792136" [systemc/src/CRCCheck.hpp:49]   --->   Operation 68 'xor' 'xor_ln49_3' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln49_3 = select i1 %trunc_ln49_2, i32 %xor_ln49_3, i32 %zext_ln49_3" [systemc/src/CRCCheck.hpp:49]   --->   Operation 69 'select' 'select_ln49_3' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_4)   --->   "%trunc_ln49_3 = trunc i32 %select_ln49_3 to i1" [systemc/src/CRCCheck.hpp:49]   --->   Operation 70 'trunc' 'trunc_ln49_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln49_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49_3, i32 1, i32 31)" [systemc/src/CRCCheck.hpp:49]   --->   Operation 71 'partselect' 'lshr_ln49_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln49_4 = zext i31 %lshr_ln49_4 to i32" [systemc/src/CRCCheck.hpp:49]   --->   Operation 72 'zext' 'zext_ln49_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_4)   --->   "%xor_ln49_4 = xor i32 %zext_ln49_4, -2097792136" [systemc/src/CRCCheck.hpp:49]   --->   Operation 73 'xor' 'xor_ln49_4' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln49_4 = select i1 %trunc_ln49_3, i32 %xor_ln49_4, i32 %zext_ln49_4" [systemc/src/CRCCheck.hpp:49]   --->   Operation 74 'select' 'select_ln49_4' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_5)   --->   "%trunc_ln49_4 = trunc i32 %select_ln49_4 to i1" [systemc/src/CRCCheck.hpp:49]   --->   Operation 75 'trunc' 'trunc_ln49_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%lshr_ln49_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49_4, i32 1, i32 31)" [systemc/src/CRCCheck.hpp:49]   --->   Operation 76 'partselect' 'lshr_ln49_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln49_5 = zext i31 %lshr_ln49_5 to i32" [systemc/src/CRCCheck.hpp:49]   --->   Operation 77 'zext' 'zext_ln49_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_5)   --->   "%xor_ln49_5 = xor i32 %zext_ln49_5, -2097792136" [systemc/src/CRCCheck.hpp:49]   --->   Operation 78 'xor' 'xor_ln49_5' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln49_5 = select i1 %trunc_ln49_4, i32 %xor_ln49_5, i32 %zext_ln49_5" [systemc/src/CRCCheck.hpp:49]   --->   Operation 79 'select' 'select_ln49_5' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_6)   --->   "%trunc_ln49_5 = trunc i32 %select_ln49_5 to i1" [systemc/src/CRCCheck.hpp:49]   --->   Operation 80 'trunc' 'trunc_ln49_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%lshr_ln49_6 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49_5, i32 1, i32 31)" [systemc/src/CRCCheck.hpp:49]   --->   Operation 81 'partselect' 'lshr_ln49_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln49_6 = zext i31 %lshr_ln49_6 to i32" [systemc/src/CRCCheck.hpp:49]   --->   Operation 82 'zext' 'zext_ln49_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_6)   --->   "%xor_ln49_6 = xor i32 %zext_ln49_6, -2097792136" [systemc/src/CRCCheck.hpp:49]   --->   Operation 83 'xor' 'xor_ln49_6' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln49_6 = select i1 %trunc_ln49_5, i32 %xor_ln49_6, i32 %zext_ln49_6" [systemc/src/CRCCheck.hpp:49]   --->   Operation 84 'select' 'select_ln49_6' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_7)   --->   "%trunc_ln49_6 = trunc i32 %select_ln49_6 to i1" [systemc/src/CRCCheck.hpp:49]   --->   Operation 85 'trunc' 'trunc_ln49_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%lshr_ln49_7 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %select_ln49_6, i32 1, i32 31)" [systemc/src/CRCCheck.hpp:49]   --->   Operation 86 'partselect' 'lshr_ln49_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln49_7 = zext i31 %lshr_ln49_7 to i32" [systemc/src/CRCCheck.hpp:49]   --->   Operation 87 'zext' 'zext_ln49_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln49_7)   --->   "%xor_ln49_7 = xor i32 %zext_ln49_7, -2097792136" [systemc/src/CRCCheck.hpp:49]   --->   Operation 88 'xor' 'xor_ln49_7' <Predicate = (!icmp_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln49_7 = select i1 %trunc_ln49_6, i32 %xor_ln49_7, i32 %zext_ln49_7" [systemc/src/CRCCheck.hpp:49]   --->   Operation 89 'select' 'select_ln49_7' <Predicate = (!icmp_ln41)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str53, i32 %tmp_s)" [systemc/src/CRCCheck.hpp:51]   --->   Operation 90 'specregionend' 'empty_74' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "br label %1" [systemc/src/CRCCheck.hpp:41]   --->   Operation 91 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.66>
ST_6 : Operation 92 [1/1] (1.66ns)   --->   "br label %.preheader48" [systemc/src/CRCCheck.hpp:54]   --->   Operation 92 'br' <Predicate = true> <Delay = 1.66>

State 7 <SV = 4> <Delay = 3.90>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%i1_0 = phi i3 [ %i, %.preheader48.backedge ], [ 0, %.preheader48.preheader ]"   --->   Operation 93 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.18ns)   --->   "%icmp_ln54 = icmp eq i3 %i1_0, -4" [systemc/src/CRCCheck.hpp:54]   --->   Operation 94 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 95 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (1.68ns)   --->   "%i = add i3 %i1_0, 1" [systemc/src/CRCCheck.hpp:54]   --->   Operation 96 'add' 'i' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %.preheader47.preheader, label %2" [systemc/src/CRCCheck.hpp:54]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (3.90ns)   --->   "%crc_t_0 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %e)" [systemc/src/CRCCheck.hpp:55]   --->   Operation 98 'read' 'crc_t_0' <Predicate = (!icmp_ln54)> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i3 %i1_0 to i2" [systemc/src/CRCCheck.hpp:55]   --->   Operation 99 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.44ns)   --->   "switch i2 %trunc_ln55, label %branch3 [
    i2 0, label %..preheader48.backedge_crit_edge
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [systemc/src/CRCCheck.hpp:55]   --->   Operation 100 'switch' <Predicate = (!icmp_ln54)> <Delay = 1.44>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "store i8 %crc_t_0, i8* %crc_t_3_2" [systemc/src/CRCCheck.hpp:55]   --->   Operation 101 'store' <Predicate = (!icmp_ln54 & trunc_ln55 == 2)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "br label %.preheader48.backedge" [systemc/src/CRCCheck.hpp:55]   --->   Operation 102 'br' <Predicate = (!icmp_ln54 & trunc_ln55 == 2)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "store i8 %crc_t_0, i8* %crc_t_3_1" [systemc/src/CRCCheck.hpp:55]   --->   Operation 103 'store' <Predicate = (!icmp_ln54 & trunc_ln55 == 1)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "br label %.preheader48.backedge" [systemc/src/CRCCheck.hpp:55]   --->   Operation 104 'br' <Predicate = (!icmp_ln54 & trunc_ln55 == 1)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "store i8 %crc_t_0, i8* %crc_t_3" [systemc/src/CRCCheck.hpp:55]   --->   Operation 105 'store' <Predicate = (!icmp_ln54 & trunc_ln55 == 0)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader48.backedge" [systemc/src/CRCCheck.hpp:55]   --->   Operation 106 'br' <Predicate = (!icmp_ln54 & trunc_ln55 == 0)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "store i8 %crc_t_0, i8* %crc_t_3_3" [systemc/src/CRCCheck.hpp:55]   --->   Operation 107 'store' <Predicate = (!icmp_ln54 & trunc_ln55 == 3)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "br label %.preheader48.backedge" [systemc/src/CRCCheck.hpp:55]   --->   Operation 108 'br' <Predicate = (!icmp_ln54 & trunc_ln55 == 3)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader48"   --->   Operation 109 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (1.66ns)   --->   "br label %.preheader47" [systemc/src/CRCCheck.hpp:58]   --->   Operation 110 'br' <Predicate = (icmp_ln54)> <Delay = 1.66>

State 8 <SV = 5> <Delay = 4.39>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%crc_0 = phi i32 [ %crc, %3 ], [ 0, %.preheader47.preheader ]"   --->   Operation 111 'phi' 'crc_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%i2_0 = phi i3 [ %i_6, %3 ], [ 0, %.preheader47.preheader ]"   --->   Operation 112 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (1.18ns)   --->   "%icmp_ln58 = icmp eq i3 %i2_0, -4" [systemc/src/CRCCheck.hpp:58]   --->   Operation 113 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 114 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (1.68ns)   --->   "%i_6 = add i3 %i2_0, 1" [systemc/src/CRCCheck.hpp:58]   --->   Operation 115 'add' 'i_6' <Predicate = true> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %4, label %3" [systemc/src/CRCCheck.hpp:58]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%crc_t_3_load = load i8* %crc_t_3" [systemc/src/CRCCheck.hpp:59]   --->   Operation 117 'load' 'crc_t_3_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%crc_t_3_1_load = load i8* %crc_t_3_1" [systemc/src/CRCCheck.hpp:59]   --->   Operation 118 'load' 'crc_t_3_1_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%crc_t_3_2_load = load i8* %crc_t_3_2" [systemc/src/CRCCheck.hpp:59]   --->   Operation 119 'load' 'crc_t_3_2_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%crc_t_3_3_load = load i8* %crc_t_3_3" [systemc/src/CRCCheck.hpp:59]   --->   Operation 120 'load' 'crc_t_3_3_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i3 %i2_0 to i2" [systemc/src/CRCCheck.hpp:59]   --->   Operation 121 'trunc' 'trunc_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.97ns)   --->   "%xor_ln59 = xor i2 %trunc_ln59, -1" [systemc/src/CRCCheck.hpp:59]   --->   Operation 122 'xor' 'xor_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (1.96ns)   --->   "%tmp_11 = call i8 @_ssdm_op_Mux.ap_auto.4i8.i2(i8 %crc_t_3_load, i8 %crc_t_3_1_load, i8 %crc_t_3_2_load, i8 %crc_t_3_3_load, i2 %xor_ln59)" [systemc/src/CRCCheck.hpp:59]   --->   Operation 123 'mux' 'tmp_11' <Predicate = (!icmp_ln58)> <Delay = 1.96> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln59_1 = trunc i32 %crc_0 to i24" [systemc/src/CRCCheck.hpp:59]   --->   Operation 124 'trunc' 'trunc_ln59_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%crc = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %trunc_ln59_1, i8 %tmp_11)" [systemc/src/CRCCheck.hpp:59]   --->   Operation 125 'bitconcatenate' 'crc' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "br label %.preheader47" [systemc/src/CRCCheck.hpp:58]   --->   Operation 126 'br' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (2.43ns)   --->   "%icmp_ln63 = icmp eq i32 %crc_0, %R_0" [systemc/src/CRCCheck.hpp:63]   --->   Operation 127 'icmp' 'icmp_ln63' <Predicate = (icmp_ln58)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %.preheader.preheader, label %.loopexit" [systemc/src/CRCCheck.hpp:63]   --->   Operation 128 'br' <Predicate = (icmp_ln58)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (1.66ns)   --->   "br label %.preheader" [systemc/src/CRCCheck.hpp:68]   --->   Operation 129 'br' <Predicate = (icmp_ln58 & icmp_ln63)> <Delay = 1.66>

State 9 <SV = 6> <Delay = 2.44>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%i3_0 = phi i7 [ %i_7, %hls_label_3 ], [ 0, %.preheader.preheader ]"   --->   Operation 130 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (1.46ns)   --->   "%icmp_ln68 = icmp eq i7 %i3_0, -60" [systemc/src/CRCCheck.hpp:68]   --->   Operation 131 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 68, i64 68, i64 68)"   --->   Operation 132 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (2.03ns)   --->   "%i_7 = add i7 %i3_0, 1" [systemc/src/CRCCheck.hpp:68]   --->   Operation 133 'add' 'i_7' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %icmp_ln68, label %.loopexit.loopexit, label %hls_label_3" [systemc/src/CRCCheck.hpp:68]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i7 %i3_0 to i64" [systemc/src/CRCCheck.hpp:70]   --->   Operation 135 'zext' 'zext_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%ibuffer_V_addr_1 = getelementptr [68 x i8]* %ibuffer_V, i64 0, i64 %zext_ln70" [systemc/src/CRCCheck.hpp:70]   --->   Operation 136 'getelementptr' 'ibuffer_V_addr_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_9 : Operation 137 [2/2] (2.16ns)   --->   "%ibuffer_V_load = load i8* %ibuffer_V_addr_1, align 1" [systemc/src/CRCCheck.hpp:70]   --->   Operation 137 'load' 'ibuffer_V_load' <Predicate = (!icmp_ln68)> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 68> <RAM>

State 10 <SV = 7> <Delay = 6.06>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str55)" [systemc/src/CRCCheck.hpp:68]   --->   Operation 138 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str30) nounwind" [systemc/src/CRCCheck.hpp:69]   --->   Operation 139 'specpipeline' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 140 [1/2] (2.16ns)   --->   "%ibuffer_V_load = load i8* %ibuffer_V_addr_1, align 1" [systemc/src/CRCCheck.hpp:70]   --->   Operation 140 'load' 'ibuffer_V_load' <Predicate = (!icmp_ln68)> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 68> <RAM>
ST_10 : Operation 141 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %s, i8 %ibuffer_V_load)" [systemc/src/CRCCheck.hpp:70]   --->   Operation 141 'write' <Predicate = (!icmp_ln68)> <Delay = 3.90> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str55, i32 %tmp_3)" [systemc/src/CRCCheck.hpp:71]   --->   Operation 142 'specregionend' 'empty_78' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "br label %.preheader" [systemc/src/CRCCheck.hpp:68]   --->   Operation 143 'br' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 144 'br' <Predicate = (icmp_ln63)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "br label %0" [systemc/src/CRCCheck.hpp:84]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ clock]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ reset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
crc_t_3             (alloca           ) [ 001111111111]
crc_t_3_1           (alloca           ) [ 001111111111]
crc_t_3_2           (alloca           ) [ 001111111111]
crc_t_3_3           (alloca           ) [ 001111111111]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 000000000000]
ibuffer_V           (alloca           ) [ 001111111111]
specport_ln32       (specport         ) [ 000000000000]
specport_ln33       (specport         ) [ 000000000000]
specinterface_ln34  (specinterface    ) [ 000000000000]
specinterface_ln35  (specinterface    ) [ 000000000000]
specprocessdef_ln36 (specprocessdef   ) [ 000000000000]
tmp                 (specregionbegin  ) [ 000000000000]
specprotocol_ln36   (specprotocol     ) [ 000000000000]
p_ssdm_reset_v      (specstatebegin   ) [ 000000000000]
empty               (specstateend     ) [ 000000000000]
empty_72            (specregionend    ) [ 000000000000]
br_ln37             (br               ) [ 000000000000]
loop_begin          (specloopbegin    ) [ 000000000000]
br_ln41             (br               ) [ 001111111111]
R_0                 (phi              ) [ 000110111000]
i_0                 (phi              ) [ 000110000000]
icmp_ln41           (icmp             ) [ 001111111111]
empty_73            (speclooptripcount) [ 000000000000]
i_5                 (add              ) [ 001111111111]
br_ln41             (br               ) [ 000000000000]
val_V               (read             ) [ 000000000000]
zext_ln45           (zext             ) [ 000000000000]
ibuffer_V_addr      (getelementptr    ) [ 000000000000]
store_ln45          (store            ) [ 000000000000]
zext_ln46           (zext             ) [ 000000000000]
trunc_ln46          (trunc            ) [ 000000000000]
trunc_ln46_1        (trunc            ) [ 000000000000]
R                   (xor              ) [ 000000000000]
xor_ln46_1          (xor              ) [ 000000000000]
lshr_ln             (partselect       ) [ 000000000000]
zext_ln49           (zext             ) [ 000000000000]
xor_ln49            (xor              ) [ 000000000000]
select_ln49         (select           ) [ 000000000000]
trunc_ln49          (trunc            ) [ 000000000000]
lshr_ln49_1         (partselect       ) [ 000000000000]
zext_ln49_1         (zext             ) [ 000000000000]
xor_ln49_1          (xor              ) [ 000000000000]
select_ln49_1       (select           ) [ 000000000000]
trunc_ln49_1        (trunc            ) [ 000000000000]
lshr_ln49_2         (partselect       ) [ 000000000000]
zext_ln49_2         (zext             ) [ 000000000000]
xor_ln49_2          (xor              ) [ 000000000000]
select_ln49_2       (select           ) [ 000101000000]
lshr_ln49_3         (partselect       ) [ 000101000000]
tmp_s               (specregionbegin  ) [ 000000000000]
specpipeline_ln43   (specpipeline     ) [ 000000000000]
trunc_ln49_2        (trunc            ) [ 000000000000]
zext_ln49_3         (zext             ) [ 000000000000]
xor_ln49_3          (xor              ) [ 000000000000]
select_ln49_3       (select           ) [ 000000000000]
trunc_ln49_3        (trunc            ) [ 000000000000]
lshr_ln49_4         (partselect       ) [ 000000000000]
zext_ln49_4         (zext             ) [ 000000000000]
xor_ln49_4          (xor              ) [ 000000000000]
select_ln49_4       (select           ) [ 000000000000]
trunc_ln49_4        (trunc            ) [ 000000000000]
lshr_ln49_5         (partselect       ) [ 000000000000]
zext_ln49_5         (zext             ) [ 000000000000]
xor_ln49_5          (xor              ) [ 000000000000]
select_ln49_5       (select           ) [ 000000000000]
trunc_ln49_5        (trunc            ) [ 000000000000]
lshr_ln49_6         (partselect       ) [ 000000000000]
zext_ln49_6         (zext             ) [ 000000000000]
xor_ln49_6          (xor              ) [ 000000000000]
select_ln49_6       (select           ) [ 000000000000]
trunc_ln49_6        (trunc            ) [ 000000000000]
lshr_ln49_7         (partselect       ) [ 000000000000]
zext_ln49_7         (zext             ) [ 000000000000]
xor_ln49_7          (xor              ) [ 000000000000]
select_ln49_7       (select           ) [ 001111111111]
empty_74            (specregionend    ) [ 000000000000]
br_ln41             (br               ) [ 001111111111]
br_ln54             (br               ) [ 001111111111]
i1_0                (phi              ) [ 000000010000]
icmp_ln54           (icmp             ) [ 001111111111]
empty_75            (speclooptripcount) [ 000000000000]
i                   (add              ) [ 001111111111]
br_ln54             (br               ) [ 000000000000]
crc_t_0             (read             ) [ 000000000000]
trunc_ln55          (trunc            ) [ 001111111111]
switch_ln55         (switch           ) [ 000000000000]
store_ln55          (store            ) [ 000000000000]
br_ln55             (br               ) [ 000000000000]
store_ln55          (store            ) [ 000000000000]
br_ln55             (br               ) [ 000000000000]
store_ln55          (store            ) [ 000000000000]
br_ln55             (br               ) [ 000000000000]
store_ln55          (store            ) [ 000000000000]
br_ln55             (br               ) [ 000000000000]
br_ln0              (br               ) [ 001111111111]
br_ln58             (br               ) [ 001111111111]
crc_0               (phi              ) [ 000000001000]
i2_0                (phi              ) [ 000000001000]
icmp_ln58           (icmp             ) [ 001111111111]
empty_76            (speclooptripcount) [ 000000000000]
i_6                 (add              ) [ 001111111111]
br_ln58             (br               ) [ 000000000000]
crc_t_3_load        (load             ) [ 000000000000]
crc_t_3_1_load      (load             ) [ 000000000000]
crc_t_3_2_load      (load             ) [ 000000000000]
crc_t_3_3_load      (load             ) [ 000000000000]
trunc_ln59          (trunc            ) [ 000000000000]
xor_ln59            (xor              ) [ 000000000000]
tmp_11              (mux              ) [ 000000000000]
trunc_ln59_1        (trunc            ) [ 000000000000]
crc                 (bitconcatenate   ) [ 001111111111]
br_ln58             (br               ) [ 001111111111]
icmp_ln63           (icmp             ) [ 001111111111]
br_ln63             (br               ) [ 000000000000]
br_ln68             (br               ) [ 001111111111]
i3_0                (phi              ) [ 000000000100]
icmp_ln68           (icmp             ) [ 001111111111]
empty_77            (speclooptripcount) [ 000000000000]
i_7                 (add              ) [ 001111111111]
br_ln68             (br               ) [ 000000000000]
zext_ln70           (zext             ) [ 000000000000]
ibuffer_V_addr_1    (getelementptr    ) [ 000000000110]
tmp_3               (specregionbegin  ) [ 000000000000]
specpipeline_ln69   (specpipeline     ) [ 000000000000]
ibuffer_V_load      (load             ) [ 000000000000]
write_ln70          (write            ) [ 000000000000]
empty_78            (specregionend    ) [ 000000000000]
br_ln68             (br               ) [ 001111111111]
br_ln0              (br               ) [ 000000000000]
br_ln84             (br               ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clock">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="clock"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="e">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str27"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str28"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str53"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i8.i2"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str55"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="crc_t_3_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_t_3/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="crc_t_3_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_t_3_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="crc_t_3_2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_t_3_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="crc_t_3_3_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="crc_t_3_3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="ibuffer_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ibuffer_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/4 crc_t_0/7 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln70_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln70/10 "/>
</bind>
</comp>

<comp id="135" class="1004" name="ibuffer_V_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ibuffer_V_addr/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln45/4 ibuffer_V_load/9 "/>
</bind>
</comp>

<comp id="148" class="1004" name="ibuffer_V_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="7" slack="0"/>
<pin id="152" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ibuffer_V_addr_1/9 "/>
</bind>
</comp>

<comp id="156" class="1005" name="R_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="R_0 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="R_0_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="32" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="R_0/3 "/>
</bind>
</comp>

<comp id="168" class="1005" name="i_0_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="7" slack="1"/>
<pin id="170" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="172" class="1004" name="i_0_phi_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="7" slack="0"/>
<pin id="176" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i1_0_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="3" slack="1"/>
<pin id="182" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="i1_0_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="3" slack="0"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="1" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/7 "/>
</bind>
</comp>

<comp id="191" class="1005" name="crc_0_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="crc_0 (phireg) "/>
</bind>
</comp>

<comp id="195" class="1004" name="crc_0_phi_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="1" slack="1"/>
<pin id="199" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="crc_0/8 "/>
</bind>
</comp>

<comp id="202" class="1005" name="i2_0_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="1"/>
<pin id="204" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="i2_0_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="1" slack="1"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/8 "/>
</bind>
</comp>

<comp id="213" class="1005" name="i3_0_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="1"/>
<pin id="215" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="i3_0_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="1" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/9 "/>
</bind>
</comp>

<comp id="224" class="1004" name="icmp_ln41_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="0" index="1" bw="7" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="i_5_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln45_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="1"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln46_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln46_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="trunc_ln46_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_1/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="R_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="0" index="1" bw="8" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="R/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="xor_ln46_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln46_1/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="lshr_ln_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="31" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="0" index="3" bw="6" slack="0"/>
<pin id="270" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln49_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="31" slack="0"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="xor_ln49_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="31" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln49/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln49_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="31" slack="0"/>
<pin id="289" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln49_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="lshr_ln49_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="31" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="0" index="3" bw="6" slack="0"/>
<pin id="302" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln49_1/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="zext_ln49_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="31" slack="0"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="xor_ln49_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="31" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="0"/>
<pin id="314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln49_1/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="select_ln49_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="0" index="2" bw="31" slack="0"/>
<pin id="321" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_1/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="trunc_ln49_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49_1/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="lshr_ln49_2_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="31" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="0" index="2" bw="1" slack="0"/>
<pin id="333" dir="0" index="3" bw="6" slack="0"/>
<pin id="334" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln49_2/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln49_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="31" slack="0"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_2/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="xor_ln49_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="31" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln49_2/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="select_ln49_2_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="31" slack="0"/>
<pin id="353" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_2/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="lshr_ln49_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="31" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="0" index="3" bw="6" slack="0"/>
<pin id="362" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln49_3/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln49_2_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49_2/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln49_3_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="31" slack="1"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_3/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="xor_ln49_3_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="31" slack="0"/>
<pin id="375" dir="0" index="1" bw="32" slack="0"/>
<pin id="376" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln49_3/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="select_ln49_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="0" index="2" bw="31" slack="0"/>
<pin id="383" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_3/5 "/>
</bind>
</comp>

<comp id="387" class="1004" name="trunc_ln49_3_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49_3/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="lshr_ln49_4_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="31" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="0" index="3" bw="6" slack="0"/>
<pin id="396" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln49_4/5 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln49_4_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="31" slack="0"/>
<pin id="403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_4/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="xor_ln49_4_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="31" slack="0"/>
<pin id="407" dir="0" index="1" bw="32" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln49_4/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln49_4_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="31" slack="0"/>
<pin id="415" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_4/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="trunc_ln49_4_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49_4/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="lshr_ln49_5_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="31" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="0" index="2" bw="1" slack="0"/>
<pin id="427" dir="0" index="3" bw="6" slack="0"/>
<pin id="428" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln49_5/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="zext_ln49_5_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="31" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_5/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="xor_ln49_5_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="31" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln49_5/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="select_ln49_5_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="31" slack="0"/>
<pin id="447" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_5/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="trunc_ln49_5_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49_5/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="lshr_ln49_6_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="31" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="0"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="0" index="3" bw="6" slack="0"/>
<pin id="460" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln49_6/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln49_6_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="31" slack="0"/>
<pin id="467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_6/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="xor_ln49_6_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="31" slack="0"/>
<pin id="471" dir="0" index="1" bw="32" slack="0"/>
<pin id="472" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln49_6/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="select_ln49_6_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="0" index="2" bw="31" slack="0"/>
<pin id="479" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_6/5 "/>
</bind>
</comp>

<comp id="483" class="1004" name="trunc_ln49_6_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49_6/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="lshr_ln49_7_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="31" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="0" index="3" bw="6" slack="0"/>
<pin id="492" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln49_7/5 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln49_7_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="31" slack="0"/>
<pin id="499" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_7/5 "/>
</bind>
</comp>

<comp id="501" class="1004" name="xor_ln49_7_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="31" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln49_7/5 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln49_7_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="0" index="2" bw="31" slack="0"/>
<pin id="511" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln49_7/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="icmp_ln54_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="0"/>
<pin id="517" dir="0" index="1" bw="3" slack="0"/>
<pin id="518" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/7 "/>
</bind>
</comp>

<comp id="521" class="1004" name="i_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="3" slack="0"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="trunc_ln55_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="0"/>
<pin id="529" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/7 "/>
</bind>
</comp>

<comp id="531" class="1004" name="store_ln55_store_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="4"/>
<pin id="534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="store_ln55_store_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="0"/>
<pin id="538" dir="0" index="1" bw="8" slack="4"/>
<pin id="539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/7 "/>
</bind>
</comp>

<comp id="541" class="1004" name="store_ln55_store_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="0"/>
<pin id="543" dir="0" index="1" bw="8" slack="4"/>
<pin id="544" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/7 "/>
</bind>
</comp>

<comp id="546" class="1004" name="store_ln55_store_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="8" slack="4"/>
<pin id="549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/7 "/>
</bind>
</comp>

<comp id="551" class="1004" name="icmp_ln58_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="0"/>
<pin id="553" dir="0" index="1" bw="3" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/8 "/>
</bind>
</comp>

<comp id="557" class="1004" name="i_6_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="3" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/8 "/>
</bind>
</comp>

<comp id="563" class="1004" name="crc_t_3_load_load_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="8" slack="5"/>
<pin id="565" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_t_3_load/8 "/>
</bind>
</comp>

<comp id="566" class="1004" name="crc_t_3_1_load_load_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="5"/>
<pin id="568" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_t_3_1_load/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="crc_t_3_2_load_load_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="5"/>
<pin id="571" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_t_3_2_load/8 "/>
</bind>
</comp>

<comp id="572" class="1004" name="crc_t_3_3_load_load_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="8" slack="5"/>
<pin id="574" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="crc_t_3_3_load/8 "/>
</bind>
</comp>

<comp id="575" class="1004" name="trunc_ln59_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="3" slack="0"/>
<pin id="577" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/8 "/>
</bind>
</comp>

<comp id="579" class="1004" name="xor_ln59_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="2" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln59/8 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_11_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="0"/>
<pin id="587" dir="0" index="1" bw="8" slack="0"/>
<pin id="588" dir="0" index="2" bw="8" slack="0"/>
<pin id="589" dir="0" index="3" bw="8" slack="0"/>
<pin id="590" dir="0" index="4" bw="8" slack="0"/>
<pin id="591" dir="0" index="5" bw="2" slack="0"/>
<pin id="592" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="trunc_ln59_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59_1/8 "/>
</bind>
</comp>

<comp id="603" class="1004" name="crc_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="0" index="1" bw="24" slack="0"/>
<pin id="606" dir="0" index="2" bw="8" slack="0"/>
<pin id="607" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="crc/8 "/>
</bind>
</comp>

<comp id="611" class="1004" name="icmp_ln63_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="32" slack="3"/>
<pin id="614" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/8 "/>
</bind>
</comp>

<comp id="617" class="1004" name="icmp_ln68_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="7" slack="0"/>
<pin id="619" dir="0" index="1" bw="7" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="i_7_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/9 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln70_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="7" slack="0"/>
<pin id="631" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/9 "/>
</bind>
</comp>

<comp id="634" class="1005" name="crc_t_3_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="8" slack="4"/>
<pin id="636" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="crc_t_3 "/>
</bind>
</comp>

<comp id="640" class="1005" name="crc_t_3_1_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="4"/>
<pin id="642" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="crc_t_3_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="crc_t_3_2_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="4"/>
<pin id="648" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="crc_t_3_2 "/>
</bind>
</comp>

<comp id="652" class="1005" name="crc_t_3_3_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="4"/>
<pin id="654" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="crc_t_3_3 "/>
</bind>
</comp>

<comp id="658" class="1005" name="icmp_ln41_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="1"/>
<pin id="660" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="662" class="1005" name="i_5_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="7" slack="0"/>
<pin id="664" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="667" class="1005" name="select_ln49_2_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln49_2 "/>
</bind>
</comp>

<comp id="672" class="1005" name="lshr_ln49_3_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="31" slack="1"/>
<pin id="674" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln49_3 "/>
</bind>
</comp>

<comp id="677" class="1005" name="select_ln49_7_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln49_7 "/>
</bind>
</comp>

<comp id="685" class="1005" name="i_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="3" slack="0"/>
<pin id="687" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="693" class="1005" name="icmp_ln58_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="1"/>
<pin id="695" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln58 "/>
</bind>
</comp>

<comp id="697" class="1005" name="i_6_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="3" slack="0"/>
<pin id="699" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="702" class="1005" name="crc_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="crc "/>
</bind>
</comp>

<comp id="707" class="1005" name="icmp_ln63_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="1"/>
<pin id="709" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="711" class="1005" name="icmp_ln68_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="1"/>
<pin id="713" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="715" class="1005" name="i_7_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="7" slack="0"/>
<pin id="717" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="720" class="1005" name="ibuffer_V_addr_1_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="7" slack="1"/>
<pin id="722" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ibuffer_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="62" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="100" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="64" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="122" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="153"><net_src comp="64" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="154"><net_src comp="141" pin="3"/><net_sink comp="128" pin=2"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="156" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="160" pin="4"/><net_sink comp="156" pin=0"/></net>

<net id="171"><net_src comp="52" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="172" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="183"><net_src comp="78" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="191" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="205"><net_src comp="78" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="216"><net_src comp="52" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="172" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="172" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="60" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="168" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="244"><net_src comp="122" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="122" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="252"><net_src comp="156" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="156" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="241" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="249" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="245" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="271"><net_src comp="66" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="253" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="8" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="68" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="278"><net_src comp="265" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="70" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="259" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="279" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="275" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="66" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="285" pin="3"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="8" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="306"><net_src comp="68" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="310"><net_src comp="297" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="70" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="322"><net_src comp="293" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="311" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="307" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="328"><net_src comp="317" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="335"><net_src comp="66" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="317" pin="3"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="8" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="68" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="342"><net_src comp="329" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="339" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="70" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="325" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="343" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="339" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="363"><net_src comp="66" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="349" pin="3"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="8" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="68" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="377"><net_src comp="370" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="70" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="367" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="373" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="370" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="397"><net_src comp="66" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="398"><net_src comp="379" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="399"><net_src comp="8" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="400"><net_src comp="68" pin="0"/><net_sink comp="391" pin=3"/></net>

<net id="404"><net_src comp="391" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="70" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="387" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="401" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="411" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="66" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="411" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="8" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="68" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="436"><net_src comp="423" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="433" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="70" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="419" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="437" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="433" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="454"><net_src comp="443" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="461"><net_src comp="66" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="443" pin="3"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="8" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="464"><net_src comp="68" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="468"><net_src comp="455" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="70" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="451" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="469" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="465" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="486"><net_src comp="475" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="66" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="475" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="8" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="68" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="500"><net_src comp="487" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="70" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="483" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="501" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="497" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="519"><net_src comp="184" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="80" pin="0"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="184" pin="4"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="84" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="184" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="122" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="122" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="545"><net_src comp="122" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="550"><net_src comp="122" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="206" pin="4"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="80" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="206" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="84" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="578"><net_src comp="206" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="575" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="92" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="593"><net_src comp="94" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="563" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="566" pin="1"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="569" pin="1"/><net_sink comp="585" pin=3"/></net>

<net id="597"><net_src comp="572" pin="1"/><net_sink comp="585" pin=4"/></net>

<net id="598"><net_src comp="579" pin="2"/><net_sink comp="585" pin=5"/></net>

<net id="602"><net_src comp="195" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="608"><net_src comp="96" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="599" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="585" pin="6"/><net_sink comp="603" pin=2"/></net>

<net id="615"><net_src comp="195" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="156" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="217" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="54" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="217" pin="4"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="60" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="632"><net_src comp="217" pin="4"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="637"><net_src comp="102" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="643"><net_src comp="106" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="645"><net_src comp="640" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="649"><net_src comp="110" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="655"><net_src comp="114" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="661"><net_src comp="224" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="230" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="670"><net_src comp="349" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="675"><net_src comp="357" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="680"><net_src comp="507" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="688"><net_src comp="521" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="696"><net_src comp="551" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="557" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="705"><net_src comp="603" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="710"><net_src comp="611" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="617" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="718"><net_src comp="623" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="723"><net_src comp="148" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="141" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s | {10 }
 - Input state : 
	Port: CRCCheck::do_gen : e | {4 7 }
  - Chain level:
	State 1
		empty : 1
		empty_72 : 1
	State 2
	State 3
		icmp_ln41 : 1
		i_5 : 1
		br_ln41 : 2
	State 4
		ibuffer_V_addr : 1
		store_ln45 : 2
		R : 1
		xor_ln46_1 : 1
		lshr_ln : 1
		zext_ln49 : 2
		xor_ln49 : 3
		select_ln49 : 3
		trunc_ln49 : 4
		lshr_ln49_1 : 4
		zext_ln49_1 : 5
		xor_ln49_1 : 6
		select_ln49_1 : 6
		trunc_ln49_1 : 7
		lshr_ln49_2 : 7
		zext_ln49_2 : 8
		xor_ln49_2 : 9
		select_ln49_2 : 9
		lshr_ln49_3 : 10
	State 5
		xor_ln49_3 : 1
		select_ln49_3 : 1
		trunc_ln49_3 : 2
		lshr_ln49_4 : 2
		zext_ln49_4 : 3
		xor_ln49_4 : 4
		select_ln49_4 : 4
		trunc_ln49_4 : 5
		lshr_ln49_5 : 5
		zext_ln49_5 : 6
		xor_ln49_5 : 7
		select_ln49_5 : 7
		trunc_ln49_5 : 8
		lshr_ln49_6 : 8
		zext_ln49_6 : 9
		xor_ln49_6 : 10
		select_ln49_6 : 10
		trunc_ln49_6 : 11
		lshr_ln49_7 : 11
		zext_ln49_7 : 12
		xor_ln49_7 : 13
		select_ln49_7 : 13
		empty_74 : 1
	State 6
	State 7
		icmp_ln54 : 1
		i : 1
		br_ln54 : 2
		trunc_ln55 : 1
		switch_ln55 : 2
	State 8
		icmp_ln58 : 1
		i_6 : 1
		br_ln58 : 2
		trunc_ln59 : 1
		xor_ln59 : 2
		tmp_11 : 2
		trunc_ln59_1 : 1
		crc : 3
		icmp_ln63 : 1
		br_ln63 : 2
	State 9
		icmp_ln68 : 1
		i_7 : 1
		br_ln68 : 2
		zext_ln70 : 1
		ibuffer_V_addr_1 : 2
		ibuffer_V_load : 3
	State 10
		write_ln70 : 1
		empty_78 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |         R_fu_253        |    0    |    32   |
|          |    xor_ln46_1_fu_259    |    0    |    2    |
|          |     xor_ln49_fu_279     |    0    |    32   |
|          |    xor_ln49_1_fu_311    |    0    |    32   |
|          |    xor_ln49_2_fu_343    |    0    |    32   |
|    xor   |    xor_ln49_3_fu_373    |    0    |    32   |
|          |    xor_ln49_4_fu_405    |    0    |    32   |
|          |    xor_ln49_5_fu_437    |    0    |    32   |
|          |    xor_ln49_6_fu_469    |    0    |    32   |
|          |    xor_ln49_7_fu_501    |    0    |    32   |
|          |     xor_ln59_fu_579     |    0    |    2    |
|----------|-------------------------|---------|---------|
|          |    select_ln49_fu_285   |    0    |    32   |
|          |   select_ln49_1_fu_317  |    0    |    32   |
|          |   select_ln49_2_fu_349  |    0    |    32   |
|  select  |   select_ln49_3_fu_379  |    0    |    32   |
|          |   select_ln49_4_fu_411  |    0    |    32   |
|          |   select_ln49_5_fu_443  |    0    |    32   |
|          |   select_ln49_6_fu_475  |    0    |    32   |
|          |   select_ln49_7_fu_507  |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln41_fu_224    |    0    |    11   |
|          |     icmp_ln54_fu_515    |    0    |    9    |
|   icmp   |     icmp_ln58_fu_551    |    0    |    9    |
|          |     icmp_ln63_fu_611    |    0    |    18   |
|          |     icmp_ln68_fu_617    |    0    |    11   |
|----------|-------------------------|---------|---------|
|          |        i_5_fu_230       |    0    |    15   |
|    add   |         i_fu_521        |    0    |    12   |
|          |        i_6_fu_557       |    0    |    12   |
|          |        i_7_fu_623       |    0    |    15   |
|----------|-------------------------|---------|---------|
|    mux   |      tmp_11_fu_585      |    0    |    21   |
|----------|-------------------------|---------|---------|
|   read   |     grp_read_fu_122     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln70_write_fu_128 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     zext_ln45_fu_236    |    0    |    0    |
|          |     zext_ln46_fu_241    |    0    |    0    |
|          |     zext_ln49_fu_275    |    0    |    0    |
|          |    zext_ln49_1_fu_307   |    0    |    0    |
|          |    zext_ln49_2_fu_339   |    0    |    0    |
|   zext   |    zext_ln49_3_fu_370   |    0    |    0    |
|          |    zext_ln49_4_fu_401   |    0    |    0    |
|          |    zext_ln49_5_fu_433   |    0    |    0    |
|          |    zext_ln49_6_fu_465   |    0    |    0    |
|          |    zext_ln49_7_fu_497   |    0    |    0    |
|          |     zext_ln70_fu_629    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln46_fu_245    |    0    |    0    |
|          |   trunc_ln46_1_fu_249   |    0    |    0    |
|          |    trunc_ln49_fu_293    |    0    |    0    |
|          |   trunc_ln49_1_fu_325   |    0    |    0    |
|          |   trunc_ln49_2_fu_367   |    0    |    0    |
|   trunc  |   trunc_ln49_3_fu_387   |    0    |    0    |
|          |   trunc_ln49_4_fu_419   |    0    |    0    |
|          |   trunc_ln49_5_fu_451   |    0    |    0    |
|          |   trunc_ln49_6_fu_483   |    0    |    0    |
|          |    trunc_ln55_fu_527    |    0    |    0    |
|          |    trunc_ln59_fu_575    |    0    |    0    |
|          |   trunc_ln59_1_fu_599   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      lshr_ln_fu_265     |    0    |    0    |
|          |    lshr_ln49_1_fu_297   |    0    |    0    |
|          |    lshr_ln49_2_fu_329   |    0    |    0    |
|partselect|    lshr_ln49_3_fu_357   |    0    |    0    |
|          |    lshr_ln49_4_fu_391   |    0    |    0    |
|          |    lshr_ln49_5_fu_423   |    0    |    0    |
|          |    lshr_ln49_6_fu_455   |    0    |    0    |
|          |    lshr_ln49_7_fu_487   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|        crc_fu_603       |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   681   |
|----------|-------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|ibuffer_V|    0   |   16   |    9   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   16   |    9   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       R_0_reg_156      |   32   |
|      crc_0_reg_191     |   32   |
|       crc_reg_702      |   32   |
|    crc_t_3_1_reg_640   |    8   |
|    crc_t_3_2_reg_646   |    8   |
|    crc_t_3_3_reg_652   |    8   |
|     crc_t_3_reg_634    |    8   |
|      i1_0_reg_180      |    3   |
|      i2_0_reg_202      |    3   |
|      i3_0_reg_213      |    7   |
|       i_0_reg_168      |    7   |
|       i_5_reg_662      |    7   |
|       i_6_reg_697      |    3   |
|       i_7_reg_715      |    7   |
|        i_reg_685       |    3   |
|ibuffer_V_addr_1_reg_720|    7   |
|    icmp_ln41_reg_658   |    1   |
|    icmp_ln58_reg_693   |    1   |
|    icmp_ln63_reg_707   |    1   |
|    icmp_ln68_reg_711   |    1   |
|   lshr_ln49_3_reg_672  |   31   |
|  select_ln49_2_reg_667 |   32   |
|  select_ln49_7_reg_677 |   32   |
+------------------------+--------+
|          Total         |   274  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_141 |  p0  |   3  |   7  |   21   ||    15   |
|    R_0_reg_156    |  p0  |   2  |  32  |   64   ||    9    |
|    i_0_reg_168    |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   99   || 5.03675 ||    33   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   681  |    -   |
|   Memory  |    0   |    -   |   16   |    9   |    0   |
|Multiplexer|    -   |    5   |    -   |   33   |    -   |
|  Register |    -   |    -   |   274  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   290  |   723  |    0   |
+-----------+--------+--------+--------+--------+--------+
