   1              	 .cpu cortex-m4
   2              	 .eabi_attribute 27,1
   3              	 .eabi_attribute 20,1
   4              	 .eabi_attribute 21,1
   5              	 .eabi_attribute 23,3
   6              	 .eabi_attribute 24,1
   7              	 .eabi_attribute 25,1
   8              	 .eabi_attribute 26,1
   9              	 .eabi_attribute 30,6
  10              	 .eabi_attribute 34,1
  11              	 .eabi_attribute 18,4
  12              	 .file "bldc_scalar_pwm_bc.c"
  13              	 .text
  14              	.Ltext0:
  15              	 .cfi_sections .debug_frame
  16              	 .section .text.XMC_SCU_SetCcuTriggerHigh,"ax",%progbits
  17              	 .align 1
  18              	 .arch armv7e-m
  19              	 .syntax unified
  20              	 .thumb
  21              	 .thumb_func
  22              	 .fpu fpv4-sp-d16
  24              	XMC_SCU_SetCcuTriggerHigh:
  25              	.LFB270:
  26              	 .file 1 "C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc/xmc_scu.h"
   1:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
   2:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @file xmc_scu.h
   3:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @date 2019-12-02
   4:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
   5:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @cond
   6:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *****************************************************************************
   7:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * XMClib v2.2.0 - XMC Peripheral Driver Library
   8:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
   9:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  10:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * All rights reserved.
  11:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  12:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Boost Software License - Version 1.0 - August 17th, 2003
  13:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  14:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Permission is hereby granted, free of charge, to any person or organization
  15:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * obtaining a copy of the software and accompanying documentation covered by
  16:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * this license (the "Software") to use, reproduce, display, distribute,
  17:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * execute, and transmit the Software, and to prepare derivative works of the
  18:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Software, and to permit third-parties to whom the Software is furnished to
  19:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * do so, all subject to the following:
  20:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  21:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The copyright notices in the Software and this entire statement, including
  22:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * the above license grant, this restriction and the following disclaimer,
  23:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * must be included in all copies of the Software, in whole or in part, and
  24:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * all derivative works of the Software, unless such copies or derivative
  25:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * works are solely in the form of machine-executable object code generated by
  26:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * a source language processor.
  27:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  28:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  29:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  30:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
  31:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
  32:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
  33:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  34:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * DEALINGS IN THE SOFTWARE.
  35:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  36:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * To improve the quality of the software, users are encouraged to share
  37:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * modifications, enhancements or bug fixes with Infineon Technologies AG
  38:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * at XMCSupport@infineon.com.
  39:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *****************************************************************************
  40:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  41:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Change History
  42:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * --------------
  43:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  44:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * 2015-02-20:
  45:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Initial <br>
  46:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  47:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * 2015-05-20:
  48:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Documentation improved <br>
  49:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *     - XMC_ASSERT() hanging issues have fixed for XMC4 devices. <br>
  50:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  51:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * 2015-06-20:
  52:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  53:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Removed STATIC_INLINE property for the below APIs and declared as void
  54:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *       XMC_SCU_INTERRUPT_EnableEvent, XMC_SCU_INTERRUPT_DisableEvent,
  55:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *       XMC_SCU_INTERRUPT_TriggerEvent, XMC_SCU_INTERUPT_GetEventStatus,
  56:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *       XMC_SCU_INTERUPT_ClearEventStatus
  57:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  58:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * 2015-11-30:
  59:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Documentation improved <br>
  60:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  61:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * 2016-03-09:
  62:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Optimization of write only registers
  63:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  64:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * 2019-12-02:
  65:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *     - Fix including files following the convention: angle brackets are used for standard include
  66:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  67:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @endcond
  68:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  69:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
  70:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** #ifndef XMC_SCU_H
  71:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** #define XMC_SCU_H
  72:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** 
  73:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
  74:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * HEADER FILES
  75:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
  76:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** #include "xmc_common.h"
  77:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** 
  78:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
  79:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @addtogroup XMClib XMC Peripheral Library
  80:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @{
  81:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
  82:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** 
  83:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
  84:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @addtogroup SCU
  85:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @brief System Control Unit(SCU) driver for XMC microcontroller family.
  86:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  87:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * System control unit is the SoC power, reset and a clock manager with additional responsibility o
  88:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * providing system stability protection and other auxiliary functions.<br>
  89:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * SCU provides the following features,
  90:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Power control
  91:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
  92:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Hibernate control
  93:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
  94:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Reset control
  95:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Clock control
  96:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Miscellaneous control(boot mode, system interrupts etc.)<br><br>
  97:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
  98:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The SCU driver is divided in to clock control logic, reset control logic, system interrupt contr
  99:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
 100:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * , hibernate control logic, trap control logic, parity control logic
 101:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 102:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * and miscellaneous control logic.<br>
 103:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 104:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Clock driver features:
 105:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows clock configuration using the structure XMC_SCU_CLOCK_CONFIG_t and API XMC_SCU_CLOCK_I
 106:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
 107:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides structure XMC_SCU_CLOCK_SYSPLL_CONFIG_t for configuring the system PLL
 108:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows selection of clock source for system PLL, XMC_SCU_CLOCK_GetSystemPllClockSource()
 109:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides APIs for configuring different module clock frequencies XMC_SCU_CLOCK_SetWdtClockDiv
 110:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows selection of clock source for external output, XMC_SCU_CLOCK_SetExternalOutputClockSou
 111:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides APIs for enabling external high power oscillator and ultra low power oscillator, XMC
 112:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides APIs for getting various clock frequencies XMC_SCU_CLOCK_GetPeripheralClockFrequency
 113:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  XMC_SCU_CLOCK_GetCpuClockFrequency(), XMC_SCU_CLOCK_GetSystemClockFrequency()<br>
 114:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 115:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC1
 116:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows selection of peripheral clock frequency, XMC_SCU_CLOCK_SetFastPeripheralClockSource()
 117:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides API to get the peripheral clock frequency, XMC_SCU_CLOCK_GetFastPeripheralClockFrequ
 118:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 119:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 120:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Reset driver features:
 121:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
 122:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows to handle peripheral reset XMC_SCU_RESET_AssertPeripheralReset(), XMC_SCU_RESET_Deasse
 123:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows configuration of NMI generation for selected events, XMC_SCU_INTERRUPT_EnableNmiReques
 124:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 125:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC1
 126:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows to trigger device reset XMC_SCU_RESET_AssertMasterReset()
 127:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows to configure multiple sources for reset, XMC_SCU_RESET_EnableResetRequest()
 128:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  \endif <br>
 129:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 130:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Interrupt driver features:
 131:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides APIs for enabling/ disabling interrupt event generation XMC_SCU_INTERRUPT_EnableEven
 132:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  XMC_SCU_INTERRUPT_DisableEvent()
 133:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides API for registering callback function for events XMC_SCU_INTERRUPT_SetEventHandler()
 134:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 135:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
 136:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Hibernate driver features:
 137:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows configuration of hibernate domain XMC_SCU_HIB_EnableHibernateDomain(), XMC_SCU_HIB_Dis
 138:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows selection of standby clock source, XMC_SCU_HIB_SetStandbyClockSource()
 139:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows selection of RTC clock source, XMC_SCU_HIB_SetRtcClockSource()
 140:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Provides API for enabling slow internal clock used for backup clock, XMC_SCU_HIB_EnableIntern
 141:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 142:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Trap driver features:
 143:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows handling of trap XMC_SCU_TRAP_Enable(), XMC_SCU_TRAP_GetStatus(), XMC_SCU_TRAP_Trigger
 144:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 145:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Parity driver features:
 146:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Parity error generated by on-chip RAM can be monitored, XMC_SCU_PARITY_Enable(), XMC_SCU_PARI
 147:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows configuration of trap generation on detection of parity error, XMC_SCU_PARITY_EnableTr
 148:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 149:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Power driver features:
 150:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows to power the USB module XMC_SCU_POWER_EnableUsb(), XMC_SCU_POWER_DisableUsb()
 151:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 152:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 153:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Miscellaneous features:
 154:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows to trigger multiple capture compare unit(CCU) channels to be started together XMC_SCU_
 155:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC4
 156:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Enables configuration of out of range comparator (ORC) XMC_SCU_EnableOutOfRangeComparator()
 157:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Enables configuration of die temperature sensor XMC_SCU_EnableTemperatureSensor(), XMC_SCU_Ca
 158:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Enables configuration of device boot mode XMC_SCU_SetBootMode()<br>
 159:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 160:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  \if XMC1
 161:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Enables configuration of die temperature sensor XMC_SCU_StartTempMeasurement(), XMC_SCU_SetRa
 162:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows configuring supply monitor unit using the structure XMC_SCU_SUPPLYMONITOR_t and API XM
 163:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * -# Allows handling of protected bits XMC_SCU_LockProtectedBits(), XMC_SCU_UnlockProtectedBits()<
 164:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  \endif
 165:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @{
 166:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
 167:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 168:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
 169:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * MACROS
 170:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
 171:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 172:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
 173:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * ENUMS
 174:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
 175:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
 176:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *  Defines the status of SCU API execution, used to verify the SCU related API calls.
 177:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
 178:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** typedef enum XMC_SCU_STATUS
 179:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** {
 180:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****   XMC_SCU_STATUS_OK   = 0UL, /**< SCU related operation successfully completed.*/
 181:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****   XMC_SCU_STATUS_ERROR,      /**< SCU related operation failed. When API cannot fulfill request, th
 182:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****   XMC_SCU_STATUS_BUSY,       /**< Cannot execute the SCU related operation request because
 183:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****                                   another operation is in progress. \a XMC_SCU_STATUS_BUSY is retur
 184:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****                                   processing another request. */
 185:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** } XMC_SCU_STATUS_t;
 186:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 187:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 188:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
 189:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * DATA TYPES
 190:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
 191:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 192:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
 193:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Function pointer type used for registering callback functions on SCU event occurrence.
 194:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
 195:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** typedef void (*XMC_SCU_INTERRUPT_EVENT_HANDLER_t)(void);
 196:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 197:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
 198:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * DEVICE EXTENSIONS
 199:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
 200:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 201:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** #if (UC_FAMILY == XMC1)
 202:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** #include "xmc1_scu.h"
 203:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** #elif (UC_FAMILY == XMC4)
 204:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** #include "xmc4_scu.h"
 205:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** #else
 206:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** #error "Unspecified chipset"
 207:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** #endif
 208:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 209:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** /**************************************************************************************************
 210:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * API Prototypes
 211:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  **************************************************************************************************
 212:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 213:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** #ifdef __cplusplus
 214:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** extern "C" {
 215:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** #endif
 216:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 217:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 218:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
 219:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 220:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @param trigger    CCU slices to be triggered synchronously via software. The value is a bitmask 
 221:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                    in the register CCUCON. <br>
 222:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_CCU_TRIGGER_t for bitmask of individual CCU s
 223:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                    combined using \a OR operation.
 224:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 225:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None
 226:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 227:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 228:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Generates active edge(low to high) trigger for multiple CCU units at the same time.\n\n
 229:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Before executing this API, all the required CCU timers should configure external start.
 230:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The edge of the start signal should be selected as active edge.
 231:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The input signal for the CCU slice should be selected as SCU input.
 232:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(
 233:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering
 234:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * the timer using this API.<BR>
 235:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 236:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerLow()\n\n\n
 237:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
 238:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** __STATIC_INLINE void XMC_SCU_SetCcuTriggerHigh(const uint32_t trigger)
 239:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** {
  27              	 .loc 1 239 1
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 7860     	 str r0,[r7,#4]
 240:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****   SCU_GENERAL->CCUCON |= (uint32_t)trigger;
  43              	 .loc 1 240 23
  44 0008 054B     	 ldr r3,.L2
  45 000a DA6C     	 ldr r2,[r3,#76]
  46 000c 0449     	 ldr r1,.L2
  47 000e 7B68     	 ldr r3,[r7,#4]
  48 0010 1343     	 orrs r3,r3,r2
  49 0012 CB64     	 str r3,[r1,#76]
 241:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** }
  50              	 .loc 1 241 1
  51 0014 00BF     	 nop
  52 0016 0C37     	 adds r7,r7,#12
  53              	.LCFI3:
  54              	 .cfi_def_cfa_offset 4
  55 0018 BD46     	 mov sp,r7
  56              	.LCFI4:
  57              	 .cfi_def_cfa_register 13
  58              	 
  59 001a 5DF8047B 	 ldr r7,[sp],#4
  60              	.LCFI5:
  61              	 .cfi_restore 7
  62              	 .cfi_def_cfa_offset 0
  63 001e 7047     	 bx lr
  64              	.L3:
  65              	 .align 2
  66              	.L2:
  67 0020 00400050 	 .word 1342193664
  68              	 .cfi_endproc
  69              	.LFE270:
  71              	 .section .text.XMC_SCU_SetCcuTriggerLow,"ax",%progbits
  72              	 .align 1
  73              	 .syntax unified
  74              	 .thumb
  75              	 .thumb_func
  76              	 .fpu fpv4-sp-d16
  78              	XMC_SCU_SetCcuTriggerLow:
  79              	.LFB271:
 242:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** 
 243:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** /**
 244:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 245:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @param trigger  CCU slices to be triggered synchronously via software. The value is a bitmask of
 246:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                    in the register CCUCON. <br>
 247:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                    \b Range: Use type @ref XMC_SCU_CCU_TRIGGER_t for bitmask of individual CCU s
 248:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *                    combined using \a OR operation.
 249:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 250:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * @return None
 251:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  *
 252:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Description</b><br>
 253:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Generates passive edge(high to low) trigger for multiple CCU units at the same time.\n\n
 254:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * Before executing this API, all the required CCU timers should configure external start.
 255:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The edge of the start signal should be selected as passive edge.
 256:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The input signal for the CCU slice should be selected as SCU input.
 257:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * The above mentioned configurations can be made using the CCU LLD API XMC_CCU4_SLICE_StartConfig(
 258:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * CCU timer slice should be started using XMC_CCU4_SLICE_StartTimer() before triggering
 259:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * the timer using this API.<BR>
 260:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * \par<b>Related APIs:</b><BR>
 261:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  * XMC_CCU4_SLICE_StartConfig(), XMC_CCU4_SLICE_SetInput(), XMC_SCU_SetCcuTriggerHigh()\n\n\n
 262:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****  */
 263:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** __STATIC_INLINE void XMC_SCU_SetCcuTriggerLow(const uint32_t trigger)
 264:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** {
  80              	 .loc 1 264 1
  81              	 .cfi_startproc
  82              	 
  83              	 
  84              	 
  85 0000 80B4     	 push {r7}
  86              	.LCFI6:
  87              	 .cfi_def_cfa_offset 4
  88              	 .cfi_offset 7,-4
  89 0002 83B0     	 sub sp,sp,#12
  90              	.LCFI7:
  91              	 .cfi_def_cfa_offset 16
  92 0004 00AF     	 add r7,sp,#0
  93              	.LCFI8:
  94              	 .cfi_def_cfa_register 7
  95 0006 7860     	 str r0,[r7,#4]
 265:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h ****   SCU_GENERAL->CCUCON &= (uint32_t)~trigger;
  96              	 .loc 1 265 23
  97 0008 064B     	 ldr r3,.L5
  98 000a DA6C     	 ldr r2,[r3,#76]
  99              	 .loc 1 265 36
 100 000c 7B68     	 ldr r3,[r7,#4]
 101 000e DB43     	 mvns r3,r3
 102              	 .loc 1 265 23
 103 0010 0449     	 ldr r1,.L5
 104 0012 1340     	 ands r3,r3,r2
 105 0014 CB64     	 str r3,[r1,#76]
 266:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_scu.h **** }
 106              	 .loc 1 266 1
 107 0016 00BF     	 nop
 108 0018 0C37     	 adds r7,r7,#12
 109              	.LCFI9:
 110              	 .cfi_def_cfa_offset 4
 111 001a BD46     	 mov sp,r7
 112              	.LCFI10:
 113              	 .cfi_def_cfa_register 13
 114              	 
 115 001c 5DF8047B 	 ldr r7,[sp],#4
 116              	.LCFI11:
 117              	 .cfi_restore 7
 118              	 .cfi_def_cfa_offset 0
 119 0020 7047     	 bx lr
 120              	.L6:
 121 0022 00BF     	 .align 2
 122              	.L5:
 123 0024 00400050 	 .word 1342193664
 124              	 .cfi_endproc
 125              	.LFE271:
 127              	 .section .text.XMC_GPIO_SetOutputHigh,"ax",%progbits
 128              	 .align 1
 129              	 .syntax unified
 130              	 .thumb
 131              	 .thumb_func
 132              	 .fpu fpv4-sp-d16
 134              	XMC_GPIO_SetOutputHigh:
 135              	.LFB385:
 136              	 .file 2 "C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc/xmc_gpio.h"
   1:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** /**
   2:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @file xmc_gpio.h
   3:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @date 2015-06-20
   4:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
   5:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @cond
   6:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *****************************************************************************
   7:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * XMClib v2.2.0 - XMC Peripheral Driver Library
   8:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
   9:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Copyright (c) 2015-2020, Infineon Technologies AG
  10:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * All rights reserved.
  11:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  12:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Boost Software License - Version 1.0 - August 17th, 2003
  13:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  14:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Permission is hereby granted, free of charge, to any person or organization
  15:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * obtaining a copy of the software and accompanying documentation covered by
  16:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * this license (the "Software") to use, reproduce, display, distribute,
  17:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * execute, and transmit the Software, and to prepare derivative works of the
  18:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Software, and to permit third-parties to whom the Software is furnished to
  19:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * do so, all subject to the following:
  20:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  21:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * The copyright notices in the Software and this entire statement, including
  22:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * the above license grant, this restriction and the following disclaimer,
  23:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * must be included in all copies of the Software, in whole or in part, and
  24:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * all derivative works of the Software, unless such copies or derivative
  25:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * works are solely in the form of machine-executable object code generated by
  26:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * a source language processor.
  27:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  28:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  29:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  30:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
  31:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE
  32:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
  33:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
  34:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * DEALINGS IN THE SOFTWARE.
  35:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  36:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * To improve the quality of the software, users are encouraged to share
  37:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * modifications, enhancements or bug fixes with Infineon Technologies AG
  38:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * at XMCSupport@infineon.com.
  39:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *****************************************************************************
  40:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  41:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Change History
  42:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * --------------
  43:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  44:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * 2015-02-20:
  45:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *     - Initial draft<br>
  46:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *     - Documentation improved <br>
  47:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  48:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * 2015-06-20:
  49:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  50:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  51:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @endcond
  52:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  53:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  */
  54:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
  55:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** #ifndef XMC_GPIO_H
  56:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** #define XMC_GPIO_H
  57:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
  58:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** /**************************************************************************************************
  59:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * HEADER FILES
  60:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  **************************************************************************************************
  61:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
  62:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** #include "xmc_common.h"
  63:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
  64:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** /**
  65:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @addtogroup XMClib XMC Peripheral Library
  66:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @{
  67:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  */
  68:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
  69:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** /**
  70:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @addtogroup GPIO
  71:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @brief General Purpose Input Output (GPIO) driver for the XMC microcontroller family.
  72:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  73:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * GPIO driver provide a generic and very flexible software interface for all standard digital I/O 
  74:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Each port slice has individual interfaces for the operation as General Purpose I/O and it furthe
  75:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * connectivity to the on-chip periphery and the control for the pad characteristics.
  76:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  77:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * The driver is divided into Input and Output mode.
  78:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  79:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Input mode features:
  80:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * -# Configuration structure XMC_GPIO_CONFIG_t and initialization function XMC_GPIO_Init()
  81:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * -# Allows the selection of weak pull-up or pull-down device. Configuration structure XMC_GPIO_MO
  82:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * \if XMC1
  83:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * -# Allows the selection of input hysteresis. XMC_GPIO_SetInputHysteresis()
  84:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * \endif
  85:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  86:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  87:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Output mode features:
  88:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * -# Allows the selection of push pull/open drain and Alternate output. Configuration structure XM
  89:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * \if XMC4
  90:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * -# Allows the selection of pad driver strength. Configuration structure XMC_GPIO_OUTPUT_STRENGTH
  91:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * \endif
  92:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  93:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * -# Allows the selection of initial output level. Configuration structure XMC_GPIO_OUTPUT_LEVEL_t
  94:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
  95:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *@{
  96:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  */
  97:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
  98:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** /**************************************************************************************************
  99:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * MACROS
 100:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  **************************************************************************************************
 101:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 102:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** #define PORT_IOCR_PC_Pos PORT0_IOCR0_PC0_Pos
 103:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** #define PORT_IOCR_PC_Msk PORT0_IOCR0_PC0_Msk
 104:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 105:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** #define PORT_IOCR_PC_Size 				(8U)
 106:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 107:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 108:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** #define XMC_GPIO_CHECK_OUTPUT_LEVEL(level) ((level == XMC_GPIO_OUTPUT_LEVEL_LOW) || \
 109:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****                                             (level == XMC_GPIO_OUTPUT_LEVEL_HIGH))
 110:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 111:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** #define XMC_GPIO_CHECK_HWCTRL(hwctrl) ((hwctrl == XMC_GPIO_HWCTRL_DISABLED) || \
 112:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****                                        (hwctrl == XMC_GPIO_HWCTRL_PERIPHERAL1) || \
 113:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****                                        (hwctrl == XMC_GPIO_HWCTRL_PERIPHERAL2))
 114:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 115:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** /**************************************************************************************************
 116:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * ENUMS
 117:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  **************************************************************************************************
 118:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 119:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 120:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** /**
 121:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Defines output level of a pin. Use type \a XMC_GPIO_OUTPUT_LEVEL_t for this enum.
 122:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  */
 123:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** typedef enum XMC_GPIO_OUTPUT_LEVEL
 124:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** {
 125:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****   XMC_GPIO_OUTPUT_LEVEL_LOW  = 0x10000U, /**<  Reset bit */
 126:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****   XMC_GPIO_OUTPUT_LEVEL_HIGH = 0x1U, 	/**< Set bit  */
 127:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** } XMC_GPIO_OUTPUT_LEVEL_t;
 128:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 129:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** /**
 130:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Defines direct hardware control characteristics of the pin . Use type \a XMC_GPIO_HWCTRL_t for t
 131:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  */
 132:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** typedef enum XMC_GPIO_HWCTRL
 133:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** {
 134:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****   XMC_GPIO_HWCTRL_DISABLED     = 0x0U, /**<  Software control only */
 135:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****   XMC_GPIO_HWCTRL_PERIPHERAL1  = 0x1U, /**<  HWI0/HWO0 control path can override the software confi
 136:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****   XMC_GPIO_HWCTRL_PERIPHERAL2  = 0x2U  /**<  HWI1/HWO1 control path can override the software confi
 137:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** } XMC_GPIO_HWCTRL_t;
 138:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 139:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** /**************************************************************************************************
 140:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * DEVICE FAMILY EXTENSIONS
 141:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  **************************************************************************************************
 142:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 143:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** #if UC_FAMILY == XMC1
 144:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** #include "xmc1_gpio.h"
 145:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** #elif UC_FAMILY == XMC4
 146:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** #include "xmc4_gpio.h"
 147:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** #else
 148:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** #error "xmc_gpio.h: family device not supported"
 149:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** #endif
 150:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 151:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** /**************************************************************************************************
 152:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * API PROTOTYPES
 153:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  **************************************************************************************************
 154:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 155:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** #ifdef __cplusplus
 156:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** extern "C" {
 157:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** #endif
 158:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 159:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 160:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** /**
 161:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  port	  Constant pointer pointing to GPIO port, to access port registers like Pn_OUT,Pn_O
 162:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  pin	  Port pin number.
 163:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  config GPIO configuration data structure. Refer data structure @ref XMC_GPIO_CONFIG_t fo
 164:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 165:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @return None
 166:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 167:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Description:</b><br>
 168:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * \if XMC1
 169:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Initializes input / output mode settings like, pull up / pull down devices,hysteresis, push pull
 170:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Also configures alternate function outputs and clears hardware port control for a selected \a po
 171:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * \a config provides selected I/O settings. It configures hardware registers Pn_IOCR,Pn_OUT, Pn_OM
 172:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * \endif
 173:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * \if XMC4
 174:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Initializes input / output mode settings like, pull up / pull down devices,push pull /open drain
 175:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Also configures alternate function outputs and clears hardware port control for selected \a port
 176:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * It configures hardware registers Pn_IOCR,Pn_OUT,Pn_OMR,Pn_PDISC and Pn_PDR.\n
 177:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * \endif
 178:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 179:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 180:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *  None
 181:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 182:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Note:</b><br>
 183:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * This API is called in definition of DAVE_init by code generation and therefore should not be exp
 184:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * for the normal operation. Use other APIs only after DAVE_init is called successfully (returns DA
 185:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 186:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 187:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  */
 188:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 189:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 190:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** void XMC_GPIO_Init(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_CONFIG_t *const c
 191:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 192:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** /**
 193:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 194:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  port	Constant pointer pointing to GPIO port, to access hardware register Pn_IOCR.
 195:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  pin	Port pin number.
 196:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  mode input / output functionality selection. Refer @ref XMC_GPIO_MODE_t for valid values
 197:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 198:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @return None
 199:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 200:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Description:</b><br>
 201:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Sets digital input and output driver functionality and characteristics of a GPIO port pin. It co
 202:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * registers Pn_IOCR. \a mode is initially configured during initialization in XMC_GPIO_Init(). Cal
 203:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * the port direction functionality as needed later in the program.
 204:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 205:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 206:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *  None
 207:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 208:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  */
 209:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 210:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** void XMC_GPIO_SetMode(XMC_GPIO_PORT_t *const port, const uint8_t pin, const XMC_GPIO_MODE_t mode);
 211:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 212:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 213:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** /**
 214:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 215:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  port	 Constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 216:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  pin	 Port pin number.
 217:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  level output level selection. Refer @ref XMC_GPIO_OUTPUT_LEVEL_t for valid values.
 218:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 219:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @return None
 220:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 221:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Description:</b><br>
 222:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Set port pin output level to high or low.It configures hardware registers Pn_OMR.\a level is ini
 223:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * configured during initialization in XMC_GPIO_Init(). Call this API to alter output level as need
 224:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 225:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>
 226:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *  XMC_GPIO_SetOutputHigh(), XMC_GPIO_SetOutputLow().
 227:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 228:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Note:</b><br>
 229:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().
 230:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 231:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  */
 232:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 233:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 234:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputLevel(XMC_GPIO_PORT_t *const port, const uint8_t pin, const 
 235:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** {
 236:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 237:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLevel: Invalid output level", XMC_GPIO_CHECK_OUTPUT_LEVEL(level));
 238:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 239:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****   port->OMR = (uint32_t)level << pin;
 240:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** }
 241:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 242:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 243:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** /**
 244:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  port constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 245:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  pin	Port pin number.
 246:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 247:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @return None
 248:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 249:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Description:</b><br>
 250:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *  Sets port pin output to high. It configures hardware registers Pn_OMR.
 251:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 252:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *  \par<b>Related APIs:</b><BR>
 253:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *  XMC_GPIO_SetOutputLow()
 254:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 255:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Note:</b><br>
 256:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().\n
 257:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value 
 258:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 259:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  */
 260:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 261:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputHigh(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 262:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** {
 137              	 .loc 2 262 1
 138              	 .cfi_startproc
 139              	 
 140              	 
 141              	 
 142 0000 80B4     	 push {r7}
 143              	.LCFI12:
 144              	 .cfi_def_cfa_offset 4
 145              	 .cfi_offset 7,-4
 146 0002 83B0     	 sub sp,sp,#12
 147              	.LCFI13:
 148              	 .cfi_def_cfa_offset 16
 149 0004 00AF     	 add r7,sp,#0
 150              	.LCFI14:
 151              	 .cfi_def_cfa_register 7
 152 0006 7860     	 str r0,[r7,#4]
 153 0008 0B46     	 mov r3,r1
 154 000a FB70     	 strb r3,[r7,#3]
 263:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputHigh: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 264:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 265:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****   port->OMR = (uint32_t)0x1U << pin;
 155              	 .loc 2 265 30
 156 000c FB78     	 ldrb r3,[r7,#3]
 157 000e 0122     	 movs r2,#1
 158 0010 9A40     	 lsls r2,r2,r3
 159              	 .loc 2 265 13
 160 0012 7B68     	 ldr r3,[r7,#4]
 161 0014 5A60     	 str r2,[r3,#4]
 266:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** }
 162              	 .loc 2 266 1
 163 0016 00BF     	 nop
 164 0018 0C37     	 adds r7,r7,#12
 165              	.LCFI15:
 166              	 .cfi_def_cfa_offset 4
 167 001a BD46     	 mov sp,r7
 168              	.LCFI16:
 169              	 .cfi_def_cfa_register 13
 170              	 
 171 001c 5DF8047B 	 ldr r7,[sp],#4
 172              	.LCFI17:
 173              	 .cfi_restore 7
 174              	 .cfi_def_cfa_offset 0
 175 0020 7047     	 bx lr
 176              	 .cfi_endproc
 177              	.LFE385:
 179              	 .section .text.XMC_GPIO_SetOutputLow,"ax",%progbits
 180              	 .align 1
 181              	 .syntax unified
 182              	 .thumb
 183              	 .thumb_func
 184              	 .fpu fpv4-sp-d16
 186              	XMC_GPIO_SetOutputLow:
 187              	.LFB386:
 267:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 268:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** /**
 269:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 270:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  port	constant pointer pointing to GPIO port, to access hardware register Pn_OMR.
 271:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @param  pin	port pin number.
 272:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 273:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * @return  None
 274:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 275:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *\par<b>Description:</b><br>
 276:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Sets port pin output to low. It configures hardware registers Pn_OMR.\n
 277:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 278:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * \par<b>Related APIs:</b><BR>>
 279:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * XMC_GPIO_SetOutputHigh()
 280:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 281:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *\par<b>Note:</b><br>
 282:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Prior to this api, user has to configure port pin to output mode using XMC_GPIO_SetMode().
 283:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  * Register Pn_OMR is virtual and does not contain any flip-flop. A read action delivers the value 
 284:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  *
 285:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****  */
 286:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 287:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** __STATIC_INLINE void XMC_GPIO_SetOutputLow(XMC_GPIO_PORT_t *const port, const uint8_t pin)
 288:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** {
 188              	 .loc 2 288 1
 189              	 .cfi_startproc
 190              	 
 191              	 
 192              	 
 193 0000 80B4     	 push {r7}
 194              	.LCFI18:
 195              	 .cfi_def_cfa_offset 4
 196              	 .cfi_offset 7,-4
 197 0002 83B0     	 sub sp,sp,#12
 198              	.LCFI19:
 199              	 .cfi_def_cfa_offset 16
 200 0004 00AF     	 add r7,sp,#0
 201              	.LCFI20:
 202              	 .cfi_def_cfa_register 7
 203 0006 7860     	 str r0,[r7,#4]
 204 0008 0B46     	 mov r3,r1
 205 000a FB70     	 strb r3,[r7,#3]
 289:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****   XMC_ASSERT("XMC_GPIO_SetOutputLow: Invalid port", XMC_GPIO_CHECK_OUTPUT_PORT(port));
 290:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** 
 291:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h ****   port->OMR = 0x10000U << pin;
 206              	 .loc 2 291 24
 207 000c FB78     	 ldrb r3,[r7,#3]
 208 000e 4FF48032 	 mov r2,#65536
 209 0012 9A40     	 lsls r2,r2,r3
 210              	 .loc 2 291 13
 211 0014 7B68     	 ldr r3,[r7,#4]
 212 0016 5A60     	 str r2,[r3,#4]
 292:C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc\xmc_gpio.h **** }
 213              	 .loc 2 292 1
 214 0018 00BF     	 nop
 215 001a 0C37     	 adds r7,r7,#12
 216              	.LCFI21:
 217              	 .cfi_def_cfa_offset 4
 218 001c BD46     	 mov sp,r7
 219              	.LCFI22:
 220              	 .cfi_def_cfa_register 13
 221              	 
 222 001e 5DF8047B 	 ldr r7,[sp],#4
 223              	.LCFI23:
 224              	 .cfi_restore 7
 225              	 .cfi_def_cfa_offset 0
 226 0022 7047     	 bx lr
 227              	 .cfi_endproc
 228              	.LFE386:
 230              	 .section .text.Motor0_BLDC_SCALAR_CCU8_PWM_Start,"ax",%progbits
 231              	 .align 1
 232              	 .syntax unified
 233              	 .thumb
 234              	 .thumb_func
 235              	 .fpu fpv4-sp-d16
 237              	Motor0_BLDC_SCALAR_CCU8_PWM_Start:
 238              	.LFB393:
 239              	 .file 3 "../MotorLib/MidSys/../MCUInit/ccu8.h"
   1:../MotorLib/MidSys/../MCUInit/ccu8.h **** /**
   2:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * @file ccu8.h
   3:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * @brief Three CCU8 slices are used to drive three motor phases (U, V and W) with PWM signals.
   4:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * @date 2016-08-31
   5:../MotorLib/MidSys/../MCUInit/ccu8.h **** 
   6:../MotorLib/MidSys/../MCUInit/ccu8.h ****  **************************************************************************************************
   7:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * BLDC_SCALAR_CONTROL v1.0.2 - BLDC motor control using block commutation
   8:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * Copyright (c) 2015-2016, Infineon Technologies AG
   9:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * All rights reserved.
  10:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *
  11:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  12:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * following conditions are met:
  13:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *
  14:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  15:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *   disclaimer.
  16:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *
  17:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  18:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  19:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *
  20:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  21:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *   products derived from this software without specific prior written permission.
  22:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *
  23:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  24:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  25:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  26:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  27:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  28:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  29:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *
  31:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  32:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * with Infineon Technologies AG (dave@infineon.com).
  33:../MotorLib/MidSys/../MCUInit/ccu8.h ****  **************************************************************************************************
  34:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *
  35:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * Change History
  36:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * --------------
  37:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *
  38:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * 2016-08-31:
  39:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *     - Initial version
  40:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *
  41:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * @endcond
  42:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *
  43:../MotorLib/MidSys/../MCUInit/ccu8.h ****  */
  44:../MotorLib/MidSys/../MCUInit/ccu8.h **** 
  45:../MotorLib/MidSys/../MCUInit/ccu8.h **** /**
  46:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * @addtogroup BLDC_SCALAR BLDC Motor Control
  47:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * @{
  48:../MotorLib/MidSys/../MCUInit/ccu8.h ****  */
  49:../MotorLib/MidSys/../MCUInit/ccu8.h **** 
  50:../MotorLib/MidSys/../MCUInit/ccu8.h **** /**
  51:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * @addtogroup MCUInit
  52:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * @brief  MCU peripheral initialization <br>
  53:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * @{
  54:../MotorLib/MidSys/../MCUInit/ccu8.h ****  */
  55:../MotorLib/MidSys/../MCUInit/ccu8.h **** /**************************************************************************************************
  56:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * HEADER FILES
  57:../MotorLib/MidSys/../MCUInit/ccu8.h ****  **************************************************************************************************
  58:../MotorLib/MidSys/../MCUInit/ccu8.h **** #ifndef MCUINIT_CCU8_H_
  59:../MotorLib/MidSys/../MCUInit/ccu8.h **** #define MCUINIT_CCU8_H_
  60:../MotorLib/MidSys/../MCUInit/ccu8.h **** 
  61:../MotorLib/MidSys/../MCUInit/ccu8.h **** #include "../Configuration/bldc_scalar_derived_parameter.h"
  62:../MotorLib/MidSys/../MCUInit/ccu8.h **** #include "../Configuration/bldc_scalar_mcuhw_config.h"
  63:../MotorLib/MidSys/../MCUInit/ccu8.h **** 
  64:../MotorLib/MidSys/../MCUInit/ccu8.h **** 
  65:../MotorLib/MidSys/../MCUInit/ccu8.h **** /**************************************************************************************************
  66:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * MACROS
  67:../MotorLib/MidSys/../MCUInit/ccu8.h ****  **************************************************************************************************
  68:../MotorLib/MidSys/../MCUInit/ccu8.h **** /** Synchronous start of three phases of CCU8 */
  69:../MotorLib/MidSys/../MCUInit/ccu8.h **** #define MOTOR0_BLDC_SCALAR_CCU8_SYNC_START      ((uint32_t)1 << (uint32_t)(8U + MOTOR0_BLDC_SCALAR_
  70:../MotorLib/MidSys/../MCUInit/ccu8.h **** 
  71:../MotorLib/MidSys/../MCUInit/ccu8.h **** /** Shadow transfer mask of the CCU8 */
  72:../MotorLib/MidSys/../MCUInit/ccu8.h **** #define MOTOR0_BLDC_SCALAR_CCU8_SHADOW_TRANSFER (((uint32_t)1 << (uint32_t)(4U * MOTOR0_BLDC_SCALAR
  73:../MotorLib/MidSys/../MCUInit/ccu8.h ****                                                 ((uint32_t)1 << (uint32_t)(4U * MOTOR0_BLDC_SCALAR_
  74:../MotorLib/MidSys/../MCUInit/ccu8.h ****                                                 ((uint32_t)1 << (uint32_t)(4U * MOTOR0_BLDC_SCALAR_
  75:../MotorLib/MidSys/../MCUInit/ccu8.h **** 
  76:../MotorLib/MidSys/../MCUInit/ccu8.h **** /** Maximum number of phase count */
  77:../MotorLib/MidSys/../MCUInit/ccu8.h **** #define CCU8_MAXPHASE_COUNT  (3U)
  78:../MotorLib/MidSys/../MCUInit/ccu8.h **** 
  79:../MotorLib/MidSys/../MCUInit/ccu8.h **** /**************************************************************************************************
  80:../MotorLib/MidSys/../MCUInit/ccu8.h **** * Data Structures
  81:../MotorLib/MidSys/../MCUInit/ccu8.h **** ***************************************************************************************************
  82:../MotorLib/MidSys/../MCUInit/ccu8.h **** /**
  83:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *  @brief This structure holds, configuration structure and parameters for CCU8 slice configuratio
  84:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * Object of this structure is used for PWM init configuration.
  85:../MotorLib/MidSys/../MCUInit/ccu8.h ****  */
  86:../MotorLib/MidSys/../MCUInit/ccu8.h **** typedef struct CCU8_PWM_INIT
  87:../MotorLib/MidSys/../MCUInit/ccu8.h **** {
  88:../MotorLib/MidSys/../MCUInit/ccu8.h **** 
  89:../MotorLib/MidSys/../MCUInit/ccu8.h ****   XMC_CCU8_SLICE_t                                 *phase_ptr[3];        /*!< CCU8 phase slice poin
  90:../MotorLib/MidSys/../MCUInit/ccu8.h ****   uint8_t                                          phase_number[3];      /*!< CCU8 slice number */
  91:../MotorLib/MidSys/../MCUInit/ccu8.h ****   uint16_t                                         current_trigger;      /*!< compare value for the
  92:../MotorLib/MidSys/../MCUInit/ccu8.h ****   uint16_t                                         period;               /*!< period register value
  93:../MotorLib/MidSys/../MCUInit/ccu8.h **** 
  94:../MotorLib/MidSys/../MCUInit/ccu8.h **** } CCU8_PWM_INIT_t;
  95:../MotorLib/MidSys/../MCUInit/ccu8.h **** 
  96:../MotorLib/MidSys/../MCUInit/ccu8.h **** #ifdef __cplusplus
  97:../MotorLib/MidSys/../MCUInit/ccu8.h ****    extern "C" {
  98:../MotorLib/MidSys/../MCUInit/ccu8.h **** #endif
  99:../MotorLib/MidSys/../MCUInit/ccu8.h **** 
 100:../MotorLib/MidSys/../MCUInit/ccu8.h **** /**************************************************************************************************
 101:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * API Prototypes
 102:../MotorLib/MidSys/../MCUInit/ccu8.h ****  **************************************************************************************************
 103:../MotorLib/MidSys/../MCUInit/ccu8.h **** /**
 104:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * @return None <br>
 105:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *
 106:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * \par<b>Description:</b><br>
 107:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * Initializes the CCU8 global configuration.
 108:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * Initialize CCU8 Phase-U, V and W Slice
 109:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * Initialize Phase-U one match event and Bind Phase-U one match event SR(service request)
 110:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * to interrupt node for control loop execution.
 111:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * Initialize Phase-U event-2 and Bind Phase-U event-2 SR(service request)
 112:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * to interrupt node for trap control.
 113:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * Initialize ADC trigger for current measurement
 114:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * Enable CCU8 shadow transfer
 115:../MotorLib/MidSys/../MCUInit/ccu8.h ****  */
 116:../MotorLib/MidSys/../MCUInit/ccu8.h **** void Motor0_BLDC_SCALAR_CCU8_PWM_Init(void);
 117:../MotorLib/MidSys/../MCUInit/ccu8.h **** 
 118:../MotorLib/MidSys/../MCUInit/ccu8.h **** /**
 119:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * @return None. <br>
 120:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *
 121:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * \par<b>Description:</b><br>
 122:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * Set CCUCON trigger signal to high to start all slices synchronously.
 123:../MotorLib/MidSys/../MCUInit/ccu8.h ****  */
 124:../MotorLib/MidSys/../MCUInit/ccu8.h **** __STATIC_INLINE void Motor0_BLDC_SCALAR_CCU8_PWM_Start(void)
 125:../MotorLib/MidSys/../MCUInit/ccu8.h **** {
 240              	 .loc 3 125 1
 241              	 .cfi_startproc
 242              	 
 243              	 
 244 0000 80B5     	 push {r7,lr}
 245              	.LCFI24:
 246              	 .cfi_def_cfa_offset 8
 247              	 .cfi_offset 7,-8
 248              	 .cfi_offset 14,-4
 249 0002 00AF     	 add r7,sp,#0
 250              	.LCFI25:
 251              	 .cfi_def_cfa_register 7
 126:../MotorLib/MidSys/../MCUInit/ccu8.h ****   XMC_SCU_SetCcuTriggerHigh((uint32_t)MOTOR0_BLDC_SCALAR_CCU8_SYNC_START);
 252              	 .loc 3 126 3
 253 0004 4FF48070 	 mov r0,#256
 254 0008 FFF7FEFF 	 bl XMC_SCU_SetCcuTriggerHigh
 127:../MotorLib/MidSys/../MCUInit/ccu8.h **** }
 255              	 .loc 3 127 1
 256 000c 00BF     	 nop
 257 000e 80BD     	 pop {r7,pc}
 258              	 .cfi_endproc
 259              	.LFE393:
 261              	 .section .text.Motor0_BLDC_SCALAR_CCU8_PWM_Stop,"ax",%progbits
 262              	 .align 1
 263              	 .syntax unified
 264              	 .thumb
 265              	 .thumb_func
 266              	 .fpu fpv4-sp-d16
 268              	Motor0_BLDC_SCALAR_CCU8_PWM_Stop:
 269              	.LFB394:
 128:../MotorLib/MidSys/../MCUInit/ccu8.h **** 
 129:../MotorLib/MidSys/../MCUInit/ccu8.h **** /**
 130:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * @return None. <br>
 131:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *
 132:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * \par<b>Description:</b><br>
 133:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * Set CCUCON trigger signal to low to stop all slices.
 134:../MotorLib/MidSys/../MCUInit/ccu8.h ****  */
 135:../MotorLib/MidSys/../MCUInit/ccu8.h **** __STATIC_INLINE void Motor0_BLDC_SCALAR_CCU8_PWM_Stop(void)
 136:../MotorLib/MidSys/../MCUInit/ccu8.h **** {
 270              	 .loc 3 136 1
 271              	 .cfi_startproc
 272              	 
 273              	 
 274 0000 80B5     	 push {r7,lr}
 275              	.LCFI26:
 276              	 .cfi_def_cfa_offset 8
 277              	 .cfi_offset 7,-8
 278              	 .cfi_offset 14,-4
 279 0002 00AF     	 add r7,sp,#0
 280              	.LCFI27:
 281              	 .cfi_def_cfa_register 7
 137:../MotorLib/MidSys/../MCUInit/ccu8.h ****   /* Pull CCUCON signal to low */
 138:../MotorLib/MidSys/../MCUInit/ccu8.h ****   XMC_SCU_SetCcuTriggerLow((uint32_t)MOTOR0_BLDC_SCALAR_CCU8_SYNC_START);
 282              	 .loc 3 138 3
 283 0004 4FF48070 	 mov r0,#256
 284 0008 FFF7FEFF 	 bl XMC_SCU_SetCcuTriggerLow
 139:../MotorLib/MidSys/../MCUInit/ccu8.h **** }
 285              	 .loc 3 139 1
 286 000c 00BF     	 nop
 287 000e 80BD     	 pop {r7,pc}
 288              	 .cfi_endproc
 289              	.LFE394:
 291              	 .section .text.Motor0_BLDC_SCALAR_CCU8_EnableDeadTime,"ax",%progbits
 292              	 .align 1
 293              	 .syntax unified
 294              	 .thumb
 295              	 .thumb_func
 296              	 .fpu fpv4-sp-d16
 298              	Motor0_BLDC_SCALAR_CCU8_EnableDeadTime:
 299              	.LFB395:
 140:../MotorLib/MidSys/../MCUInit/ccu8.h **** 
 141:../MotorLib/MidSys/../MCUInit/ccu8.h **** /**
 142:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * @param phase_ptr CCU8 slice pointer
 143:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *        channel_mask channel mask to enable dead time.<br>
 144:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * @return None. <br>
 145:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *
 146:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * \par<b>Description:</b><br>
 147:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * Enable the dead time for compare channel and ST path.
 148:../MotorLib/MidSys/../MCUInit/ccu8.h ****  */
 149:../MotorLib/MidSys/../MCUInit/ccu8.h **** __STATIC_INLINE void Motor0_BLDC_SCALAR_CCU8_EnableDeadTime(XMC_CCU8_SLICE_t * phase_ptr, const uin
 150:../MotorLib/MidSys/../MCUInit/ccu8.h **** {
 300              	 .loc 3 150 1
 301              	 .cfi_startproc
 302              	 
 303              	 
 304              	 
 305 0000 80B4     	 push {r7}
 306              	.LCFI28:
 307              	 .cfi_def_cfa_offset 4
 308              	 .cfi_offset 7,-4
 309 0002 83B0     	 sub sp,sp,#12
 310              	.LCFI29:
 311              	 .cfi_def_cfa_offset 16
 312 0004 00AF     	 add r7,sp,#0
 313              	.LCFI30:
 314              	 .cfi_def_cfa_register 7
 315 0006 7860     	 str r0,[r7,#4]
 316 0008 0B46     	 mov r3,r1
 317 000a FB70     	 strb r3,[r7,#3]
 151:../MotorLib/MidSys/../MCUInit/ccu8.h ****   phase_ptr->DTC |= (uint32_t)channel_mask;
 318              	 .loc 3 151 18
 319 000c 7B68     	 ldr r3,[r7,#4]
 320 000e DA6C     	 ldr r2,[r3,#76]
 321              	 .loc 3 151 21
 322 0010 FB78     	 ldrb r3,[r7,#3]
 323              	 .loc 3 151 18
 324 0012 1A43     	 orrs r2,r2,r3
 325 0014 7B68     	 ldr r3,[r7,#4]
 326 0016 DA64     	 str r2,[r3,#76]
 152:../MotorLib/MidSys/../MCUInit/ccu8.h **** 
 153:../MotorLib/MidSys/../MCUInit/ccu8.h **** }
 327              	 .loc 3 153 1
 328 0018 00BF     	 nop
 329 001a 0C37     	 adds r7,r7,#12
 330              	.LCFI31:
 331              	 .cfi_def_cfa_offset 4
 332 001c BD46     	 mov sp,r7
 333              	.LCFI32:
 334              	 .cfi_def_cfa_register 13
 335              	 
 336 001e 5DF8047B 	 ldr r7,[sp],#4
 337              	.LCFI33:
 338              	 .cfi_restore 7
 339              	 .cfi_def_cfa_offset 0
 340 0022 7047     	 bx lr
 341              	 .cfi_endproc
 342              	.LFE395:
 344              	 .section .text.Motor0_BLDC_SCALAR_CCU8_DisableDeadTime,"ax",%progbits
 345              	 .align 1
 346              	 .syntax unified
 347              	 .thumb
 348              	 .thumb_func
 349              	 .fpu fpv4-sp-d16
 351              	Motor0_BLDC_SCALAR_CCU8_DisableDeadTime:
 352              	.LFB396:
 154:../MotorLib/MidSys/../MCUInit/ccu8.h **** 
 155:../MotorLib/MidSys/../MCUInit/ccu8.h **** /**
 156:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * @param phase_ptr CCU8 slice pointer
 157:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *        channel_mask channel mask to enable dead time.<br>
 158:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * @return None. <br>
 159:../MotorLib/MidSys/../MCUInit/ccu8.h ****  *
 160:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * \par<b>Description:</b><br>
 161:../MotorLib/MidSys/../MCUInit/ccu8.h ****  * Disable the dead time for compare channel and ST path.
 162:../MotorLib/MidSys/../MCUInit/ccu8.h ****  */
 163:../MotorLib/MidSys/../MCUInit/ccu8.h **** __STATIC_INLINE void Motor0_BLDC_SCALAR_CCU8_DisableDeadTime(XMC_CCU8_SLICE_t * phase_ptr, const ui
 164:../MotorLib/MidSys/../MCUInit/ccu8.h **** {
 353              	 .loc 3 164 1
 354              	 .cfi_startproc
 355              	 
 356              	 
 357              	 
 358 0000 80B4     	 push {r7}
 359              	.LCFI34:
 360              	 .cfi_def_cfa_offset 4
 361              	 .cfi_offset 7,-4
 362 0002 83B0     	 sub sp,sp,#12
 363              	.LCFI35:
 364              	 .cfi_def_cfa_offset 16
 365 0004 00AF     	 add r7,sp,#0
 366              	.LCFI36:
 367              	 .cfi_def_cfa_register 7
 368 0006 7860     	 str r0,[r7,#4]
 369 0008 0B46     	 mov r3,r1
 370 000a FB70     	 strb r3,[r7,#3]
 165:../MotorLib/MidSys/../MCUInit/ccu8.h ****   phase_ptr->DTC &= ~(uint32_t)channel_mask;
 371              	 .loc 3 165 18
 372 000c 7B68     	 ldr r3,[r7,#4]
 373 000e DA6C     	 ldr r2,[r3,#76]
 374              	 .loc 3 165 22
 375 0010 FB78     	 ldrb r3,[r7,#3]
 376              	 .loc 3 165 21
 377 0012 DB43     	 mvns r3,r3
 378              	 .loc 3 165 18
 379 0014 1A40     	 ands r2,r2,r3
 380 0016 7B68     	 ldr r3,[r7,#4]
 381 0018 DA64     	 str r2,[r3,#76]
 166:../MotorLib/MidSys/../MCUInit/ccu8.h **** }
 382              	 .loc 3 166 1
 383 001a 00BF     	 nop
 384 001c 0C37     	 adds r7,r7,#12
 385              	.LCFI37:
 386              	 .cfi_def_cfa_offset 4
 387 001e BD46     	 mov sp,r7
 388              	.LCFI38:
 389              	 .cfi_def_cfa_register 13
 390              	 
 391 0020 5DF8047B 	 ldr r7,[sp],#4
 392              	.LCFI39:
 393              	 .cfi_restore 7
 394              	 .cfi_def_cfa_offset 0
 395 0024 7047     	 bx lr
 396              	 .cfi_endproc
 397              	.LFE396:
 399              	 .section .ram_code,"ax",%progbits
 400              	 .align 1
 401              	 .global Motor0_BLDC_SCALAR_PWM_BC_HsImmediateMod_SyncRect
 402              	 .syntax unified
 403              	 .thumb
 404              	 .thumb_func
 405              	 .fpu fpv4-sp-d16
 407              	Motor0_BLDC_SCALAR_PWM_BC_HsImmediateMod_SyncRect:
 408              	.LFB414:
 409              	 .file 4 "../MotorLib/MidSys/bldc_scalar_pwm_bc.c"
   1:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** /**
   2:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * @file bldc_scalar_pwm_bc.c
   3:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * @brief Block commutation PWM generation. This supports high side, low side and high side with sy
   4:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * @date 2016-08-31
   5:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
   6:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  **************************************************************************************************
   7:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * BLDC_SCALAR_CONTROL v1.0.2 - BLDC motor control using block commutation
   8:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * Copyright (c) 2015-2016, Infineon Technologies AG
   9:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * All rights reserved.
  10:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  *
  11:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  12:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * following conditions are met:
  13:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  *
  14:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  15:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  *   disclaimer.
  16:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  *
  17:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  18:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  19:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  *
  20:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  21:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  *   products derived from this software without specific prior written permission.
  22:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  *
  23:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  24:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  25:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  26:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  27:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  28:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  29:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  30:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  *
  31:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  32:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * with Infineon Technologies AG (dave@infineon.com).
  33:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  **************************************************************************************************
  34:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  *
  35:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * Change History
  36:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * --------------
  37:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  *
  38:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * 2016-08-31:
  39:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  *     - Initial version
  40:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** *
  41:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * @endcond
  42:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  *
  43:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  */
  44:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
  45:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** /**************************************************************************************************
  46:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * HEADER FILES
  47:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  **************************************************************************************************
  48:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** #include "bldc_scalar_pwm_bc.h"
  49:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
  50:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** /**************************************************************************************************
  51:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** * MACROS
  52:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** ***************************************************************************************************
  53:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** #define BLDC_SCALAR_PWM_BC_CH_MASK (0xDU)  /* CCU8 channel mask */
  54:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** /**************************************************************************************************
  55:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** * DATA STRUCTURES
  56:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** ***************************************************************************************************
  57:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
  58:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** /**************************************************************************************************
  59:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * LOCAL ROUTINES
  60:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  **************************************************************************************************
  61:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
  62:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** /**************************************************************************************************
  63:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** * API IMPLEMENTATION
  64:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** ***************************************************************************************************
  65:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** /*
  66:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * PWM_BC_Init initializes
  67:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * -all three ccu8 slice
  68:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * -PWM output pins
  69:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * -Trap pin and
  70:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * -Inverter pin as per user configurations.
  71:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * Initialize the variable ph_cmpval[1] with (period value + 1), Used for 0% duty cycle
  72:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  */
  73:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** void Motor0_BLDC_SCALAR_PWM_BC_Init(void)
  74:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** {
  75:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   /*initialize PWM timer slices*/
  76:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   Motor0_BLDC_SCALAR_CCU8_PWM_Init();
  77:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   /*initialize PWM output pins*/
  78:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   Motor0_BLDC_SCALAR_GPIO_PWM_Init();
  79:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** #if(MOTOR0_BLDC_SCALAR_ENABLE_CTRAP == 1U)
  80:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   /*initialize Trap pin*/
  81:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   Motor0_BLDC_SCALAR_GPIO_Trap_Init();
  82:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** #endif
  83:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** #if (MOTOR0_BLDC_SCALAR_INVERTER_ENABLE_CONF != BLDC_SCALAR_INV_DISABLED)
  84:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   /*initialize Inverter pin*/
  85:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   Motor0_BLDC_SCALAR_GPIO_Inverter_Init();
  86:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** #endif
  87:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
  88:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   /*configure variable ph_cmpval[1] with 0% duty*/
  89:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   Motor0_BLDC_SCALAR_PWM_BC.ph_cmpval[1] = Motor0_BLDC_SCALAR_CCU8_PWM_Config.period + (uint16_t)1;
  90:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
  91:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** }
  92:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
  93:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** /*
  94:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * This function configure the inverter pin output level and
  95:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * starts the CCU8 slices to generate the PWM.
  96:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  */
  97:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** void Motor0_BLDC_SCALAR_PWM_BC_Start(void)
  98:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** {
  99:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** #if (MOTOR0_BLDC_SCALAR_INVERTER_ENABLE_CONF != BLDC_SCALAR_INV_DISABLED)
 100:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   /*Enable inverter*/
 101:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   Motor0_BLDC_SCALAR_PWM_BC_InverterEnable();
 102:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** #endif
 103:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 104:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   /*Start PWM timers*/
 105:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   Motor0_BLDC_SCALAR_CCU8_PWM_Start();
 106:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** }
 107:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 108:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** /*
 109:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * This function reset the inverter pin output level and
 110:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * stop the CCU8 slices.
 111:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  */
 112:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** void  Motor0_BLDC_SCALAR_PWM_BC_Stop(void)
 113:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** {
 114:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   /*Disable Inverter*/
 115:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** #if (MOTOR0_BLDC_SCALAR_INVERTER_ENABLE_CONF != BLDC_SCALAR_INV_DISABLED)
 116:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   Motor0_BLDC_SCALAR_PWM_BC_InverterDisable();
 117:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** #endif
 118:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   /* Stop pwm timers*/
 119:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   Motor0_BLDC_SCALAR_CCU8_PWM_Stop();
 120:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** }
 121:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 122:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** #if (MOTOR0_BLDC_SCALAR_INVERTER_ENABLE_CONF != BLDC_SCALAR_INV_DISABLED)
 123:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** /*
 124:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * This function set the inverter pin output level low and high
 125:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * Based on inverter_pin configuration.
 126:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  */
 127:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** void Motor0_BLDC_SCALAR_PWM_BC_InverterEnable(void)
 128:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** {
 129:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   if (PWM_BC_IPIN_HIGH == Motor0_BLDC_SCALAR_PWM_BC.inverter_pin)
 130:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 131:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     XMC_GPIO_SetOutputHigh(MOTOR0_BLDC_SCALAR_GPIO_INV_ENABLE);
 132:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   }
 133:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   if (PWM_BC_IPIN_LOW == Motor0_BLDC_SCALAR_PWM_BC.inverter_pin)
 134:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 135:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     XMC_GPIO_SetOutputLow(MOTOR0_BLDC_SCALAR_GPIO_INV_ENABLE);
 136:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   }
 137:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** }
 138:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 139:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** /*
 140:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * This function set the inverter pin output level low
 141:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * if inverter_pin is high and vice versa.
 142:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  */
 143:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** void Motor0_BLDC_SCALAR_PWM_BC_InverterDisable(void)
 144:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** {
 145:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   if (PWM_BC_IPIN_HIGH == Motor0_BLDC_SCALAR_PWM_BC.inverter_pin)
 146:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 147:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     XMC_GPIO_SetOutputLow(MOTOR0_BLDC_SCALAR_GPIO_INV_ENABLE);
 148:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   }
 149:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   if (PWM_BC_IPIN_LOW == Motor0_BLDC_SCALAR_PWM_BC.inverter_pin)
 150:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 151:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     XMC_GPIO_SetOutputHigh(MOTOR0_BLDC_SCALAR_GPIO_INV_ENABLE);
 152:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   }
 153:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** }
 154:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** #endif
 155:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** /*
 156:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * This function check the actual MCM register and modulate high side PWM output and
 157:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * complementary PWM output for same leg. And keep other low side output is either high or low.
 158:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  */
 159:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** void Motor0_BLDC_SCALAR_PWM_BC_HsImmediateMod_SyncRect(uint16_t mcm_val)
 160:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** {
 410              	 .loc 4 160 1
 411              	 .cfi_startproc
 412              	 
 413              	 
 414 0000 80B5     	 push {r7,lr}
 415              	.LCFI40:
 416              	 .cfi_def_cfa_offset 8
 417              	 .cfi_offset 7,-8
 418              	 .cfi_offset 14,-4
 419 0002 84B0     	 sub sp,sp,#16
 420              	.LCFI41:
 421              	 .cfi_def_cfa_offset 24
 422 0004 00AF     	 add r7,sp,#0
 423              	.LCFI42:
 424              	 .cfi_def_cfa_register 7
 425 0006 0346     	 mov r3,r0
 426 0008 FB80     	 strh r3,[r7,#6]
 161:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   uint8_t count;
 162:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 163:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   for (count = (uint8_t)0; count < CCU8_MAXPHASE_COUNT; count++)
 427              	 .loc 4 163 14
 428 000a 0023     	 movs r3,#0
 429 000c FB73     	 strb r3,[r7,#15]
 430              	 .loc 4 163 3
 431 000e 40E0     	 b .L14
 432              	.L17:
 164:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 165:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     /* If high side switch is ON */
 166:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     if (Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count] == (mcm_val & (uint32_t)Motor0_BLDC_SCA
 433              	 .loc 4 166 53
 434 0010 FB7B     	 ldrb r3,[r7,#15]
 435 0012 244A     	 ldr r2,.L18
 436 0014 0833     	 adds r3,r3,#8
 437 0016 5B00     	 lsls r3,r3,#1
 438 0018 1344     	 add r3,r3,r2
 439 001a 5A88     	 ldrh r2,[r3,#2]
 440              	 .loc 4 166 129
 441 001c FB7B     	 ldrb r3,[r7,#15]
 442 001e 2149     	 ldr r1,.L18
 443 0020 0833     	 adds r3,r3,#8
 444 0022 5B00     	 lsls r3,r3,#1
 445 0024 0B44     	 add r3,r3,r1
 446 0026 5988     	 ldrh r1,[r3,#2]
 447              	 .loc 4 166 61
 448 0028 FB88     	 ldrh r3,[r7,#6]
 449 002a 0B40     	 ands r3,r3,r1
 450 002c 9BB2     	 uxth r3,r3
 451              	 .loc 4 166 8
 452 002e 9A42     	 cmp r2,r3
 453 0030 0DD1     	 bne .L15
 167:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     {
 168:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       /*
 169:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****        * Dead Time Enable for Channel 1
 170:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****        * Dead Time Enable for CC8yST1
 171:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****        * Dead Time Enable for inverted CC8yST1
 172:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****        */
 173:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       Motor0_BLDC_SCALAR_CCU8_EnableDeadTime(Motor0_BLDC_SCALAR_CCU8_PWM_Config.phase_ptr[count],(u
 454              	 .loc 4 173 7
 455 0032 FB7B     	 ldrb r3,[r7,#15]
 456 0034 1C4A     	 ldr r2,.L18+4
 457 0036 52F82330 	 ldr r3,[r2,r3,lsl#2]
 458 003a 0D21     	 movs r1,#13
 459 003c 1846     	 mov r0,r3
 460 003e FFF7FEFF 	 bl Motor0_BLDC_SCALAR_CCU8_EnableDeadTime
 174:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 175:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       /*Set the compare flag to set the inverse duty*/
 176:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****        Motor0_BLDC_SCALAR_PWM_BC.ph_cmpflag[count] = PWM_BC_COMPARE_INVERSE_DUTY;
 461              	 .loc 4 176 44
 462 0042 FB7B     	 ldrb r3,[r7,#15]
 463              	 .loc 4 176 52
 464 0044 174A     	 ldr r2,.L18
 465 0046 1344     	 add r3,r3,r2
 466 0048 0322     	 movs r2,#3
 467 004a 9A73     	 strb r2,[r3,#14]
 468 004c 1EE0     	 b .L16
 469              	.L15:
 177:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     } /* End of high side switch is ON */
 178:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 179:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     /* if low side switch is ON */
 180:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     else if (((uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count] << (uint32_t)1) ==
 470              	 .loc 4 180 69
 471 004e FB7B     	 ldrb r3,[r7,#15]
 472 0050 144A     	 ldr r2,.L18
 473 0052 0833     	 adds r3,r3,#8
 474 0054 5B00     	 lsls r3,r3,#1
 475 0056 1344     	 add r3,r3,r2
 476 0058 5B88     	 ldrh r3,[r3,#2]
 477              	 .loc 4 180 77
 478 005a 5A00     	 lsls r2,r3,#1
 181:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****                 (mcm_val & ((uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count] << (uint3
 479              	 .loc 4 181 26
 480 005c F988     	 ldrh r1,[r7,#6]
 481              	 .loc 4 181 83
 482 005e FB7B     	 ldrb r3,[r7,#15]
 483 0060 1048     	 ldr r0,.L18
 484 0062 0833     	 adds r3,r3,#8
 485 0064 5B00     	 lsls r3,r3,#1
 486 0066 0344     	 add r3,r3,r0
 487 0068 5B88     	 ldrh r3,[r3,#2]
 488              	 .loc 4 181 91
 489 006a 5B00     	 lsls r3,r3,#1
 490              	 .loc 4 181 26
 491 006c 0B40     	 ands r3,r3,r1
 180:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****                 (mcm_val & ((uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count] << (uint3
 492              	 .loc 4 180 13
 493 006e 9A42     	 cmp r2,r3
 494 0070 0CD1     	 bne .L16
 182:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     {
 183:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       /* Disable dead time */
 184:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       Motor0_BLDC_SCALAR_CCU8_DisableDeadTime(Motor0_BLDC_SCALAR_CCU8_PWM_Config.phase_ptr[count],(
 495              	 .loc 4 184 7
 496 0072 FB7B     	 ldrb r3,[r7,#15]
 497 0074 0C4A     	 ldr r2,.L18+4
 498 0076 52F82330 	 ldr r3,[r2,r3,lsl#2]
 499 007a 0D21     	 movs r1,#13
 500 007c 1846     	 mov r0,r3
 501 007e FFF7FEFF 	 bl Motor0_BLDC_SCALAR_CCU8_DisableDeadTime
 185:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 186:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       /*Set the compare flag to switch on completely*/
 187:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       Motor0_BLDC_SCALAR_PWM_BC.ph_cmpflag[count] = PWM_BC_COMPARE_PERIOD;
 502              	 .loc 4 187 43
 503 0082 FB7B     	 ldrb r3,[r7,#15]
 504              	 .loc 4 187 51
 505 0084 074A     	 ldr r2,.L18
 506 0086 1344     	 add r3,r3,r2
 507 0088 0122     	 movs r2,#1
 508 008a 9A73     	 strb r2,[r3,#14]
 509              	.L16:
 163:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 510              	 .loc 4 163 62 discriminator 2
 511 008c FB7B     	 ldrb r3,[r7,#15]
 512 008e 0133     	 adds r3,r3,#1
 513 0090 FB73     	 strb r3,[r7,#15]
 514              	.L14:
 163:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 515              	 .loc 4 163 3 discriminator 1
 516 0092 FB7B     	 ldrb r3,[r7,#15]
 517 0094 022B     	 cmp r3,#2
 518 0096 BBD9     	 bls .L17
 188:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     }
 189:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     else
 190:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     {
 191:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       /*do nothing*/
 192:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     }
 193:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   }
 194:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 195:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** }
 519              	 .loc 4 195 1
 520 0098 00BF     	 nop
 521 009a 00BF     	 nop
 522 009c 1037     	 adds r7,r7,#16
 523              	.LCFI43:
 524              	 .cfi_def_cfa_offset 8
 525 009e BD46     	 mov sp,r7
 526              	.LCFI44:
 527              	 .cfi_def_cfa_register 13
 528              	 
 529 00a0 80BD     	 pop {r7,pc}
 530              	.L19:
 531 00a2 00BF     	 .align 2
 532              	.L18:
 533 00a4 00000000 	 .word Motor0_BLDC_SCALAR_PWM_BC
 534 00a8 00000000 	 .word Motor0_BLDC_SCALAR_CCU8_PWM_Config
 535              	 .cfi_endproc
 536              	.LFE414:
 538              	 .align 1
 539              	 .global Motor0_BLDC_SCALAR_PWM_BC_HsImmediateMod
 540              	 .syntax unified
 541              	 .thumb
 542              	 .thumb_func
 543              	 .fpu fpv4-sp-d16
 545              	Motor0_BLDC_SCALAR_PWM_BC_HsImmediateMod:
 546              	.LFB415:
 196:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 197:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** /*
 198:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * This function check the actual MCM register and modulate high
 199:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * side PWM output and keep low side output either high or low.
 200:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  */
 201:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** void Motor0_BLDC_SCALAR_PWM_BC_HsImmediateMod(uint16_t mcm_val)
 202:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** {
 547              	 .loc 4 202 1
 548              	 .cfi_startproc
 549              	 
 550              	 
 551              	 
 552 00ac 80B4     	 push {r7}
 553              	.LCFI45:
 554              	 .cfi_def_cfa_offset 4
 555              	 .cfi_offset 7,-4
 556 00ae 85B0     	 sub sp,sp,#20
 557              	.LCFI46:
 558              	 .cfi_def_cfa_offset 24
 559 00b0 00AF     	 add r7,sp,#0
 560              	.LCFI47:
 561              	 .cfi_def_cfa_register 7
 562 00b2 0346     	 mov r3,r0
 563 00b4 FB80     	 strh r3,[r7,#6]
 203:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   uint8_t count;
 204:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 205:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   for (count = (uint8_t)0; count < CCU8_MAXPHASE_COUNT; count++)
 564              	 .loc 4 205 14
 565 00b6 0023     	 movs r3,#0
 566 00b8 FB73     	 strb r3,[r7,#15]
 567              	 .loc 4 205 3
 568 00ba 30E0     	 b .L21
 569              	.L24:
 206:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 207:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     /* If high side switch is ON */
 208:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     if (Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count] == (mcm_val & (uint32_t)Motor0_BLDC_SCA
 570              	 .loc 4 208 53
 571 00bc FB7B     	 ldrb r3,[r7,#15]
 572 00be 1D4A     	 ldr r2,.L25
 573 00c0 0833     	 adds r3,r3,#8
 574 00c2 5B00     	 lsls r3,r3,#1
 575 00c4 1344     	 add r3,r3,r2
 576 00c6 5A88     	 ldrh r2,[r3,#2]
 577              	 .loc 4 208 129
 578 00c8 FB7B     	 ldrb r3,[r7,#15]
 579 00ca 1A49     	 ldr r1,.L25
 580 00cc 0833     	 adds r3,r3,#8
 581 00ce 5B00     	 lsls r3,r3,#1
 582 00d0 0B44     	 add r3,r3,r1
 583 00d2 5988     	 ldrh r1,[r3,#2]
 584              	 .loc 4 208 61
 585 00d4 FB88     	 ldrh r3,[r7,#6]
 586 00d6 0B40     	 ands r3,r3,r1
 587 00d8 9BB2     	 uxth r3,r3
 588              	 .loc 4 208 8
 589 00da 9A42     	 cmp r2,r3
 590 00dc 05D1     	 bne .L22
 209:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     {
 210:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       /*Set the compare flag to set the inverse duty*/
 211:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       Motor0_BLDC_SCALAR_PWM_BC.ph_cmpflag[count] = PWM_BC_COMPARE_INVERSE_DUTY;
 591              	 .loc 4 211 43
 592 00de FB7B     	 ldrb r3,[r7,#15]
 593              	 .loc 4 211 51
 594 00e0 144A     	 ldr r2,.L25
 595 00e2 1344     	 add r3,r3,r2
 596 00e4 0322     	 movs r2,#3
 597 00e6 9A73     	 strb r2,[r3,#14]
 598 00e8 16E0     	 b .L23
 599              	.L22:
 212:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 213:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     } /* End of high side switch is ON */
 214:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     /* if low side switch is ON */
 215:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     else if (((uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count] << (uint32_t)1) ==
 600              	 .loc 4 215 69
 601 00ea FB7B     	 ldrb r3,[r7,#15]
 602 00ec 114A     	 ldr r2,.L25
 603 00ee 0833     	 adds r3,r3,#8
 604 00f0 5B00     	 lsls r3,r3,#1
 605 00f2 1344     	 add r3,r3,r2
 606 00f4 5B88     	 ldrh r3,[r3,#2]
 607              	 .loc 4 215 77
 608 00f6 5A00     	 lsls r2,r3,#1
 216:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****                 (mcm_val & ((uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count] << (uint3
 609              	 .loc 4 216 26
 610 00f8 F988     	 ldrh r1,[r7,#6]
 611              	 .loc 4 216 83
 612 00fa FB7B     	 ldrb r3,[r7,#15]
 613 00fc 0D48     	 ldr r0,.L25
 614 00fe 0833     	 adds r3,r3,#8
 615 0100 5B00     	 lsls r3,r3,#1
 616 0102 0344     	 add r3,r3,r0
 617 0104 5B88     	 ldrh r3,[r3,#2]
 618              	 .loc 4 216 91
 619 0106 5B00     	 lsls r3,r3,#1
 620              	 .loc 4 216 26
 621 0108 0B40     	 ands r3,r3,r1
 215:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****                 (mcm_val & ((uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count] << (uint3
 622              	 .loc 4 215 13
 623 010a 9A42     	 cmp r2,r3
 624 010c 04D1     	 bne .L23
 217:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     {
 218:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       /*Set the compare flag to switch on completely*/
 219:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       Motor0_BLDC_SCALAR_PWM_BC.ph_cmpflag[count] = PWM_BC_COMPARE_PERIOD;
 625              	 .loc 4 219 43
 626 010e FB7B     	 ldrb r3,[r7,#15]
 627              	 .loc 4 219 51
 628 0110 084A     	 ldr r2,.L25
 629 0112 1344     	 add r3,r3,r2
 630 0114 0122     	 movs r2,#1
 631 0116 9A73     	 strb r2,[r3,#14]
 632              	.L23:
 205:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 633              	 .loc 4 205 62 discriminator 2
 634 0118 FB7B     	 ldrb r3,[r7,#15]
 635 011a 0133     	 adds r3,r3,#1
 636 011c FB73     	 strb r3,[r7,#15]
 637              	.L21:
 205:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 638              	 .loc 4 205 3 discriminator 1
 639 011e FB7B     	 ldrb r3,[r7,#15]
 640 0120 022B     	 cmp r3,#2
 641 0122 CBD9     	 bls .L24
 220:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     }
 221:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     else
 222:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     {
 223:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       /*do nothing*/
 224:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     }
 225:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   }
 226:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** }
 642              	 .loc 4 226 1
 643 0124 00BF     	 nop
 644 0126 00BF     	 nop
 645 0128 1437     	 adds r7,r7,#20
 646              	.LCFI48:
 647              	 .cfi_def_cfa_offset 4
 648 012a BD46     	 mov sp,r7
 649              	.LCFI49:
 650              	 .cfi_def_cfa_register 13
 651              	 
 652 012c 5DF8047B 	 ldr r7,[sp],#4
 653              	.LCFI50:
 654              	 .cfi_restore 7
 655              	 .cfi_def_cfa_offset 0
 656 0130 7047     	 bx lr
 657              	.L26:
 658 0132 00BF     	 .align 2
 659              	.L25:
 660 0134 00000000 	 .word Motor0_BLDC_SCALAR_PWM_BC
 661              	 .cfi_endproc
 662              	.LFE415:
 664              	 .align 1
 665              	 .global Motor0_BLDC_SCALAR_PWM_BC_LsImmediateMod
 666              	 .syntax unified
 667              	 .thumb
 668              	 .thumb_func
 669              	 .fpu fpv4-sp-d16
 671              	Motor0_BLDC_SCALAR_PWM_BC_LsImmediateMod:
 672              	.LFB416:
 227:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 228:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** /*
 229:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * This function check the actual MCM register and modulate low side PWM output
 230:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * and keep high side output either high or low.
 231:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  */
 232:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** void Motor0_BLDC_SCALAR_PWM_BC_LsImmediateMod(uint16_t mcm_val)
 233:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** {
 673              	 .loc 4 233 1
 674              	 .cfi_startproc
 675              	 
 676              	 
 677              	 
 678 0138 80B4     	 push {r7}
 679              	.LCFI51:
 680              	 .cfi_def_cfa_offset 4
 681              	 .cfi_offset 7,-4
 682 013a 85B0     	 sub sp,sp,#20
 683              	.LCFI52:
 684              	 .cfi_def_cfa_offset 24
 685 013c 00AF     	 add r7,sp,#0
 686              	.LCFI53:
 687              	 .cfi_def_cfa_register 7
 688 013e 0346     	 mov r3,r0
 689 0140 FB80     	 strh r3,[r7,#6]
 234:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   uint8_t count;
 235:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 236:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   for (count = (uint8_t)0; count < CCU8_MAXPHASE_COUNT; count++)
 690              	 .loc 4 236 14
 691 0142 0023     	 movs r3,#0
 692 0144 FB73     	 strb r3,[r7,#15]
 693              	 .loc 4 236 3
 694 0146 30E0     	 b .L28
 695              	.L31:
 237:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 238:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     /* If high side switch is ON */
 239:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     if (Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count] == (mcm_val & (uint32_t)Motor0_BLDC_SCA
 696              	 .loc 4 239 53
 697 0148 FB7B     	 ldrb r3,[r7,#15]
 698 014a 1D4A     	 ldr r2,.L32
 699 014c 0833     	 adds r3,r3,#8
 700 014e 5B00     	 lsls r3,r3,#1
 701 0150 1344     	 add r3,r3,r2
 702 0152 5A88     	 ldrh r2,[r3,#2]
 703              	 .loc 4 239 129
 704 0154 FB7B     	 ldrb r3,[r7,#15]
 705 0156 1A49     	 ldr r1,.L32
 706 0158 0833     	 adds r3,r3,#8
 707 015a 5B00     	 lsls r3,r3,#1
 708 015c 0B44     	 add r3,r3,r1
 709 015e 5988     	 ldrh r1,[r3,#2]
 710              	 .loc 4 239 61
 711 0160 FB88     	 ldrh r3,[r7,#6]
 712 0162 0B40     	 ands r3,r3,r1
 713 0164 9BB2     	 uxth r3,r3
 714              	 .loc 4 239 8
 715 0166 9A42     	 cmp r2,r3
 716 0168 05D1     	 bne .L29
 240:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     {
 241:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       /*Set the compare flag to switch off completely*/
 242:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       Motor0_BLDC_SCALAR_PWM_BC.ph_cmpflag[count] = PWM_BC_COMPARE_ZERO;
 717              	 .loc 4 242 43
 718 016a FB7B     	 ldrb r3,[r7,#15]
 719              	 .loc 4 242 51
 720 016c 144A     	 ldr r2,.L32
 721 016e 1344     	 add r3,r3,r2
 722 0170 0022     	 movs r2,#0
 723 0172 9A73     	 strb r2,[r3,#14]
 724 0174 16E0     	 b .L30
 725              	.L29:
 243:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 244:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     } /* End of high side switch is ON */
 245:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     /* if low side switch is ON */
 246:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     else if (((uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count] << (uint32_t)1) ==
 726              	 .loc 4 246 69
 727 0176 FB7B     	 ldrb r3,[r7,#15]
 728 0178 114A     	 ldr r2,.L32
 729 017a 0833     	 adds r3,r3,#8
 730 017c 5B00     	 lsls r3,r3,#1
 731 017e 1344     	 add r3,r3,r2
 732 0180 5B88     	 ldrh r3,[r3,#2]
 733              	 .loc 4 246 77
 734 0182 5A00     	 lsls r2,r3,#1
 247:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****                 (mcm_val & ((uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count] << (uint3
 735              	 .loc 4 247 26
 736 0184 F988     	 ldrh r1,[r7,#6]
 737              	 .loc 4 247 83
 738 0186 FB7B     	 ldrb r3,[r7,#15]
 739 0188 0D48     	 ldr r0,.L32
 740 018a 0833     	 adds r3,r3,#8
 741 018c 5B00     	 lsls r3,r3,#1
 742 018e 0344     	 add r3,r3,r0
 743 0190 5B88     	 ldrh r3,[r3,#2]
 744              	 .loc 4 247 91
 745 0192 5B00     	 lsls r3,r3,#1
 746              	 .loc 4 247 26
 747 0194 0B40     	 ands r3,r3,r1
 246:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****                 (mcm_val & ((uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count] << (uint3
 748              	 .loc 4 246 13
 749 0196 9A42     	 cmp r2,r3
 750 0198 04D1     	 bne .L30
 248:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     {
 249:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****      /*Set the compare flag to set the duty*/
 250:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       Motor0_BLDC_SCALAR_PWM_BC.ph_cmpflag[count] = PWM_BC_COMPARE_DUTY;
 751              	 .loc 4 250 43
 752 019a FB7B     	 ldrb r3,[r7,#15]
 753              	 .loc 4 250 51
 754 019c 084A     	 ldr r2,.L32
 755 019e 1344     	 add r3,r3,r2
 756 01a0 0222     	 movs r2,#2
 757 01a2 9A73     	 strb r2,[r3,#14]
 758              	.L30:
 236:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 759              	 .loc 4 236 62 discriminator 2
 760 01a4 FB7B     	 ldrb r3,[r7,#15]
 761 01a6 0133     	 adds r3,r3,#1
 762 01a8 FB73     	 strb r3,[r7,#15]
 763              	.L28:
 236:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 764              	 .loc 4 236 3 discriminator 1
 765 01aa FB7B     	 ldrb r3,[r7,#15]
 766 01ac 022B     	 cmp r3,#2
 767 01ae CBD9     	 bls .L31
 251:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     }
 252:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     else
 253:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     {
 254:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       /*do nothing*/
 255:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     }
 256:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   }
 257:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 258:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** }
 768              	 .loc 4 258 1
 769 01b0 00BF     	 nop
 770 01b2 00BF     	 nop
 771 01b4 1437     	 adds r7,r7,#20
 772              	.LCFI54:
 773              	 .cfi_def_cfa_offset 4
 774 01b6 BD46     	 mov sp,r7
 775              	.LCFI55:
 776              	 .cfi_def_cfa_register 13
 777              	 
 778 01b8 5DF8047B 	 ldr r7,[sp],#4
 779              	.LCFI56:
 780              	 .cfi_restore 7
 781              	 .cfi_def_cfa_offset 0
 782 01bc 7047     	 bx lr
 783              	.L33:
 784 01be 00BF     	 .align 2
 785              	.L32:
 786 01c0 00000000 	 .word Motor0_BLDC_SCALAR_PWM_BC
 787              	 .cfi_endproc
 788              	.LFE416:
 790              	 .align 1
 791              	 .global Motor0_BLDC_SCALAR_PWM_BC_HsShadowMod_SyncRect
 792              	 .syntax unified
 793              	 .thumb
 794              	 .thumb_func
 795              	 .fpu fpv4-sp-d16
 797              	Motor0_BLDC_SCALAR_PWM_BC_HsShadowMod_SyncRect:
 798              	.LFB417:
 259:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 260:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** /*
 261:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * This function check the non conducting phase and modulate high side PWM output and complementary
 262:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * PWM output for same leg based on the MCMS shadow register.
 263:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * And keep other low side output is either high or low.
 264:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  */
 265:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** void Motor0_BLDC_SCALAR_PWM_BC_HsShadowMod_SyncRect(uint16_t mcm_val, uint16_t mcms_val)
 266:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** {
 799              	 .loc 4 266 1
 800              	 .cfi_startproc
 801              	 
 802              	 
 803 01c4 80B5     	 push {r7,lr}
 804              	.LCFI57:
 805              	 .cfi_def_cfa_offset 8
 806              	 .cfi_offset 7,-8
 807              	 .cfi_offset 14,-4
 808 01c6 84B0     	 sub sp,sp,#16
 809              	.LCFI58:
 810              	 .cfi_def_cfa_offset 24
 811 01c8 00AF     	 add r7,sp,#0
 812              	.LCFI59:
 813              	 .cfi_def_cfa_register 7
 814 01ca 0346     	 mov r3,r0
 815 01cc 0A46     	 mov r2,r1
 816 01ce FB80     	 strh r3,[r7,#6]
 817 01d0 1346     	 mov r3,r2
 818 01d2 BB80     	 strh r3,[r7,#4]
 267:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   uint8_t count;
 268:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 269:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   for (count = (uint8_t)0; count < CCU8_MAXPHASE_COUNT; count++)
 819              	 .loc 4 269 14
 820 01d4 0023     	 movs r3,#0
 821 01d6 FB73     	 strb r3,[r7,#15]
 822              	 .loc 4 269 3
 823 01d8 38E0     	 b .L35
 824              	.L38:
 270:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 271:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     /* if phase is not conducting in current cycle */
 272:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     if ((uint32_t)0 ==
 273:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****           (mcm_val & (uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_bothside_compmask[count]))
 825              	 .loc 4 273 78
 826 01da FB7B     	 ldrb r3,[r7,#15]
 827 01dc 1F4A     	 ldr r2,.L39
 828 01de 0C33     	 adds r3,r3,#12
 829 01e0 32F81320 	 ldrh r2,[r2,r3,lsl#1]
 272:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****           (mcm_val & (uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_bothside_compmask[count]))
 830              	 .loc 4 272 21
 831 01e4 FB88     	 ldrh r3,[r7,#6]
 832 01e6 1340     	 ands r3,r3,r2
 833 01e8 9BB2     	 uxth r3,r3
 272:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****           (mcm_val & (uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_bothside_compmask[count]))
 834              	 .loc 4 272 8
 835 01ea 002B     	 cmp r3,#0
 836 01ec 2BD1     	 bne .L36
 274:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     {
 275:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       /* If high side switch is ON */
 276:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       if (Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count] ==
 837              	 .loc 4 276 55
 838 01ee FB7B     	 ldrb r3,[r7,#15]
 839 01f0 1A4A     	 ldr r2,.L39
 840 01f2 0833     	 adds r3,r3,#8
 841 01f4 5B00     	 lsls r3,r3,#1
 842 01f6 1344     	 add r3,r3,r2
 843 01f8 5A88     	 ldrh r2,[r3,#2]
 277:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****             (mcms_val & (uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count]))
 844              	 .loc 4 277 79
 845 01fa FB7B     	 ldrb r3,[r7,#15]
 846 01fc 1749     	 ldr r1,.L39
 847 01fe 0833     	 adds r3,r3,#8
 848 0200 5B00     	 lsls r3,r3,#1
 849 0202 0B44     	 add r3,r3,r1
 850 0204 5988     	 ldrh r1,[r3,#2]
 276:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****             (mcms_val & (uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count]))
 851              	 .loc 4 276 63
 852 0206 BB88     	 ldrh r3,[r7,#4]
 853 0208 0B40     	 ands r3,r3,r1
 854 020a 9BB2     	 uxth r3,r3
 276:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****             (mcms_val & (uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count]))
 855              	 .loc 4 276 10
 856 020c 9A42     	 cmp r2,r3
 857 020e 0DD1     	 bne .L37
 278:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       {
 279:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****         /*
 280:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****          * Dead Time Enable for Channel 1
 281:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****          * Dead Time Enable for CC8yST1
 282:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****          * Dead Time Enable for inverted CC8yST1
 283:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****          */
 284:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****         Motor0_BLDC_SCALAR_CCU8_EnableDeadTime(Motor0_BLDC_SCALAR_CCU8_PWM_Config.phase_ptr[count],
 858              	 .loc 4 284 9
 859 0210 FB7B     	 ldrb r3,[r7,#15]
 860 0212 134A     	 ldr r2,.L39+4
 861 0214 52F82330 	 ldr r3,[r2,r3,lsl#2]
 862 0218 0D21     	 movs r1,#13
 863 021a 1846     	 mov r0,r3
 864 021c FFF7FEFF 	 bl Motor0_BLDC_SCALAR_CCU8_EnableDeadTime
 285:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 286:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****         /*Set the compare flag to set the inverse duty*/
 287:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****         Motor0_BLDC_SCALAR_PWM_BC.ph_cmpflag[count] = PWM_BC_COMPARE_INVERSE_DUTY;
 865              	 .loc 4 287 45
 866 0220 FB7B     	 ldrb r3,[r7,#15]
 867              	 .loc 4 287 53
 868 0222 0E4A     	 ldr r2,.L39
 869 0224 1344     	 add r3,r3,r2
 870 0226 0322     	 movs r2,#3
 871 0228 9A73     	 strb r2,[r3,#14]
 872 022a 0CE0     	 b .L36
 873              	.L37:
 288:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       }
 289:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       /* if low side switch is ON*/
 290:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       else
 291:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       {
 292:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****         /* Disable dead time */
 293:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****         Motor0_BLDC_SCALAR_CCU8_DisableDeadTime(Motor0_BLDC_SCALAR_CCU8_PWM_Config.phase_ptr[count]
 874              	 .loc 4 293 9
 875 022c FB7B     	 ldrb r3,[r7,#15]
 876 022e 0C4A     	 ldr r2,.L39+4
 877 0230 52F82330 	 ldr r3,[r2,r3,lsl#2]
 878 0234 0D21     	 movs r1,#13
 879 0236 1846     	 mov r0,r3
 880 0238 FFF7FEFF 	 bl Motor0_BLDC_SCALAR_CCU8_DisableDeadTime
 294:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 295:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****         /*Set the compare flag to switch on completely*/
 296:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****         Motor0_BLDC_SCALAR_PWM_BC.ph_cmpflag[count] = PWM_BC_COMPARE_PERIOD;
 881              	 .loc 4 296 45
 882 023c FB7B     	 ldrb r3,[r7,#15]
 883              	 .loc 4 296 53
 884 023e 074A     	 ldr r2,.L39
 885 0240 1344     	 add r3,r3,r2
 886 0242 0122     	 movs r2,#1
 887 0244 9A73     	 strb r2,[r3,#14]
 888              	.L36:
 269:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 889              	 .loc 4 269 62 discriminator 2
 890 0246 FB7B     	 ldrb r3,[r7,#15]
 891 0248 0133     	 adds r3,r3,#1
 892 024a FB73     	 strb r3,[r7,#15]
 893              	.L35:
 269:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 894              	 .loc 4 269 3 discriminator 1
 895 024c FB7B     	 ldrb r3,[r7,#15]
 896 024e 022B     	 cmp r3,#2
 897 0250 C3D9     	 bls .L38
 297:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       }
 298:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     }
 299:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   }
 300:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** }
 898              	 .loc 4 300 1
 899 0252 00BF     	 nop
 900 0254 00BF     	 nop
 901 0256 1037     	 adds r7,r7,#16
 902              	.LCFI60:
 903              	 .cfi_def_cfa_offset 8
 904 0258 BD46     	 mov sp,r7
 905              	.LCFI61:
 906              	 .cfi_def_cfa_register 13
 907              	 
 908 025a 80BD     	 pop {r7,pc}
 909              	.L40:
 910              	 .align 2
 911              	.L39:
 912 025c 00000000 	 .word Motor0_BLDC_SCALAR_PWM_BC
 913 0260 00000000 	 .word Motor0_BLDC_SCALAR_CCU8_PWM_Config
 914              	 .cfi_endproc
 915              	.LFE417:
 917              	 .align 1
 918              	 .global Motor0_BLDC_SCALAR_PWM_BC_HsShadowMod
 919              	 .syntax unified
 920              	 .thumb
 921              	 .thumb_func
 922              	 .fpu fpv4-sp-d16
 924              	Motor0_BLDC_SCALAR_PWM_BC_HsShadowMod:
 925              	.LFB418:
 301:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 302:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** /*
 303:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * This function check the non conducting phase and modulate high side PWM output and keep low side
 304:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * output either high or low based on the MCMS shadow register.
 305:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  */
 306:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** void Motor0_BLDC_SCALAR_PWM_BC_HsShadowMod(uint16_t mcm_val, uint16_t mcms_val)
 307:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** {
 926              	 .loc 4 307 1
 927              	 .cfi_startproc
 928              	 
 929              	 
 930              	 
 931 0264 80B4     	 push {r7}
 932              	.LCFI62:
 933              	 .cfi_def_cfa_offset 4
 934              	 .cfi_offset 7,-4
 935 0266 85B0     	 sub sp,sp,#20
 936              	.LCFI63:
 937              	 .cfi_def_cfa_offset 24
 938 0268 00AF     	 add r7,sp,#0
 939              	.LCFI64:
 940              	 .cfi_def_cfa_register 7
 941 026a 0346     	 mov r3,r0
 942 026c 0A46     	 mov r2,r1
 943 026e FB80     	 strh r3,[r7,#6]
 944 0270 1346     	 mov r3,r2
 945 0272 BB80     	 strh r3,[r7,#4]
 308:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   uint8_t count;
 309:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 310:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   for (count = (uint8_t)0; count < CCU8_MAXPHASE_COUNT; count++)
 946              	 .loc 4 310 14
 947 0274 0023     	 movs r3,#0
 948 0276 FB73     	 strb r3,[r7,#15]
 949              	 .loc 4 310 3
 950 0278 28E0     	 b .L42
 951              	.L45:
 311:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 312:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     /* if phase is not conducting */
 313:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     if ((uint32_t)0 ==
 314:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****           (mcm_val & (uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_bothside_compmask[count]))
 952              	 .loc 4 314 78
 953 027a FB7B     	 ldrb r3,[r7,#15]
 954 027c 184A     	 ldr r2,.L46
 955 027e 0C33     	 adds r3,r3,#12
 956 0280 32F81320 	 ldrh r2,[r2,r3,lsl#1]
 313:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****           (mcm_val & (uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_bothside_compmask[count]))
 957              	 .loc 4 313 21
 958 0284 FB88     	 ldrh r3,[r7,#6]
 959 0286 1340     	 ands r3,r3,r2
 960 0288 9BB2     	 uxth r3,r3
 313:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****           (mcm_val & (uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_bothside_compmask[count]))
 961              	 .loc 4 313 8
 962 028a 002B     	 cmp r3,#0
 963 028c 1BD1     	 bne .L43
 315:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     {
 316:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       /* If high side switch is ON */
 317:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       if (Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count] ==
 964              	 .loc 4 317 55
 965 028e FB7B     	 ldrb r3,[r7,#15]
 966 0290 134A     	 ldr r2,.L46
 967 0292 0833     	 adds r3,r3,#8
 968 0294 5B00     	 lsls r3,r3,#1
 969 0296 1344     	 add r3,r3,r2
 970 0298 5A88     	 ldrh r2,[r3,#2]
 318:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****             (mcms_val & (uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count]))
 971              	 .loc 4 318 79
 972 029a FB7B     	 ldrb r3,[r7,#15]
 973 029c 1049     	 ldr r1,.L46
 974 029e 0833     	 adds r3,r3,#8
 975 02a0 5B00     	 lsls r3,r3,#1
 976 02a2 0B44     	 add r3,r3,r1
 977 02a4 5988     	 ldrh r1,[r3,#2]
 317:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****             (mcms_val & (uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count]))
 978              	 .loc 4 317 63
 979 02a6 BB88     	 ldrh r3,[r7,#4]
 980 02a8 0B40     	 ands r3,r3,r1
 981 02aa 9BB2     	 uxth r3,r3
 317:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****             (mcms_val & (uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count]))
 982              	 .loc 4 317 10
 983 02ac 9A42     	 cmp r2,r3
 984 02ae 05D1     	 bne .L44
 319:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       {
 320:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****         Motor0_BLDC_SCALAR_PWM_BC.ph_cmpflag[count] = PWM_BC_COMPARE_INVERSE_DUTY;
 985              	 .loc 4 320 45
 986 02b0 FB7B     	 ldrb r3,[r7,#15]
 987              	 .loc 4 320 53
 988 02b2 0B4A     	 ldr r2,.L46
 989 02b4 1344     	 add r3,r3,r2
 990 02b6 0322     	 movs r2,#3
 991 02b8 9A73     	 strb r2,[r3,#14]
 992 02ba 04E0     	 b .L43
 993              	.L44:
 321:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       }
 322:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       /* if low side switch is ON */
 323:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       else
 324:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       {
 325:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****         Motor0_BLDC_SCALAR_PWM_BC.ph_cmpflag[count] = PWM_BC_COMPARE_PERIOD;
 994              	 .loc 4 325 45
 995 02bc FB7B     	 ldrb r3,[r7,#15]
 996              	 .loc 4 325 53
 997 02be 084A     	 ldr r2,.L46
 998 02c0 1344     	 add r3,r3,r2
 999 02c2 0122     	 movs r2,#1
 1000 02c4 9A73     	 strb r2,[r3,#14]
 1001              	.L43:
 310:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 1002              	 .loc 4 310 62 discriminator 2
 1003 02c6 FB7B     	 ldrb r3,[r7,#15]
 1004 02c8 0133     	 adds r3,r3,#1
 1005 02ca FB73     	 strb r3,[r7,#15]
 1006              	.L42:
 310:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 1007              	 .loc 4 310 3 discriminator 1
 1008 02cc FB7B     	 ldrb r3,[r7,#15]
 1009 02ce 022B     	 cmp r3,#2
 1010 02d0 D3D9     	 bls .L45
 326:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       }
 327:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     }
 328:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   }
 329:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** }
 1011              	 .loc 4 329 1
 1012 02d2 00BF     	 nop
 1013 02d4 00BF     	 nop
 1014 02d6 1437     	 adds r7,r7,#20
 1015              	.LCFI65:
 1016              	 .cfi_def_cfa_offset 4
 1017 02d8 BD46     	 mov sp,r7
 1018              	.LCFI66:
 1019              	 .cfi_def_cfa_register 13
 1020              	 
 1021 02da 5DF8047B 	 ldr r7,[sp],#4
 1022              	.LCFI67:
 1023              	 .cfi_restore 7
 1024              	 .cfi_def_cfa_offset 0
 1025 02de 7047     	 bx lr
 1026              	.L47:
 1027              	 .align 2
 1028              	.L46:
 1029 02e0 00000000 	 .word Motor0_BLDC_SCALAR_PWM_BC
 1030              	 .cfi_endproc
 1031              	.LFE418:
 1033              	 .align 1
 1034              	 .global Motor0_BLDC_SCALAR_PWM_BC_LsShadowMod
 1035              	 .syntax unified
 1036              	 .thumb
 1037              	 .thumb_func
 1038              	 .fpu fpv4-sp-d16
 1040              	Motor0_BLDC_SCALAR_PWM_BC_LsShadowMod:
 1041              	.LFB419:
 330:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 331:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** /*
 332:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * This function check the non conducting phase and modulate low side PWM output and keep high side
 333:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  * output either high or low based on the MCMS shadow register.
 334:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****  */
 335:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** void Motor0_BLDC_SCALAR_PWM_BC_LsShadowMod(uint16_t mcm_val, uint16_t mcms_val)
 336:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** {
 1042              	 .loc 4 336 1
 1043              	 .cfi_startproc
 1044              	 
 1045              	 
 1046              	 
 1047 02e4 80B4     	 push {r7}
 1048              	.LCFI68:
 1049              	 .cfi_def_cfa_offset 4
 1050              	 .cfi_offset 7,-4
 1051 02e6 85B0     	 sub sp,sp,#20
 1052              	.LCFI69:
 1053              	 .cfi_def_cfa_offset 24
 1054 02e8 00AF     	 add r7,sp,#0
 1055              	.LCFI70:
 1056              	 .cfi_def_cfa_register 7
 1057 02ea 0346     	 mov r3,r0
 1058 02ec 0A46     	 mov r2,r1
 1059 02ee FB80     	 strh r3,[r7,#6]
 1060 02f0 1346     	 mov r3,r2
 1061 02f2 BB80     	 strh r3,[r7,#4]
 337:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   uint8_t count;
 338:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 339:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   for (count = (uint8_t)0; count < CCU8_MAXPHASE_COUNT; count++)
 1062              	 .loc 4 339 14
 1063 02f4 0023     	 movs r3,#0
 1064 02f6 FB73     	 strb r3,[r7,#15]
 1065              	 .loc 4 339 3
 1066 02f8 3AE0     	 b .L49
 1067              	.L52:
 340:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 341:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     /* if phase is not conducting */
 342:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     if ((uint32_t)0 ==
 343:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****           (mcm_val & (uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_bothside_compmask[count]))
 1068              	 .loc 4 343 78
 1069 02fa FB7B     	 ldrb r3,[r7,#15]
 1070 02fc 214A     	 ldr r2,.L53
 1071 02fe 0C33     	 adds r3,r3,#12
 1072 0300 32F81320 	 ldrh r2,[r2,r3,lsl#1]
 342:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****           (mcm_val & (uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_bothside_compmask[count]))
 1073              	 .loc 4 342 21
 1074 0304 FB88     	 ldrh r3,[r7,#6]
 1075 0306 1340     	 ands r3,r3,r2
 1076 0308 9BB2     	 uxth r3,r3
 342:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****           (mcm_val & (uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_bothside_compmask[count]))
 1077              	 .loc 4 342 8
 1078 030a 002B     	 cmp r3,#0
 1079 030c 2DD1     	 bne .L50
 344:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     {
 345:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       /* If high side switch is ON */
 346:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       if (Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count] ==
 1080              	 .loc 4 346 55
 1081 030e FB7B     	 ldrb r3,[r7,#15]
 1082 0310 1C4A     	 ldr r2,.L53
 1083 0312 0833     	 adds r3,r3,#8
 1084 0314 5B00     	 lsls r3,r3,#1
 1085 0316 1344     	 add r3,r3,r2
 1086 0318 5A88     	 ldrh r2,[r3,#2]
 347:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****             (mcms_val & (uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count]))
 1087              	 .loc 4 347 79
 1088 031a FB7B     	 ldrb r3,[r7,#15]
 1089 031c 1949     	 ldr r1,.L53
 1090 031e 0833     	 adds r3,r3,#8
 1091 0320 5B00     	 lsls r3,r3,#1
 1092 0322 0B44     	 add r3,r3,r1
 1093 0324 5988     	 ldrh r1,[r3,#2]
 346:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****             (mcms_val & (uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count]))
 1094              	 .loc 4 346 63
 1095 0326 BB88     	 ldrh r3,[r7,#4]
 1096 0328 0B40     	 ands r3,r3,r1
 1097 032a 9BB2     	 uxth r3,r3
 346:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****             (mcms_val & (uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count]))
 1098              	 .loc 4 346 10
 1099 032c 9A42     	 cmp r2,r3
 1100 032e 05D1     	 bne .L51
 348:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       {
 349:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****         Motor0_BLDC_SCALAR_PWM_BC.ph_cmpflag[count] = PWM_BC_COMPARE_ZERO;
 1101              	 .loc 4 349 45
 1102 0330 FB7B     	 ldrb r3,[r7,#15]
 1103              	 .loc 4 349 53
 1104 0332 144A     	 ldr r2,.L53
 1105 0334 1344     	 add r3,r3,r2
 1106 0336 0022     	 movs r2,#0
 1107 0338 9A73     	 strb r2,[r3,#14]
 1108 033a 16E0     	 b .L50
 1109              	.L51:
 350:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       }
 351:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       /* if low side switch is ON */
 352:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       else if (((uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count] << (uint32_t)1) ==
 1110              	 .loc 4 352 71
 1111 033c FB7B     	 ldrb r3,[r7,#15]
 1112 033e 114A     	 ldr r2,.L53
 1113 0340 0833     	 adds r3,r3,#8
 1114 0342 5B00     	 lsls r3,r3,#1
 1115 0344 1344     	 add r3,r3,r2
 1116 0346 5B88     	 ldrh r3,[r3,#2]
 1117              	 .loc 4 352 79
 1118 0348 5A00     	 lsls r2,r3,#1
 353:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****             (mcms_val & ((uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count] << (uint32_t
 1119              	 .loc 4 353 23
 1120 034a B988     	 ldrh r1,[r7,#4]
 1121              	 .loc 4 353 80
 1122 034c FB7B     	 ldrb r3,[r7,#15]
 1123 034e 0D48     	 ldr r0,.L53
 1124 0350 0833     	 adds r3,r3,#8
 1125 0352 5B00     	 lsls r3,r3,#1
 1126 0354 0344     	 add r3,r3,r0
 1127 0356 5B88     	 ldrh r3,[r3,#2]
 1128              	 .loc 4 353 88
 1129 0358 5B00     	 lsls r3,r3,#1
 1130              	 .loc 4 353 23
 1131 035a 0B40     	 ands r3,r3,r1
 352:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****             (mcms_val & ((uint32_t)Motor0_BLDC_SCALAR_PWM_BC.ph_mcpatt_compmask[count] << (uint32_t
 1132              	 .loc 4 352 15
 1133 035c 9A42     	 cmp r2,r3
 1134 035e 04D1     	 bne .L50
 354:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       {
 355:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****         Motor0_BLDC_SCALAR_PWM_BC.ph_cmpflag[count] = PWM_BC_COMPARE_DUTY;
 1135              	 .loc 4 355 45
 1136 0360 FB7B     	 ldrb r3,[r7,#15]
 1137              	 .loc 4 355 53
 1138 0362 084A     	 ldr r2,.L53
 1139 0364 1344     	 add r3,r3,r2
 1140 0366 0222     	 movs r2,#2
 1141 0368 9A73     	 strb r2,[r3,#14]
 1142              	.L50:
 339:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 1143              	 .loc 4 339 62 discriminator 2
 1144 036a FB7B     	 ldrb r3,[r7,#15]
 1145 036c 0133     	 adds r3,r3,#1
 1146 036e FB73     	 strb r3,[r7,#15]
 1147              	.L49:
 339:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 1148              	 .loc 4 339 3 discriminator 1
 1149 0370 FB7B     	 ldrb r3,[r7,#15]
 1150 0372 022B     	 cmp r3,#2
 1151 0374 C1D9     	 bls .L52
 356:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       }
 357:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       else
 358:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       {
 359:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 360:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****       }
 361:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****     }
 362:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   }
 363:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** }
 1152              	 .loc 4 363 1
 1153 0376 00BF     	 nop
 1154 0378 00BF     	 nop
 1155 037a 1437     	 adds r7,r7,#20
 1156              	.LCFI71:
 1157              	 .cfi_def_cfa_offset 4
 1158 037c BD46     	 mov sp,r7
 1159              	.LCFI72:
 1160              	 .cfi_def_cfa_register 13
 1161              	 
 1162 037e 5DF8047B 	 ldr r7,[sp],#4
 1163              	.LCFI73:
 1164              	 .cfi_restore 7
 1165              	 .cfi_def_cfa_offset 0
 1166 0382 7047     	 bx lr
 1167              	.L54:
 1168              	 .align 2
 1169              	.L53:
 1170 0384 00000000 	 .word Motor0_BLDC_SCALAR_PWM_BC
 1171              	 .cfi_endproc
 1172              	.LFE419:
 1174              	 .section .text.Motor0_BLDC_SCALAR_PWM_BC_Init,"ax",%progbits
 1175              	 .align 1
 1176              	 .global Motor0_BLDC_SCALAR_PWM_BC_Init
 1177              	 .syntax unified
 1178              	 .thumb
 1179              	 .thumb_func
 1180              	 .fpu fpv4-sp-d16
 1182              	Motor0_BLDC_SCALAR_PWM_BC_Init:
 1183              	.LFB409:
  74:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   /*initialize PWM timer slices*/
 1184              	 .loc 4 74 1
 1185              	 .cfi_startproc
 1186              	 
 1187              	 
 1188 0000 80B5     	 push {r7,lr}
 1189              	.LCFI74:
 1190              	 .cfi_def_cfa_offset 8
 1191              	 .cfi_offset 7,-8
 1192              	 .cfi_offset 14,-4
 1193 0002 00AF     	 add r7,sp,#0
 1194              	.LCFI75:
 1195              	 .cfi_def_cfa_register 7
  76:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   /*initialize PWM output pins*/
 1196              	 .loc 4 76 3
 1197 0004 FFF7FEFF 	 bl Motor0_BLDC_SCALAR_CCU8_PWM_Init
  78:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** #if(MOTOR0_BLDC_SCALAR_ENABLE_CTRAP == 1U)
 1198              	 .loc 4 78 3
 1199 0008 FFF7FEFF 	 bl Motor0_BLDC_SCALAR_GPIO_PWM_Init
  85:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** #endif
 1200              	 .loc 4 85 3
 1201 000c FFF7FEFF 	 bl Motor0_BLDC_SCALAR_GPIO_Inverter_Init
  89:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 1202              	 .loc 4 89 78
 1203 0010 034B     	 ldr r3,.L56
 1204 0012 5B8A     	 ldrh r3,[r3,#18]
  89:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 1205              	 .loc 4 89 86
 1206 0014 0133     	 adds r3,r3,#1
 1207 0016 9AB2     	 uxth r2,r3
  89:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 1208              	 .loc 4 89 42
 1209 0018 024B     	 ldr r3,.L56+4
 1210 001a 1A84     	 strh r2,[r3,#32]
  91:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 1211              	 .loc 4 91 1
 1212 001c 00BF     	 nop
 1213 001e 80BD     	 pop {r7,pc}
 1214              	.L57:
 1215              	 .align 2
 1216              	.L56:
 1217 0020 00000000 	 .word Motor0_BLDC_SCALAR_CCU8_PWM_Config
 1218 0024 00000000 	 .word Motor0_BLDC_SCALAR_PWM_BC
 1219              	 .cfi_endproc
 1220              	.LFE409:
 1222              	 .section .text.Motor0_BLDC_SCALAR_PWM_BC_Start,"ax",%progbits
 1223              	 .align 1
 1224              	 .global Motor0_BLDC_SCALAR_PWM_BC_Start
 1225              	 .syntax unified
 1226              	 .thumb
 1227              	 .thumb_func
 1228              	 .fpu fpv4-sp-d16
 1230              	Motor0_BLDC_SCALAR_PWM_BC_Start:
 1231              	.LFB410:
  98:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** #if (MOTOR0_BLDC_SCALAR_INVERTER_ENABLE_CONF != BLDC_SCALAR_INV_DISABLED)
 1232              	 .loc 4 98 1
 1233              	 .cfi_startproc
 1234              	 
 1235              	 
 1236 0000 80B5     	 push {r7,lr}
 1237              	.LCFI76:
 1238              	 .cfi_def_cfa_offset 8
 1239              	 .cfi_offset 7,-8
 1240              	 .cfi_offset 14,-4
 1241 0002 00AF     	 add r7,sp,#0
 1242              	.LCFI77:
 1243              	 .cfi_def_cfa_register 7
 101:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** #endif
 1244              	 .loc 4 101 3
 1245 0004 FFF7FEFF 	 bl Motor0_BLDC_SCALAR_PWM_BC_InverterEnable
 105:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** }
 1246              	 .loc 4 105 3
 1247 0008 FFF7FEFF 	 bl Motor0_BLDC_SCALAR_CCU8_PWM_Start
 106:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 1248              	 .loc 4 106 1
 1249 000c 00BF     	 nop
 1250 000e 80BD     	 pop {r7,pc}
 1251              	 .cfi_endproc
 1252              	.LFE410:
 1254              	 .section .text.Motor0_BLDC_SCALAR_PWM_BC_Stop,"ax",%progbits
 1255              	 .align 1
 1256              	 .global Motor0_BLDC_SCALAR_PWM_BC_Stop
 1257              	 .syntax unified
 1258              	 .thumb
 1259              	 .thumb_func
 1260              	 .fpu fpv4-sp-d16
 1262              	Motor0_BLDC_SCALAR_PWM_BC_Stop:
 1263              	.LFB411:
 113:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   /*Disable Inverter*/
 1264              	 .loc 4 113 1
 1265              	 .cfi_startproc
 1266              	 
 1267              	 
 1268 0000 80B5     	 push {r7,lr}
 1269              	.LCFI78:
 1270              	 .cfi_def_cfa_offset 8
 1271              	 .cfi_offset 7,-8
 1272              	 .cfi_offset 14,-4
 1273 0002 00AF     	 add r7,sp,#0
 1274              	.LCFI79:
 1275              	 .cfi_def_cfa_register 7
 116:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** #endif
 1276              	 .loc 4 116 3
 1277 0004 FFF7FEFF 	 bl Motor0_BLDC_SCALAR_PWM_BC_InverterDisable
 119:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** }
 1278              	 .loc 4 119 3
 1279 0008 FFF7FEFF 	 bl Motor0_BLDC_SCALAR_CCU8_PWM_Stop
 120:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 1280              	 .loc 4 120 1
 1281 000c 00BF     	 nop
 1282 000e 80BD     	 pop {r7,pc}
 1283              	 .cfi_endproc
 1284              	.LFE411:
 1286              	 .section .text.Motor0_BLDC_SCALAR_PWM_BC_InverterEnable,"ax",%progbits
 1287              	 .align 1
 1288              	 .global Motor0_BLDC_SCALAR_PWM_BC_InverterEnable
 1289              	 .syntax unified
 1290              	 .thumb
 1291              	 .thumb_func
 1292              	 .fpu fpv4-sp-d16
 1294              	Motor0_BLDC_SCALAR_PWM_BC_InverterEnable:
 1295              	.LFB412:
 128:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   if (PWM_BC_IPIN_HIGH == Motor0_BLDC_SCALAR_PWM_BC.inverter_pin)
 1296              	 .loc 4 128 1
 1297              	 .cfi_startproc
 1298              	 
 1299              	 
 1300 0000 80B5     	 push {r7,lr}
 1301              	.LCFI80:
 1302              	 .cfi_def_cfa_offset 8
 1303              	 .cfi_offset 7,-8
 1304              	 .cfi_offset 14,-4
 1305 0002 00AF     	 add r7,sp,#0
 1306              	.LCFI81:
 1307              	 .cfi_def_cfa_register 7
 129:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 1308              	 .loc 4 129 52
 1309 0004 084B     	 ldr r3,.L64
 1310 0006 5B7B     	 ldrb r3,[r3,#13]
 129:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 1311              	 .loc 4 129 6
 1312 0008 012B     	 cmp r3,#1
 1313 000a 03D1     	 bne .L61
 131:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   }
 1314              	 .loc 4 131 5
 1315 000c 0B21     	 movs r1,#11
 1316 000e 0748     	 ldr r0,.L64+4
 1317 0010 FFF7FEFF 	 bl XMC_GPIO_SetOutputHigh
 1318              	.L61:
 133:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 1319              	 .loc 4 133 51
 1320 0014 044B     	 ldr r3,.L64
 1321 0016 5B7B     	 ldrb r3,[r3,#13]
 133:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 1322              	 .loc 4 133 6
 1323 0018 022B     	 cmp r3,#2
 1324 001a 03D1     	 bne .L63
 135:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   }
 1325              	 .loc 4 135 5
 1326 001c 0B21     	 movs r1,#11
 1327 001e 0348     	 ldr r0,.L64+4
 1328 0020 FFF7FEFF 	 bl XMC_GPIO_SetOutputLow
 1329              	.L63:
 137:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** 
 1330              	 .loc 4 137 1
 1331 0024 00BF     	 nop
 1332 0026 80BD     	 pop {r7,pc}
 1333              	.L65:
 1334              	 .align 2
 1335              	.L64:
 1336 0028 00000000 	 .word Motor0_BLDC_SCALAR_PWM_BC
 1337 002c 00820248 	 .word 1208123904
 1338              	 .cfi_endproc
 1339              	.LFE412:
 1341              	 .section .text.Motor0_BLDC_SCALAR_PWM_BC_InverterDisable,"ax",%progbits
 1342              	 .align 1
 1343              	 .global Motor0_BLDC_SCALAR_PWM_BC_InverterDisable
 1344              	 .syntax unified
 1345              	 .thumb
 1346              	 .thumb_func
 1347              	 .fpu fpv4-sp-d16
 1349              	Motor0_BLDC_SCALAR_PWM_BC_InverterDisable:
 1350              	.LFB413:
 144:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   if (PWM_BC_IPIN_HIGH == Motor0_BLDC_SCALAR_PWM_BC.inverter_pin)
 1351              	 .loc 4 144 1
 1352              	 .cfi_startproc
 1353              	 
 1354              	 
 1355 0000 80B5     	 push {r7,lr}
 1356              	.LCFI82:
 1357              	 .cfi_def_cfa_offset 8
 1358              	 .cfi_offset 7,-8
 1359              	 .cfi_offset 14,-4
 1360 0002 00AF     	 add r7,sp,#0
 1361              	.LCFI83:
 1362              	 .cfi_def_cfa_register 7
 145:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 1363              	 .loc 4 145 52
 1364 0004 084B     	 ldr r3,.L70
 1365 0006 5B7B     	 ldrb r3,[r3,#13]
 145:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 1366              	 .loc 4 145 6
 1367 0008 012B     	 cmp r3,#1
 1368 000a 03D1     	 bne .L67
 147:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   }
 1369              	 .loc 4 147 5
 1370 000c 0B21     	 movs r1,#11
 1371 000e 0748     	 ldr r0,.L70+4
 1372 0010 FFF7FEFF 	 bl XMC_GPIO_SetOutputLow
 1373              	.L67:
 149:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 1374              	 .loc 4 149 51
 1375 0014 044B     	 ldr r3,.L70
 1376 0016 5B7B     	 ldrb r3,[r3,#13]
 149:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   {
 1377              	 .loc 4 149 6
 1378 0018 022B     	 cmp r3,#2
 1379 001a 03D1     	 bne .L69
 151:../MotorLib/MidSys/bldc_scalar_pwm_bc.c ****   }
 1380              	 .loc 4 151 5
 1381 001c 0B21     	 movs r1,#11
 1382 001e 0348     	 ldr r0,.L70+4
 1383 0020 FFF7FEFF 	 bl XMC_GPIO_SetOutputHigh
 1384              	.L69:
 153:../MotorLib/MidSys/bldc_scalar_pwm_bc.c **** #endif
 1385              	 .loc 4 153 1
 1386 0024 00BF     	 nop
 1387 0026 80BD     	 pop {r7,pc}
 1388              	.L71:
 1389              	 .align 2
 1390              	.L70:
 1391 0028 00000000 	 .word Motor0_BLDC_SCALAR_PWM_BC
 1392 002c 00820248 	 .word 1208123904
 1393              	 .cfi_endproc
 1394              	.LFE413:
 1396              	 .text
 1397              	.Letext0:
 1398              	 .file 5 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\include\\machine\\_default_types.h"
 1399              	 .file 6 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\include\\sys\\_stdint.h"
 1400              	 .file 7 "C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/CMSIS/Infineon/XMC4700_series/Include/XMC4700.h"
 1401              	 .file 8 "C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc/xmc_ccu8.h"
 1402              	 .file 9 "C:/Workspaces/DAVE-4.4.2-64Bit/_PKDS_TSTS06_811_X47_V1_0/Libraries/XMCLib/inc/xmc4_gpio.h"
 1403              	 .file 10 "../MotorLib/MidSys/bldc_scalar_pwm_bc.h"
DEFINED SYMBOLS
                            *ABS*:00000000 bldc_scalar_pwm_bc.c
    {standard input}:17     .text.XMC_SCU_SetCcuTriggerHigh:00000000 $t
    {standard input}:24     .text.XMC_SCU_SetCcuTriggerHigh:00000000 XMC_SCU_SetCcuTriggerHigh
    {standard input}:67     .text.XMC_SCU_SetCcuTriggerHigh:00000020 $d
    {standard input}:72     .text.XMC_SCU_SetCcuTriggerLow:00000000 $t
    {standard input}:78     .text.XMC_SCU_SetCcuTriggerLow:00000000 XMC_SCU_SetCcuTriggerLow
    {standard input}:123    .text.XMC_SCU_SetCcuTriggerLow:00000024 $d
    {standard input}:128    .text.XMC_GPIO_SetOutputHigh:00000000 $t
    {standard input}:134    .text.XMC_GPIO_SetOutputHigh:00000000 XMC_GPIO_SetOutputHigh
    {standard input}:180    .text.XMC_GPIO_SetOutputLow:00000000 $t
    {standard input}:186    .text.XMC_GPIO_SetOutputLow:00000000 XMC_GPIO_SetOutputLow
    {standard input}:231    .text.Motor0_BLDC_SCALAR_CCU8_PWM_Start:00000000 $t
    {standard input}:237    .text.Motor0_BLDC_SCALAR_CCU8_PWM_Start:00000000 Motor0_BLDC_SCALAR_CCU8_PWM_Start
    {standard input}:262    .text.Motor0_BLDC_SCALAR_CCU8_PWM_Stop:00000000 $t
    {standard input}:268    .text.Motor0_BLDC_SCALAR_CCU8_PWM_Stop:00000000 Motor0_BLDC_SCALAR_CCU8_PWM_Stop
    {standard input}:292    .text.Motor0_BLDC_SCALAR_CCU8_EnableDeadTime:00000000 $t
    {standard input}:298    .text.Motor0_BLDC_SCALAR_CCU8_EnableDeadTime:00000000 Motor0_BLDC_SCALAR_CCU8_EnableDeadTime
    {standard input}:345    .text.Motor0_BLDC_SCALAR_CCU8_DisableDeadTime:00000000 $t
    {standard input}:351    .text.Motor0_BLDC_SCALAR_CCU8_DisableDeadTime:00000000 Motor0_BLDC_SCALAR_CCU8_DisableDeadTime
    {standard input}:400    .ram_code:00000000 $t
    {standard input}:407    .ram_code:00000000 Motor0_BLDC_SCALAR_PWM_BC_HsImmediateMod_SyncRect
    {standard input}:533    .ram_code:000000a4 $d
    {standard input}:538    .ram_code:000000ac $t
    {standard input}:545    .ram_code:000000ac Motor0_BLDC_SCALAR_PWM_BC_HsImmediateMod
    {standard input}:660    .ram_code:00000134 $d
    {standard input}:664    .ram_code:00000138 $t
    {standard input}:671    .ram_code:00000138 Motor0_BLDC_SCALAR_PWM_BC_LsImmediateMod
    {standard input}:786    .ram_code:000001c0 $d
    {standard input}:790    .ram_code:000001c4 $t
    {standard input}:797    .ram_code:000001c4 Motor0_BLDC_SCALAR_PWM_BC_HsShadowMod_SyncRect
    {standard input}:912    .ram_code:0000025c $d
    {standard input}:917    .ram_code:00000264 $t
    {standard input}:924    .ram_code:00000264 Motor0_BLDC_SCALAR_PWM_BC_HsShadowMod
    {standard input}:1029   .ram_code:000002e0 $d
    {standard input}:1033   .ram_code:000002e4 $t
    {standard input}:1040   .ram_code:000002e4 Motor0_BLDC_SCALAR_PWM_BC_LsShadowMod
    {standard input}:1170   .ram_code:00000384 $d
    {standard input}:1175   .text.Motor0_BLDC_SCALAR_PWM_BC_Init:00000000 $t
    {standard input}:1182   .text.Motor0_BLDC_SCALAR_PWM_BC_Init:00000000 Motor0_BLDC_SCALAR_PWM_BC_Init
    {standard input}:1217   .text.Motor0_BLDC_SCALAR_PWM_BC_Init:00000020 $d
    {standard input}:1223   .text.Motor0_BLDC_SCALAR_PWM_BC_Start:00000000 $t
    {standard input}:1230   .text.Motor0_BLDC_SCALAR_PWM_BC_Start:00000000 Motor0_BLDC_SCALAR_PWM_BC_Start
    {standard input}:1294   .text.Motor0_BLDC_SCALAR_PWM_BC_InverterEnable:00000000 Motor0_BLDC_SCALAR_PWM_BC_InverterEnable
    {standard input}:1255   .text.Motor0_BLDC_SCALAR_PWM_BC_Stop:00000000 $t
    {standard input}:1262   .text.Motor0_BLDC_SCALAR_PWM_BC_Stop:00000000 Motor0_BLDC_SCALAR_PWM_BC_Stop
    {standard input}:1349   .text.Motor0_BLDC_SCALAR_PWM_BC_InverterDisable:00000000 Motor0_BLDC_SCALAR_PWM_BC_InverterDisable
    {standard input}:1287   .text.Motor0_BLDC_SCALAR_PWM_BC_InverterEnable:00000000 $t
    {standard input}:1336   .text.Motor0_BLDC_SCALAR_PWM_BC_InverterEnable:00000028 $d
    {standard input}:1342   .text.Motor0_BLDC_SCALAR_PWM_BC_InverterDisable:00000000 $t
    {standard input}:1391   .text.Motor0_BLDC_SCALAR_PWM_BC_InverterDisable:00000028 $d

UNDEFINED SYMBOLS
Motor0_BLDC_SCALAR_PWM_BC
Motor0_BLDC_SCALAR_CCU8_PWM_Config
Motor0_BLDC_SCALAR_CCU8_PWM_Init
Motor0_BLDC_SCALAR_GPIO_PWM_Init
Motor0_BLDC_SCALAR_GPIO_Inverter_Init
