Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Tue Aug 14 12:51:57 2018
| Host         : apple running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file pwm_wrapper_control_sets_placed.rpt
| Design       : pwm_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   707 |
| Unused register locations in slices containing registers |  1724 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7802 |         1659 |
| No           | No                    | Yes                    |             129 |           40 |
| No           | Yes                   | No                     |            3424 |          967 |
| Yes          | No                    | No                     |           13987 |         3585 |
| Yes          | No                    | Yes                    |              82 |           17 |
| Yes          | Yes                   | No                     |            1908 |          521 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                            Enable Signal                                                                                                            |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                           | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                         | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                         | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                    |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/g_inst/inst/SLOT_6.inst_slot0/AXI4LITE.read_ptr[0]_i_1_n_0                                                                                                                                                      |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/g_inst/inst/SLOT_5.inst_slot0/AXI4_NO_ID.read_ptr[0]_i_1_n_0                                                                                                                                                    |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/g_inst/inst/SLOT_2.inst_slot0/AXI4_NO_ID.read_ptr[0]_i_1_n_0                                                                                                                                                    |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/g_inst/inst/SLOT_1.inst_slot0/AXI4LITE.read_ptr[0]_i_1_n_0                                                                                                                                                      |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/g_inst/inst/SLOT_3.inst_slot0/AXI4_NO_ID.read_ptr[0]_i_1_n_0                                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/g_inst/inst/SLOT_0.inst_slot0/AXI4LITE.read_ptr[0]_i_1_n_0                                                                                                                                                      |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/g_inst/inst/SLOT_4.inst_slot0/AXI4LITE.read_ptr[0]_i_1_n_0                                                                                                                                                      |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/align_len_reg[31][0]                                                                                                                       | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/fifo_wreq/align_len_reg[2][0]                                                                                                                                           |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/sel                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/align_len_reg[31][0]                                                                                                                               | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/fifo_resp/q[1]_i_1_n_0                                                                                                                                                     | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/rs_wreq/push                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                       | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                                                |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[34][0]                                                                                                                                                 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                                                |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                      | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                        |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                               |                                                                                                                                                                                                                                         |                2 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_0[0]                                                                                          |                                                                                                                                                                                                                                         |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              3 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              3 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                 |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                                  | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                        |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                 |                2 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                 |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                 |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                 |                2 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                 |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__161_n_0                                                                                                                                           |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                 |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/push                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__162_n_0                                                                                                                                  |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/waddr                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[3]_i_1_n_0                                                                                                                            |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_47_in                                                                                                                                            | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/sect_addr_buf_reg[1][0]                                                                                                                                |                2 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/align_len_reg[31][0]                                                                                                                               | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                2 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                 |                2 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                  | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                              | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                     |                2 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                             | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                     |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                                            | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                                                |                2 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                           |                                                                                                                                                                                                                                         |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                       | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/sect_addr_buf_reg[6][0]                                                                                                                        |                2 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                  |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                       | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                          |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_0                                                                                                                                           | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                        |                2 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/r_c_V_reg_1533_reg[17]                                                                                                                                                    | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                               | pwm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[3]_i_1_n_0                                                                                                                        |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[144].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[145].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[146].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/clear                                                                                                                                              |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/clear                                                                                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                3 |              5 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pop0                                                                                                                                       | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                        |                2 |              5 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_AXILiteS_s_axi_U/rdata[31]_i_2_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              5 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/pop0                                                                                                                                                     | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                        |                2 |              5 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_Val2_15_2_reg_1981_reg[14]                                                                                                                                              | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_c_V_reg_1474_reg[1]                                                                                                                                                         |                1 |              5 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/q_reg[0]_0                                                                                                                                         | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                2 |              5 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/ar_hs                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              5 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                 |                3 |              5 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/align_len_reg[31][0]                                                                                                                       | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                        |                1 |              5 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_AXILiteS_s_axi_U/aw_hs                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              5 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/r_c_V_reg_1533_reg[17]                                                                                                                                                    | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/y_c_V_reg_1539_reg[1]                                                                                                                                                         |                1 |              5 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/r_c_V_reg_1533_reg[17]                                                                                                                                                    | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/r_c_V_reg_1533_reg[1]                                                                                                                                                         |                2 |              5 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              5 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/ap_done                                                                                                                                                                                           | pwm_i/pwm_0/inst/out_p_V[5]_i_1_n_0                                                                                                                                                                                                     |                2 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                              | pwm_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                           |                1 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                       | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[0][0]                                                                                                                  |                2 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/aw_hs                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/rs_wreq/p_Val2_3_reg_1945_reg[14]                                                                                                                                                    | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/rs_wreq/p_Val2_3_reg_1945_reg[0][1]                                                                                                                                                      |                1 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                               | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                          |                3 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/push                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/ap_ready                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/ce5                                                                                                                                                                       | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_Val2_15_1_reg_1879_reg[0][1]                                                                                                                                                |                2 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/ce5                                                                                                                                                                       | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/tmp_61_reg_1568_reg[0]                                                                                                                                                        |                1 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                           |                2 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/fifo_resp_to_user/mul3_reg_1717_reg[0][0]                                                                                                                                            | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_Val2_15_4_reg_1935_reg[0][1]                                                                                                                                                |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/pop0                                                                                                                                                         | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                                                |                3 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.loop_cnt_reg[5][0]                                                                                                                            |                2 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_Val2_15_2_reg_1981_reg[14]                                                                                                                                              | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_Val2_15_2_reg_1981_reg[0][1]                                                                                                                                                |                1 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/r_c_V_reg_1533_reg[17]                                                                                                                                                    | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_Val2_15_5_reg_2017_reg[0][1]                                                                                                                                                |                2 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_Val2_15_3_reg_2007_reg[14]                                                                                                                                              | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_Val2_15_3_reg_2007_reg[0][1]                                                                                                                                                |                2 |              6 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/empty_n_i_1__1_n_0                                                                                                                                 | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                3 |              7 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                                                                                               | pwm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |                3 |              7 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                      | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                         |                2 |              7 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                           |                2 |              7 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                   | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                         |                2 |              7 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/waddr                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                                                                                | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/throttl_cnt_reg[0][0]                                                                                                                                               | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                        |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                                                                                              | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7]_0[0]                                                                                                                             | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[7][0]                                                                                                                                   |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                               |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                                                                                       | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                        |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                                                                         | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                        |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                                  | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/bus_equal_gen.len_cnt_reg[7][0]                                                                                                                              |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                              |                6 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                   | pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                            |                                                                                                                                                                                                                                         |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/fifo_resp_to_user/ap_block_pp0_stage0_11001                                                                                                                         | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                        |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                            |                                                                                                                                                                                                                                         |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/throttl_cnt_reg[7][0]                                                                                                                                                                | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                                                |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_51_in                                                                                                                                            | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.len_cnt_reg[0][0]                                                                                                                         |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_0                                                                                                                                                        | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                                                |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                   | pwm_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                             |                                                                                                                                                                                                                                         |                4 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/E[0]                                                                                                                                                                       | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                            |                                                                                                                                                                                                                                         |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                 |                                                                                                                                                                                                                                         |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                            |                                                                                                                                                                                                                                         |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_0                                                                                                                                                          | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                                                |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                   | pwm_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                2 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                   | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                   |                3 |              8 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block                                                                                                                                            | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[6]_i_1_n_0                                                                                                                                     |                3 |              9 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_Val2_15_4_reg_1935_reg[14]                                                                                                                                              | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_Val2_15_4_reg_1935_reg[0][0]                                                                                                                                                |                2 |             10 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                              |                3 |             10 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_Val2_15_2_reg_1981_reg[14]                                                                                                                                              | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_Val2_15_2_reg_1981_reg[0][0]                                                                                                                                                |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_Val2_15_1_reg_1879_reg[3]                                                                                                                                               | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_Val2_15_1_reg_1879_reg[0][0]                                                                                                                                                |                2 |             10 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/rs_wreq/p_Val2_3_reg_1945_reg[14]                                                                                                                                                    | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/rs_wreq/p_Val2_3_reg_1945_reg[0][0]                                                                                                                                                      |                2 |             10 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_Val2_15_3_reg_2007_reg[14]                                                                                                                                              | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_Val2_15_3_reg_2007_reg[0][0]                                                                                                                                                |                3 |             10 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/r_c_V_reg_1533_reg[17]                                                                                                                                                    | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_Val2_15_5_reg_2017_reg[0][0]                                                                                                                                                |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/sect_len_buf_reg[3]_0                                                                                                                                        | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                                                |                4 |             10 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                      |                2 |             10 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/sect_len_buf_reg[9]                                                                                                                                | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                3 |             10 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |                2 |             10 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[6]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             10 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             10 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                              | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                               |                2 |             11 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                              | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                               |                2 |             11 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |                3 |             12 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             13 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             14 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                          |                                                                                                                                                                                                                                         |                2 |             14 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                4 |             15 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/fifo_resp_to_user/ap_block_pp0_stage0_11001                                                                                                                                | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/fifo_resp_to_user/loop[1].remd_tmp_reg[2][2]                                                                                                                                   |                5 |             15 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/tmp_29_reg_1080[15]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/tmp_33_reg_1107[15]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                           |                                                                                                                                                                                                                                         |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/tmp_17_reg_964[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/int_max_duty_V[15]_i_1_n_0                                                                                                                                                                        | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/SR[0]                                                                                                                                                                                                 |                4 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/rdata[31]_i_2_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[15][0]                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/rdata[31]_i_2_n_0                                                                                                                                                                                 | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                                     |                5 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                         | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[16][0]                                                                                                                                 |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                      |                                                                                                                                                                                                                                         |                7 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/int_min_duty_V[15]_i_1_n_0                                                                                                                                                                        | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/SR[0]                                                                                                                                                                                                 |                4 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/int_period_V[15]_i_1_n_0                                                                                                                                                                          | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/SR[0]                                                                                                                                                                                                 |                4 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/E[0]                                                                                                                                                                                              | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/acc_V_reg[15][0]                                                                                                                                                                                      |                5 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/reg_173_reg[0][0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/fifo_resp_to_user/tmp_5_reg_487_reg[0][0]                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/tmp_13_reg_927[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[16][0]                                                                                                                   | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/E[0]                                                                                                                                               | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/bus_wide_gen.data_buf_reg[0][0]                                                                                                                        |                3 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/tmp_21_reg_1006[15]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/slaveRegDo_mux_3_reg[15]                                                                                                                |                9 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/tmp_25_reg_1043[15]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                             |                                                                                                                                                                                                                                         |                6 |             17 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                              |                                                                                                                                                                                                                                         |                6 |             17 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_AXILiteS_s_axi_U/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |             17 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/regs_in_V_load_3_reg_1512_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             17 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/neg_ti3_reg_1889_reg[15][0]                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             19 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/rs_wreq/neg_ti_reg_1976_reg[15][0]                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             19 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/neg_ti9_reg_1812_reg[15][0]                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             19 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/neg_ti4_reg_1930_reg[33][0]                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             19 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/neg_ti1_reg_1822_reg[15][0]                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             19 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                      | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                        |                5 |             20 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_47_in                                                                                                                                            | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                5 |             20 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/sect_cnt_reg[0][0]                                                                                                                                 | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                6 |             20 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/neg_ti2_reg_1747_reg[14][0]                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             20 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/fifo_wreq/sect_cnt_reg[0][0]                                                                                                                                                         | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                                                |                6 |             20 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/p_47_in                                                                                                                                                      | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                                                |                8 |             21 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                       | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                                                |                6 |             22 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/pwm_0/inst/pwm_ctrl_s_axi_U/SR[0]                                                                                                                                                                                                 |               11 |             24 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               14 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               14 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/fifo_resp_to_user/push                                                                                                                                                     | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                      | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                                                |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               13 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               15 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[0]_0[0]                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/parallel_dout_reg[0]_0[0]                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               12 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[144].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[145].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[146].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             25 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                             | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                8 |             26 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_AXILiteS_s_axi_U/rdata[31]_i_2_n_0                                                                                                                                                                         | pwm_i/mixer_0/inst/mixer_AXILiteS_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                             |                8 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                  |                6 |             27 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               11 |             27 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                  | pwm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                       |               17 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             31 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                       | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                        |               10 |             31 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/fifo_resp_to_user/last_4_reg[31][0]                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/p_32_in                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/rdata_reg[31]_i_4_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/fifo_resp_to_user/last_2_reg[31][0]                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/fifo_resp_to_user/last_3_reg[31][0]                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/fifo_resp_to_user/last_5_reg[31][0]                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/int_regs_in_4[31]_i_1_n_0                                                                                                                                                             | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                6 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/fifo_resp_to_user/regs_in_load_1_phi_reg_462_reg[0][0]                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/int_regs_in_5[31]_i_1_n_0                                                                                                                                                             | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                6 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/int_regs_in_3[31]_i_1_n_0                                                                                                                                                             | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                7 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/reg_231_reg[15]_i_4_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/int_regs_in_2[31]_i_1_n_0                                                                                                                                                             | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                5 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/E[0]                                                                                                                                                                                | pwm_i/rc_receiver_0/inst/rc_receiver_in_s_axi_U/acc_reg[0][0]                                                                                                                                                                           |                6 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/reg_173_reg[15]_i_5_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/rdata_reg[31]_i_4_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                               |                                                                                                                                                                                                                                         |                9 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                              | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/fifo_resp_to_user/write_val_2_4_write_s_reg_739_reg[0][0]                                                                                                               |               15 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/int_regs_in_1[31]_i_1_n_0                                                                                                                                                             | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                5 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/int_min_high[31]_i_1_n_0                                                                                                                                                              | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                9 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/int_max_high[31]_i_1_n_0                                                                                                                                                              | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                8 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ar_hs                                                                                                                                                                                 | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/rdata[31]_i_1_n_0                                                                                                                                                                         |               10 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                            |                                                                                                                                                                                                                                         |                7 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/p_0_in0                                                                                                                                                                               | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                8 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                               |                                                                                                                                                                                                                                         |                6 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                               |                                                                                                                                                                                                                                         |               11 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                            |                                                                                                                                                                                                                                         |                6 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                            |                                                                                                                                                                                                                                         |                6 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/fifo_resp_to_user/ap_block_pp0_stage0_11001                                                                                                                                | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/fifo_resp_to_user/loop[0].remd_tmp_reg[1][47]                                                                                                                                  |                9 |             32 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/neg_mul_reg_1940_reg[100][0]                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             33 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/neg_mul5_reg_1894_reg[68][0]                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             33 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/neg_mul3_reg_1832_reg[68][0]                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             33 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/rs_wreq/neg_mul2_reg_1737_reg[68][0]                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             33 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/neg_mul4_reg_1762_reg[68][0]                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             33 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/neg_mul1_reg_1767_reg[68][0]                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             33 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             33 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                          |                                                                                                                                                                                                                                         |                9 |             34 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/bus_equal_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                               | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                        |                9 |             34 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                                 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                                                |                9 |             34 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                          |                                                                                                                                                                                                                                         |                9 |             34 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                          |                                                                                                                                                                                                                                         |                9 |             34 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                          |                                                                                                                                                                                                                                         |               10 |             34 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/could_multi_bursts.next_loop                                                                                                                       | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |                9 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                          |                                                                                                                                                                                                                                         |                7 |             35 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                          |                                                                                                                                                                                                                                         |                6 |             35 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             35 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             35 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             35 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                          |                                                                                                                                                                                                                                         |                7 |             35 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             35 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                      | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                        |                9 |             36 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/next_wreq                                                                                                                                                    | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                                                |                9 |             36 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/fifo_wreq/next_wreq                                                                                                                                                 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                        |               10 |             39 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/fifo_resp_to_user/push                                                                                                                                              | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                        |                7 |             41 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/ps7_0_axi_periph/s03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |               11 |             44 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/ps7_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |               10 |             44 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/ps7_0_axi_periph/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |               10 |             44 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             47 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                          |                                                                                                                                                                                                                                         |                8 |             47 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/bus_wide_gen.fifo_burst/next_wreq                                                                                                                                          | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |               13 |             48 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |               13 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/E[0]                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               11 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             49 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/ap_CS_fsm_reg_n_0_[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             50 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/ap_CS_fsm_pp0_stage4                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               13 |             51 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/ap_CS_fsm_pp0_stage3                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             51 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                          |                                                                                                                                                                                                                                         |                8 |             51 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                               |                                                                                                                                                                                                                                         |                7 |             51 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                               |                                                                                                                                                                                                                                         |               10 |             51 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                            |                                                                                                                                                                                                                                         |                8 |             51 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/bin_s1_reg[0]_1[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |               19 |             52 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |               23 |             52 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/bin_s1_reg[0]_0[0]                                                                                                                                                        |                                                                                                                                                                                                                                         |               14 |             52 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/carry_s1_reg                                                                                                                                                              |                                                                                                                                                                                                                                         |               15 |             52 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/rs_wreq/carry_s1_reg[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |               16 |             52 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/bin_s1_reg[0][0]                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             52 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/rs_wreq/bin_s1_reg[0]_0[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |               15 |             52 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                        |               20 |             56 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                         |               14 |             59 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i    |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               17 |             61 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/fifo_resp_to_user/p_Val2_1_reg_472_reg[0][0]                                                                                                                               |                                                                                                                                                                                                                                         |               16 |             64 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/q_tmp_reg[0]_0                                                                                                                                                                |               27 |             65 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/ap_CS_fsm_pp0_stage2                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               17 |             68 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/ap_CS_fsm_pp0_stage5                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             69 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/fifo_resp_to_user/ap_block_pp0_stage0_11001                                                                                                                                | pwm_i/normalizer_0/inst/normalizer_in_s_axi_U/ap_rst_n_inv                                                                                                                                                                              |               11 |             80 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                         |               25 |            103 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/pwm_0/inst/ap_CS_fsm_pp0_stage1                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               27 |            119 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shadow_reg[15]_0                                                                                                                                     |               79 |            162 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/r_c_V_reg_1533_reg[17]                                                                                                                                                    |                                                                                                                                                                                                                                         |               43 |            164 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_Val2_15_3_reg_2007_reg[14]                                                                                                                                              |                                                                                                                                                                                                                                         |               41 |            175 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |               26 |            185 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/fifo_resp_to_user/mul3_reg_1717_reg[0][0]                                                                                                                                            |                                                                                                                                                                                                                                         |               59 |            241 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/p_Val2_15_2_reg_1981_reg[14]                                                                                                                                              |                                                                                                                                                                                                                                         |               68 |            257 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/ce5                                                                                                                                                                       |                                                                                                                                                                                                                                         |               71 |            268 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/rc_receiver_0/inst/rc_receiver_norm_out_m_axi_U/bus_write/fifo_resp_to_user/ap_block_pp0_stage0_11001                                                                                                                         |                                                                                                                                                                                                                                         |               66 |            270 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/rs_wreq/p_Val2_3_reg_1945_reg[14]                                                                                                                                                    |                                                                                                                                                                                                                                         |               70 |            274 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                |              166 |            350 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                                                                                                                             |              116 |            604 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/mixer_0/inst/mixer_m_V_m_axi_U/bus_write/buff_wdata/grp_fu_545_ce                                                                                                                                                             |                                                                                                                                                                                                                                         |              198 |            912 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | pwm_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                              |              235 |           1042 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 | pwm_i/normalizer_0/inst/normalizer_m_V_m_axi_U/bus_write/fifo_resp_to_user/ap_block_pp0_stage0_11001                                                                                                                                |                                                                                                                                                                                                                                         |             1636 |           6014 |
|  pwm_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |             1779 |           8803 |
+--------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    20 |
| 2      |                    29 |
| 3      |                    10 |
| 4      |                   199 |
| 5      |                    13 |
| 6      |                    19 |
| 7      |                     7 |
| 8      |                    40 |
| 9      |                     1 |
| 10     |                    15 |
| 11     |                     2 |
| 12     |                     3 |
| 13     |                     1 |
| 14     |                     2 |
| 15     |                     2 |
| 16+    |                   344 |
+--------+-----------------------+


