{
  "module_name": "gcc-sdx75.c",
  "hash_id": "b7841f6da5845da9fab1d8cca3ee475fec640718dafe7d5ba3942e8a33e013a2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-sdx75.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,sdx75-gcc.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"clk-regmap-mux.h\"\n#include \"clk-regmap-phy-mux.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\nenum {\n\tDT_BI_TCXO,\n\tDT_SLEEP_CLK,\n\tDT_EMAC0_SGMIIPHY_MAC_RCLK,\n\tDT_EMAC0_SGMIIPHY_MAC_TCLK,\n\tDT_EMAC0_SGMIIPHY_RCLK,\n\tDT_EMAC0_SGMIIPHY_TCLK,\n\tDT_EMAC1_SGMIIPHY_MAC_RCLK,\n\tDT_EMAC1_SGMIIPHY_MAC_TCLK,\n\tDT_EMAC1_SGMIIPHY_RCLK,\n\tDT_EMAC1_SGMIIPHY_TCLK,\n\tDT_PCIE20_PHY_AUX_CLK,\n\tDT_PCIE_1_PIPE_CLK,\n\tDT_PCIE_2_PIPE_CLK,\n\tDT_PCIE_PIPE_CLK,\n\tDT_USB3_PHY_WRAPPER_GCC_USB30_PIPE_CLK,\n};\n\nenum {\n\tP_BI_TCXO,\n\tP_EMAC0_SGMIIPHY_MAC_RCLK,\n\tP_EMAC0_SGMIIPHY_MAC_TCLK,\n\tP_EMAC0_SGMIIPHY_RCLK,\n\tP_EMAC0_SGMIIPHY_TCLK,\n\tP_EMAC1_SGMIIPHY_MAC_RCLK,\n\tP_EMAC1_SGMIIPHY_MAC_TCLK,\n\tP_EMAC1_SGMIIPHY_RCLK,\n\tP_EMAC1_SGMIIPHY_TCLK,\n\tP_GPLL0_OUT_EVEN,\n\tP_GPLL0_OUT_MAIN,\n\tP_GPLL4_OUT_MAIN,\n\tP_GPLL5_OUT_MAIN,\n\tP_GPLL6_OUT_MAIN,\n\tP_GPLL8_OUT_MAIN,\n\tP_PCIE20_PHY_AUX_CLK,\n\tP_PCIE_1_PIPE_CLK,\n\tP_PCIE_2_PIPE_CLK,\n\tP_PCIE_PIPE_CLK,\n\tP_SLEEP_CLK,\n\tP_USB3_PHY_WRAPPER_GCC_USB30_PIPE_CLK,\n};\n\nstatic struct clk_alpha_pll gpll0 = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_OLE],\n\t.clkr = {\n\t\t.enable_reg = 0x7d000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gpll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_ole_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_gpll0_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv gpll0_out_even = {\n\t.offset = 0x0,\n\t.post_div_shift = 10,\n\t.post_div_table = post_div_table_gpll0_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_gpll0_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_OLE],\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gpll0_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gpll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_ole_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gpll4 = {\n\t.offset = 0x4000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_OLE],\n\t.clkr = {\n\t\t.enable_reg = 0x7d000,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gpll4\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_ole_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gpll5 = {\n\t.offset = 0x5000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_OLE],\n\t.clkr = {\n\t\t.enable_reg = 0x7d000,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gpll5\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_ole_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gpll6 = {\n\t.offset = 0x6000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_OLE],\n\t.clkr = {\n\t\t.enable_reg = 0x7d000,\n\t\t.enable_mask = BIT(6),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gpll6\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_ole_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gpll8 = {\n\t.offset = 0x8000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_OLE],\n\t.clkr = {\n\t\t.enable_reg = 0x7d000,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gpll8\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_BI_TCXO,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_ole_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map gcc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_0[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_GPLL4_OUT_MAIN, 2 },\n\t{ P_GPLL5_OUT_MAIN, 5 },\n\t{ P_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_1[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll4.clkr.hw },\n\t{ .hw = &gpll5.clkr.hw },\n\t{ .hw = &gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_SLEEP_CLK, 5 },\n\t{ P_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_2[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .index = DT_SLEEP_CLK },\n\t{ .hw = &gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_3[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_SLEEP_CLK, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_3[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .index = DT_SLEEP_CLK },\n};\n\nstatic const struct parent_map gcc_parent_map_4[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_SLEEP_CLK, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_4[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .index = DT_SLEEP_CLK },\n};\n\nstatic const struct parent_map gcc_parent_map_5[] = {\n\t{ P_EMAC0_SGMIIPHY_RCLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_5[] = {\n\t{ .index = DT_EMAC0_SGMIIPHY_RCLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_6[] = {\n\t{ P_EMAC0_SGMIIPHY_TCLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_6[] = {\n\t{ .index = DT_EMAC0_SGMIIPHY_TCLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_7[] = {\n\t{ P_EMAC0_SGMIIPHY_MAC_RCLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_7[] = {\n\t{ .index = DT_EMAC0_SGMIIPHY_MAC_RCLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_8[] = {\n\t{ P_EMAC0_SGMIIPHY_MAC_TCLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_8[] = {\n\t{ .index = DT_EMAC0_SGMIIPHY_MAC_TCLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_9[] = {\n\t{ P_EMAC1_SGMIIPHY_RCLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_9[] = {\n\t{ .index = DT_EMAC1_SGMIIPHY_RCLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_10[] = {\n\t{ P_EMAC1_SGMIIPHY_TCLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_10[] = {\n\t{ .index = DT_EMAC1_SGMIIPHY_TCLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_11[] = {\n\t{ P_EMAC1_SGMIIPHY_MAC_RCLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_11[] = {\n\t{ .index = DT_EMAC1_SGMIIPHY_MAC_RCLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_12[] = {\n\t{ P_EMAC1_SGMIIPHY_MAC_TCLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_12[] = {\n\t{ .index = DT_EMAC1_SGMIIPHY_MAC_TCLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_15[] = {\n\t{ P_PCIE20_PHY_AUX_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_15[] = {\n\t{ .index = DT_PCIE20_PHY_AUX_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic const struct parent_map gcc_parent_map_17[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_GPLL6_OUT_MAIN, 2 },\n\t{ P_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_17[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll6.clkr.hw },\n\t{ .hw = &gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_18[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GPLL0_OUT_MAIN, 1 },\n\t{ P_GPLL8_OUT_MAIN, 2 },\n\t{ P_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_18[] = {\n\t{ .index = DT_BI_TCXO },\n\t{ .hw = &gpll0.clkr.hw },\n\t{ .hw = &gpll8.clkr.hw },\n\t{ .hw = &gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_19[] = {\n\t{ P_USB3_PHY_WRAPPER_GCC_USB30_PIPE_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_19[] = {\n\t{ .index = DT_USB3_PHY_WRAPPER_GCC_USB30_PIPE_CLK },\n\t{ .index = DT_BI_TCXO },\n};\n\nstatic struct clk_regmap_mux gcc_emac0_cc_sgmiiphy_rx_clk_src = {\n\t.reg = 0x71060,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_5,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac0_cc_sgmiiphy_rx_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_5,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_5),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_emac0_cc_sgmiiphy_tx_clk_src = {\n\t.reg = 0x71058,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_6,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac0_cc_sgmiiphy_tx_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_6,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_6),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_emac0_sgmiiphy_mac_rclk_src = {\n\t.reg = 0x71098,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_7,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac0_sgmiiphy_mac_rclk_src\",\n\t\t\t.parent_data = gcc_parent_data_7,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_7),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_emac0_sgmiiphy_mac_tclk_src = {\n\t.reg = 0x71094,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_8,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac0_sgmiiphy_mac_tclk_src\",\n\t\t\t.parent_data = gcc_parent_data_8,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_8),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_emac1_cc_sgmiiphy_rx_clk_src = {\n\t.reg = 0x72060,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_9,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac1_cc_sgmiiphy_rx_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_9,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_9),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_emac1_cc_sgmiiphy_tx_clk_src = {\n\t.reg = 0x72058,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_10,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac1_cc_sgmiiphy_tx_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_10,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_10),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_emac1_sgmiiphy_mac_rclk_src = {\n\t.reg = 0x72098,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_11,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac1_sgmiiphy_mac_rclk_src\",\n\t\t\t.parent_data = gcc_parent_data_11,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_11),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_emac1_sgmiiphy_mac_tclk_src = {\n\t.reg = 0x72094,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_12,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac1_sgmiiphy_mac_tclk_src\",\n\t\t\t.parent_data = gcc_parent_data_12,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_12),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_phy_mux gcc_pcie_1_pipe_clk_src = {\n\t.reg = 0x67084,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_1_pipe_clk_src\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_PCIE_1_PIPE_CLK,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_phy_mux_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_phy_mux gcc_pcie_2_pipe_clk_src = {\n\t.reg = 0x68050,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2_pipe_clk_src\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_PCIE_2_PIPE_CLK,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_phy_mux_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_pcie_aux_clk_src = {\n\t.reg = 0x53074,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_15,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_aux_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_15,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_15),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_phy_mux gcc_pcie_pipe_clk_src = {\n\t.reg = 0x53058,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_pipe_clk_src\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_PCIE_PIPE_CLK,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_phy_mux_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb3_phy_pipe_clk_src = {\n\t.reg = 0x27070,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_19,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_phy_pipe_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_19,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_19),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_eee_emac0_clk_src[] = {\n\tF(100000000, P_GPLL0_OUT_EVEN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_eee_emac0_clk_src = {\n\t.cmd_rcgr = 0x710b0,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_eee_emac0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_eee_emac0_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_eee_emac1_clk_src = {\n\t.cmd_rcgr = 0x720b0,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_eee_emac0_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_eee_emac1_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_emac0_phy_aux_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_emac0_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x7102c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_4,\n\t.freq_tbl = ftbl_gcc_emac0_phy_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_emac0_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_4),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_emac0_ptp_clk_src[] = {\n\tF(75000000, P_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(125000000, P_GPLL4_OUT_MAIN, 4, 0, 0),\n\tF(230400000, P_GPLL5_OUT_MAIN, 3.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_emac0_ptp_clk_src = {\n\t.cmd_rcgr = 0x7107c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_emac0_ptp_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_emac0_ptp_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_emac0_rgmii_clk_src[] = {\n\tF(5000000, P_GPLL0_OUT_EVEN, 10, 1, 6),\n\tF(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(125000000, P_GPLL4_OUT_MAIN, 4, 0, 0),\n\tF(250000000, P_GPLL4_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_emac0_rgmii_clk_src = {\n\t.cmd_rcgr = 0x71064,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_emac0_rgmii_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_emac0_rgmii_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_emac1_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x7202c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_4,\n\t.freq_tbl = ftbl_gcc_emac0_phy_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_emac1_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_4),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_emac1_ptp_clk_src = {\n\t.cmd_rcgr = 0x7207c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_emac0_ptp_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_emac1_ptp_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_emac1_rgmii_clk_src = {\n\t.cmd_rcgr = 0x72064,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_emac0_rgmii_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_emac1_rgmii_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_gp1_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_gp1_clk_src = {\n\t.cmd_rcgr = 0x47004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_gp1_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp2_clk_src = {\n\t.cmd_rcgr = 0x48004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_gp2_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp3_clk_src = {\n\t.cmd_rcgr = 0x49004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_gp3_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_1_aux_phy_clk_src = {\n\t.cmd_rcgr = 0x67044,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_emac0_phy_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_1_aux_phy_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pcie_1_phy_rchng_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(100000000, P_GPLL0_OUT_EVEN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pcie_1_phy_rchng_clk_src = {\n\t.cmd_rcgr = 0x6706c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_pcie_1_phy_rchng_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_1_phy_rchng_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_2_aux_phy_clk_src = {\n\t.cmd_rcgr = 0x68064,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_emac0_phy_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_2_aux_phy_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_2_phy_rchng_clk_src = {\n\t.cmd_rcgr = 0x68038,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_pcie_1_phy_rchng_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_2_phy_rchng_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_aux_phy_clk_src = {\n\t.cmd_rcgr = 0x5305c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_emac0_phy_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_aux_phy_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_pcie_rchng_phy_clk_src = {\n\t.cmd_rcgr = 0x53078,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_pcie_1_phy_rchng_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_rchng_phy_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pdm2_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(60000000, P_GPLL0_OUT_MAIN, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pdm2_clk_src = {\n\t.cmd_rcgr = 0x34010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pdm2_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pdm2_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_qupv3_wrap0_s0_clk_src[] = {\n\tF(7372800, P_GPLL0_OUT_EVEN, 1, 384, 15625),\n\tF(14745600, P_GPLL0_OUT_EVEN, 1, 768, 15625),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(29491200, P_GPLL0_OUT_EVEN, 1, 1536, 15625),\n\tF(32000000, P_GPLL0_OUT_EVEN, 1, 8, 75),\n\tF(48000000, P_GPLL0_OUT_EVEN, 1, 4, 25),\n\tF(64000000, P_GPLL0_OUT_EVEN, 1, 16, 75),\n\tF(75000000, P_GPLL0_OUT_EVEN, 4, 0, 0),\n\tF(80000000, P_GPLL0_OUT_EVEN, 1, 4, 15),\n\tF(96000000, P_GPLL0_OUT_EVEN, 1, 8, 25),\n\tF(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s0_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s0_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s0_clk_src = {\n\t.cmd_rcgr = 0x6c010,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s0_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s1_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s1_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s1_clk_src = {\n\t.cmd_rcgr = 0x6c148,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s1_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s2_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s2_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s2_clk_src = {\n\t.cmd_rcgr = 0x6c280,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s2_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s3_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s3_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s3_clk_src = {\n\t.cmd_rcgr = 0x6c3b8,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s3_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s4_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s4_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s4_clk_src = {\n\t.cmd_rcgr = 0x6c4f0,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s4_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s5_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s5_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s5_clk_src = {\n\t.cmd_rcgr = 0x6c628,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s5_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s6_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s6_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s6_clk_src = {\n\t.cmd_rcgr = 0x6c760,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s6_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s7_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s7_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s7_clk_src = {\n\t.cmd_rcgr = 0x6c898,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s7_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s8_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s8_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s8_clk_src = {\n\t.cmd_rcgr = 0x6c9d0,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s8_clk_src_init,\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc1_apps_clk_src[] = {\n\tF(144000, P_BI_TCXO, 16, 3, 25),\n\tF(400000, P_BI_TCXO, 12, 1, 4),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(20000000, P_GPLL0_OUT_EVEN, 5, 1, 3),\n\tF(25000000, P_GPLL0_OUT_EVEN, 12, 0, 0),\n\tF(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(100000000, P_GPLL0_OUT_EVEN, 3, 0, 0),\n\tF(192000000, P_GPLL6_OUT_MAIN, 2, 0, 0),\n\tF(384000000, P_GPLL6_OUT_MAIN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_sdcc1_apps_clk_src = {\n\t.cmd_rcgr = 0x6b014,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_17,\n\t.freq_tbl = ftbl_gcc_sdcc1_apps_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_sdcc1_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_17,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_17),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc2_apps_clk_src[] = {\n\tF(400000, P_BI_TCXO, 12, 1, 4),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(25000000, P_GPLL0_OUT_EVEN, 12, 0, 0),\n\tF(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),\n\tF(100000000, P_GPLL0_OUT_EVEN, 3, 0, 0),\n\tF(202000000, P_GPLL8_OUT_MAIN, 4, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_sdcc2_apps_clk_src = {\n\t.cmd_rcgr = 0x6a018,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_18,\n\t.freq_tbl = ftbl_gcc_sdcc2_apps_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_sdcc2_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_18,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_18),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb30_master_clk_src[] = {\n\tF(200000000, P_GPLL0_OUT_EVEN, 1.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_usb30_master_clk_src = {\n\t.cmd_rcgr = 0x27034,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_usb30_master_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb30_master_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb30_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x2704c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_emac0_phy_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb30_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb3_phy_aux_clk_src[] = {\n\tF(1000000, P_BI_TCXO, 1, 5, 96),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_usb3_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x27074,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_usb3_phy_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb3_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_pcie_1_pipe_div2_clk_src = {\n\t.reg = 0x67088,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_1_pipe_div2_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gcc_pcie_1_pipe_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_pcie_2_pipe_div2_clk_src = {\n\t.reg = 0x68088,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_2_pipe_div2_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gcc_pcie_2_pipe_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_usb30_mock_utmi_postdiv_clk_src = {\n\t.reg = 0x27064,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb30_mock_utmi_postdiv_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gcc_usb30_mock_utmi_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_boot_rom_ahb_clk = {\n\t.halt_reg = 0x37004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x37004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7d008,\n\t\t.enable_mask = BIT(26),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_boot_rom_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_eee_emac0_clk = {\n\t.halt_reg = 0x710ac,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x710ac,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_eee_emac0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_eee_emac0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_eee_emac1_clk = {\n\t.halt_reg = 0x720ac,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x720ac,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_eee_emac1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_eee_emac1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac0_axi_clk = {\n\t.halt_reg = 0x71018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x71018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x71018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac0_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac0_cc_sgmiiphy_rx_clk = {\n\t.halt_reg = 0x7105c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x7105c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac0_cc_sgmiiphy_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_emac0_cc_sgmiiphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac0_cc_sgmiiphy_tx_clk = {\n\t.halt_reg = 0x71054,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x71054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac0_cc_sgmiiphy_tx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_emac0_cc_sgmiiphy_tx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac0_phy_aux_clk = {\n\t.halt_reg = 0x71028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x71028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac0_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_emac0_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac0_ptp_clk = {\n\t.halt_reg = 0x71044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x71044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac0_ptp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_emac0_ptp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac0_rgmii_clk = {\n\t.halt_reg = 0x71050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x71050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac0_rgmii_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_emac0_rgmii_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac0_rpcs_rx_clk = {\n\t.halt_reg = 0x710a0,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x710a0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac0_rpcs_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_emac0_sgmiiphy_mac_rclk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac0_rpcs_tx_clk = {\n\t.halt_reg = 0x7109c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x7109c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac0_rpcs_tx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_emac0_sgmiiphy_mac_tclk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac0_slv_ahb_clk = {\n\t.halt_reg = 0x71024,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x71024,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x71024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac0_slv_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac0_xgxs_rx_clk = {\n\t.halt_reg = 0x710a8,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x710a8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac0_xgxs_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_emac0_sgmiiphy_mac_rclk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac0_xgxs_tx_clk = {\n\t.halt_reg = 0x710a4,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x710a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac0_xgxs_tx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_emac0_sgmiiphy_mac_tclk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac1_axi_clk = {\n\t.halt_reg = 0x72018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x72018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x72018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac1_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac1_cc_sgmiiphy_rx_clk = {\n\t.halt_reg = 0x7205c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x7205c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac1_cc_sgmiiphy_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_emac1_cc_sgmiiphy_rx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac1_cc_sgmiiphy_tx_clk = {\n\t.halt_reg = 0x72054,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x72054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac1_cc_sgmiiphy_tx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_emac1_cc_sgmiiphy_tx_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac1_phy_aux_clk = {\n\t.halt_reg = 0x72028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x72028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac1_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_emac1_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac1_ptp_clk = {\n\t.halt_reg = 0x72044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x72044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac1_ptp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_emac1_ptp_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac1_rgmii_clk = {\n\t.halt_reg = 0x72050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x72050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac1_rgmii_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_emac1_rgmii_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac1_rpcs_rx_clk = {\n\t.halt_reg = 0x720a0,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x720a0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac1_rpcs_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_emac1_sgmiiphy_mac_rclk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac1_rpcs_tx_clk = {\n\t.halt_reg = 0x7209c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x7209c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac1_rpcs_tx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_emac1_sgmiiphy_mac_tclk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac1_slv_ahb_clk = {\n\t.halt_reg = 0x72024,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x72024,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x72024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac1_slv_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac1_xgxs_rx_clk = {\n\t.halt_reg = 0x720a8,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x720a8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac1_xgxs_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_emac1_sgmiiphy_mac_rclk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac1_xgxs_tx_clk = {\n\t.halt_reg = 0x720a4,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x720a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac1_xgxs_tx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_emac1_sgmiiphy_mac_tclk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac_0_clkref_en = {\n\t.halt_reg = 0x98108,\n\t.halt_check = BRANCH_HALT_ENABLE,\n\t.clkr = {\n\t\t.enable_reg = 0x98108,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac_0_clkref_en\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_emac_1_clkref_en = {\n\t.halt_reg = 0x9810c,\n\t.halt_check = BRANCH_HALT_ENABLE,\n\t.clkr = {\n\t\t.enable_reg = 0x9810c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_emac_1_clkref_en\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x47000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x47000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_gp1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x48000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x48000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_gp2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0x49000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x49000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_gp3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_clkref_en = {\n\t.halt_reg = 0x98004,\n\t.halt_check = BRANCH_HALT_ENABLE,\n\t.clkr = {\n\t\t.enable_reg = 0x98004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_0_clkref_en\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_aux_clk = {\n\t.halt_reg = 0x67038,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(22),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_1_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_1_aux_phy_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_cfg_ahb_clk = {\n\t.halt_reg = 0x67034,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x67034,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(21),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_1_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_clkref_en = {\n\t.halt_reg = 0x98114,\n\t.halt_check = BRANCH_HALT_ENABLE,\n\t.clkr = {\n\t\t.enable_reg = 0x98114,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_1_clkref_en\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_mstr_axi_clk = {\n\t.halt_reg = 0x67028,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(20),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_1_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_phy_rchng_clk = {\n\t.halt_reg = 0x67068,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(24),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_1_phy_rchng_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_1_phy_rchng_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_pipe_clk = {\n\t.halt_reg = 0x6705c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(23),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_1_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_1_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_pipe_div2_clk = {\n\t.halt_reg = 0x6708c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x7d020,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_1_pipe_div2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_1_pipe_div2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_slv_axi_clk = {\n\t.halt_reg = 0x6701c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(19),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_1_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_1_slv_q2a_axi_clk = {\n\t.halt_reg = 0x67018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(18),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_1_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_aux_clk = {\n\t.halt_reg = 0x68058,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(29),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_2_aux_phy_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_cfg_ahb_clk = {\n\t.halt_reg = 0x68034,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x68034,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(28),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_clkref_en = {\n\t.halt_reg = 0x98110,\n\t.halt_check = BRANCH_HALT_ENABLE,\n\t.clkr = {\n\t\t.enable_reg = 0x98110,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2_clkref_en\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_mstr_axi_clk = {\n\t.halt_reg = 0x68028,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d008,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_phy_rchng_clk = {\n\t.halt_reg = 0x68098,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(31),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2_phy_rchng_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_2_phy_rchng_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_pipe_clk = {\n\t.halt_reg = 0x6807c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(30),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_2_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_pipe_div2_clk = {\n\t.halt_reg = 0x6808c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x7d020,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2_pipe_div2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_2_pipe_div2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_slv_axi_clk = {\n\t.halt_reg = 0x6801c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(26),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_2_slv_q2a_axi_clk = {\n\t.halt_reg = 0x68018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(25),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_2_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_aux_clk = {\n\t.halt_reg = 0x5303c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.hwcg_reg = 0x5303c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_cfg_ahb_clk = {\n\t.halt_reg = 0x53034,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x53034,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_mstr_axi_clk = {\n\t.halt_reg = 0x53028,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x53028,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_pipe_clk = {\n\t.halt_reg = 0x5304c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.hwcg_reg = 0x5304c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(17),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_rchng_phy_clk = {\n\t.halt_reg = 0x53038,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x53038,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_rchng_phy_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_rchng_phy_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_sleep_clk = {\n\t.halt_reg = 0x53048,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x53048,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_sleep_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_aux_phy_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_slv_axi_clk = {\n\t.halt_reg = 0x5301c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_slv_q2a_axi_clk = {\n\t.halt_reg = 0x53018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x53018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7d010,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm2_clk = {\n\t.halt_reg = 0x3400c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3400c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pdm2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pdm2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_ahb_clk = {\n\t.halt_reg = 0x34004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x34004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pdm_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_xo4_clk = {\n\t.halt_reg = 0x34008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x34008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pdm_xo4_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_core_2x_clk = {\n\t.halt_reg = 0x2d018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d008,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_core_2x_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_core_clk = {\n\t.halt_reg = 0x2d008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d008,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s0_clk = {\n\t.halt_reg = 0x6c004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d008,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap0_s0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s1_clk = {\n\t.halt_reg = 0x6c13c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d008,\n\t\t.enable_mask = BIT(17),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap0_s1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s2_clk = {\n\t.halt_reg = 0x6c274,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d008,\n\t\t.enable_mask = BIT(18),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap0_s2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s3_clk = {\n\t.halt_reg = 0x6c3ac,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d008,\n\t\t.enable_mask = BIT(19),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap0_s3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s4_clk = {\n\t.halt_reg = 0x6c4e4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d008,\n\t\t.enable_mask = BIT(20),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap0_s4_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s5_clk = {\n\t.halt_reg = 0x6c61c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d008,\n\t\t.enable_mask = BIT(21),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap0_s5_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s6_clk = {\n\t.halt_reg = 0x6c754,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d008,\n\t\t.enable_mask = BIT(22),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s6_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap0_s6_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s7_clk = {\n\t.halt_reg = 0x6c88c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d008,\n\t\t.enable_mask = BIT(23),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s7_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap0_s7_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s8_clk = {\n\t.halt_reg = 0x6c9c4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x7d020,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s8_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap0_s8_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_0_m_ahb_clk = {\n\t.halt_reg = 0x2d000,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x2d000,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7d008,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap_0_m_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_0_s_ahb_clk = {\n\t.halt_reg = 0x2d004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x2d004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x7d008,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap_0_s_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_ahb_clk = {\n\t.halt_reg = 0x6b004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6b004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_sdcc1_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc1_apps_clk = {\n\t.halt_reg = 0x6b008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6b008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_sdcc1_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_sdcc1_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_ahb_clk = {\n\t.halt_reg = 0x6a010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6a010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_sdcc2_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc2_apps_clk = {\n\t.halt_reg = 0x6a004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_sdcc2_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_sdcc2_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb2_clkref_en = {\n\t.halt_reg = 0x98008,\n\t.halt_check = BRANCH_HALT_ENABLE,\n\t.clkr = {\n\t\t.enable_reg = 0x98008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb2_clkref_en\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_master_clk = {\n\t.halt_reg = 0x27018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x27018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb30_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb30_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_mock_utmi_clk = {\n\t.halt_reg = 0x27030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x27030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb30_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb30_mock_utmi_postdiv_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_mstr_axi_clk = {\n\t.halt_reg = 0x27024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x27024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb30_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_sleep_clk = {\n\t.halt_reg = 0x2702c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x2702c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb30_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_slv_ahb_clk = {\n\t.halt_reg = 0x27028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x27028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb30_slv_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_phy_aux_clk = {\n\t.halt_reg = 0x27068,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x27068,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb3_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_phy_pipe_clk = {\n\t.halt_reg = 0x2706c,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.hwcg_reg = 0x2706c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x2706c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_phy_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb3_phy_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_clkref_en = {\n\t.halt_reg = 0x98000,\n\t.halt_check = BRANCH_HALT_ENABLE,\n\t.clkr = {\n\t\t.enable_reg = 0x98000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_prim_clkref_en\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb_phy_cfg_ahb2phy_clk = {\n\t.halt_reg = 0x29004,\n\t.halt_check = BRANCH_HALT,\n\t.hwcg_reg = 0x29004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x29004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb_phy_cfg_ahb2phy_clk\",\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc gcc_emac0_gdsc = {\n\t.gdscr = 0x71004,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0xf,\n\t.pd = {\n\t\t.name = \"gcc_emac0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc gcc_emac1_gdsc = {\n\t.gdscr = 0x72004,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0xf,\n\t.pd = {\n\t\t.name = \"gcc_emac1_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc gcc_pcie_1_gdsc = {\n\t.gdscr = 0x67004,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0xf,\n\t.pd = {\n\t\t.name = \"gcc_pcie_1_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc gcc_pcie_1_phy_gdsc = {\n\t.gdscr = 0x56004,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0x2,\n\t.pd = {\n\t\t.name = \"gcc_pcie_1_phy_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc gcc_pcie_2_gdsc = {\n\t.gdscr = 0x68004,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0xf,\n\t.pd = {\n\t\t.name = \"gcc_pcie_2_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc gcc_pcie_2_phy_gdsc = {\n\t.gdscr = 0x6e004,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0x2,\n\t.pd = {\n\t\t.name = \"gcc_pcie_2_phy_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc gcc_pcie_gdsc = {\n\t.gdscr = 0x53004,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0xf,\n\t.pd = {\n\t\t.name = \"gcc_pcie_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc gcc_pcie_phy_gdsc = {\n\t.gdscr = 0x54004,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0x2,\n\t.pd = {\n\t\t.name = \"gcc_pcie_phy_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc gcc_usb30_gdsc = {\n\t.gdscr = 0x27004,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0xf,\n\t.pd = {\n\t\t.name = \"gcc_usb30_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct gdsc gcc_usb3_phy_gdsc = {\n\t.gdscr = 0x28008,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0x2,\n\t.pd = {\n\t\t.name = \"gcc_usb3_phy_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n\t.flags = RETAIN_FF_ENABLE,\n};\n\nstatic struct clk_regmap *gcc_sdx75_clocks[] = {\n\t[GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,\n\t[GCC_EEE_EMAC0_CLK] = &gcc_eee_emac0_clk.clkr,\n\t[GCC_EEE_EMAC0_CLK_SRC] = &gcc_eee_emac0_clk_src.clkr,\n\t[GCC_EEE_EMAC1_CLK] = &gcc_eee_emac1_clk.clkr,\n\t[GCC_EEE_EMAC1_CLK_SRC] = &gcc_eee_emac1_clk_src.clkr,\n\t[GCC_EMAC0_AXI_CLK] = &gcc_emac0_axi_clk.clkr,\n\t[GCC_EMAC0_CC_SGMIIPHY_RX_CLK] = &gcc_emac0_cc_sgmiiphy_rx_clk.clkr,\n\t[GCC_EMAC0_CC_SGMIIPHY_RX_CLK_SRC] = &gcc_emac0_cc_sgmiiphy_rx_clk_src.clkr,\n\t[GCC_EMAC0_CC_SGMIIPHY_TX_CLK] = &gcc_emac0_cc_sgmiiphy_tx_clk.clkr,\n\t[GCC_EMAC0_CC_SGMIIPHY_TX_CLK_SRC] = &gcc_emac0_cc_sgmiiphy_tx_clk_src.clkr,\n\t[GCC_EMAC0_PHY_AUX_CLK] = &gcc_emac0_phy_aux_clk.clkr,\n\t[GCC_EMAC0_PHY_AUX_CLK_SRC] = &gcc_emac0_phy_aux_clk_src.clkr,\n\t[GCC_EMAC0_PTP_CLK] = &gcc_emac0_ptp_clk.clkr,\n\t[GCC_EMAC0_PTP_CLK_SRC] = &gcc_emac0_ptp_clk_src.clkr,\n\t[GCC_EMAC0_RGMII_CLK] = &gcc_emac0_rgmii_clk.clkr,\n\t[GCC_EMAC0_RGMII_CLK_SRC] = &gcc_emac0_rgmii_clk_src.clkr,\n\t[GCC_EMAC0_RPCS_RX_CLK] = &gcc_emac0_rpcs_rx_clk.clkr,\n\t[GCC_EMAC0_RPCS_TX_CLK] = &gcc_emac0_rpcs_tx_clk.clkr,\n\t[GCC_EMAC0_SGMIIPHY_MAC_RCLK_SRC] = &gcc_emac0_sgmiiphy_mac_rclk_src.clkr,\n\t[GCC_EMAC0_SGMIIPHY_MAC_TCLK_SRC] = &gcc_emac0_sgmiiphy_mac_tclk_src.clkr,\n\t[GCC_EMAC0_SLV_AHB_CLK] = &gcc_emac0_slv_ahb_clk.clkr,\n\t[GCC_EMAC0_XGXS_RX_CLK] = &gcc_emac0_xgxs_rx_clk.clkr,\n\t[GCC_EMAC0_XGXS_TX_CLK] = &gcc_emac0_xgxs_tx_clk.clkr,\n\t[GCC_EMAC1_AXI_CLK] = &gcc_emac1_axi_clk.clkr,\n\t[GCC_EMAC1_CC_SGMIIPHY_RX_CLK] = &gcc_emac1_cc_sgmiiphy_rx_clk.clkr,\n\t[GCC_EMAC1_CC_SGMIIPHY_RX_CLK_SRC] = &gcc_emac1_cc_sgmiiphy_rx_clk_src.clkr,\n\t[GCC_EMAC1_CC_SGMIIPHY_TX_CLK] = &gcc_emac1_cc_sgmiiphy_tx_clk.clkr,\n\t[GCC_EMAC1_CC_SGMIIPHY_TX_CLK_SRC] = &gcc_emac1_cc_sgmiiphy_tx_clk_src.clkr,\n\t[GCC_EMAC1_PHY_AUX_CLK] = &gcc_emac1_phy_aux_clk.clkr,\n\t[GCC_EMAC1_PHY_AUX_CLK_SRC] = &gcc_emac1_phy_aux_clk_src.clkr,\n\t[GCC_EMAC1_PTP_CLK] = &gcc_emac1_ptp_clk.clkr,\n\t[GCC_EMAC1_PTP_CLK_SRC] = &gcc_emac1_ptp_clk_src.clkr,\n\t[GCC_EMAC1_RGMII_CLK] = &gcc_emac1_rgmii_clk.clkr,\n\t[GCC_EMAC1_RGMII_CLK_SRC] = &gcc_emac1_rgmii_clk_src.clkr,\n\t[GCC_EMAC1_RPCS_RX_CLK] = &gcc_emac1_rpcs_rx_clk.clkr,\n\t[GCC_EMAC1_RPCS_TX_CLK] = &gcc_emac1_rpcs_tx_clk.clkr,\n\t[GCC_EMAC1_SGMIIPHY_MAC_RCLK_SRC] = &gcc_emac1_sgmiiphy_mac_rclk_src.clkr,\n\t[GCC_EMAC1_SGMIIPHY_MAC_TCLK_SRC] = &gcc_emac1_sgmiiphy_mac_tclk_src.clkr,\n\t[GCC_EMAC1_SLV_AHB_CLK] = &gcc_emac1_slv_ahb_clk.clkr,\n\t[GCC_EMAC1_XGXS_RX_CLK] = &gcc_emac1_xgxs_rx_clk.clkr,\n\t[GCC_EMAC1_XGXS_TX_CLK] = &gcc_emac1_xgxs_tx_clk.clkr,\n\t[GCC_EMAC_0_CLKREF_EN] = &gcc_emac_0_clkref_en.clkr,\n\t[GCC_EMAC_1_CLKREF_EN] = &gcc_emac_1_clkref_en.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP1_CLK_SRC] = &gcc_gp1_clk_src.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP2_CLK_SRC] = &gcc_gp2_clk_src.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_GP3_CLK_SRC] = &gcc_gp3_clk_src.clkr,\n\t[GCC_PCIE_0_CLKREF_EN] = &gcc_pcie_0_clkref_en.clkr,\n\t[GCC_PCIE_1_AUX_CLK] = &gcc_pcie_1_aux_clk.clkr,\n\t[GCC_PCIE_1_AUX_PHY_CLK_SRC] = &gcc_pcie_1_aux_phy_clk_src.clkr,\n\t[GCC_PCIE_1_CFG_AHB_CLK] = &gcc_pcie_1_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_1_CLKREF_EN] = &gcc_pcie_1_clkref_en.clkr,\n\t[GCC_PCIE_1_MSTR_AXI_CLK] = &gcc_pcie_1_mstr_axi_clk.clkr,\n\t[GCC_PCIE_1_PHY_RCHNG_CLK] = &gcc_pcie_1_phy_rchng_clk.clkr,\n\t[GCC_PCIE_1_PHY_RCHNG_CLK_SRC] = &gcc_pcie_1_phy_rchng_clk_src.clkr,\n\t[GCC_PCIE_1_PIPE_CLK] = &gcc_pcie_1_pipe_clk.clkr,\n\t[GCC_PCIE_1_PIPE_CLK_SRC] = &gcc_pcie_1_pipe_clk_src.clkr,\n\t[GCC_PCIE_1_PIPE_DIV2_CLK] = &gcc_pcie_1_pipe_div2_clk.clkr,\n\t[GCC_PCIE_1_PIPE_DIV2_CLK_SRC] = &gcc_pcie_1_pipe_div2_clk_src.clkr,\n\t[GCC_PCIE_1_SLV_AXI_CLK] = &gcc_pcie_1_slv_axi_clk.clkr,\n\t[GCC_PCIE_1_SLV_Q2A_AXI_CLK] = &gcc_pcie_1_slv_q2a_axi_clk.clkr,\n\t[GCC_PCIE_2_AUX_CLK] = &gcc_pcie_2_aux_clk.clkr,\n\t[GCC_PCIE_2_AUX_PHY_CLK_SRC] = &gcc_pcie_2_aux_phy_clk_src.clkr,\n\t[GCC_PCIE_2_CFG_AHB_CLK] = &gcc_pcie_2_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_2_CLKREF_EN] = &gcc_pcie_2_clkref_en.clkr,\n\t[GCC_PCIE_2_MSTR_AXI_CLK] = &gcc_pcie_2_mstr_axi_clk.clkr,\n\t[GCC_PCIE_2_PHY_RCHNG_CLK] = &gcc_pcie_2_phy_rchng_clk.clkr,\n\t[GCC_PCIE_2_PHY_RCHNG_CLK_SRC] = &gcc_pcie_2_phy_rchng_clk_src.clkr,\n\t[GCC_PCIE_2_PIPE_CLK] = &gcc_pcie_2_pipe_clk.clkr,\n\t[GCC_PCIE_2_PIPE_CLK_SRC] = &gcc_pcie_2_pipe_clk_src.clkr,\n\t[GCC_PCIE_2_PIPE_DIV2_CLK] = &gcc_pcie_2_pipe_div2_clk.clkr,\n\t[GCC_PCIE_2_PIPE_DIV2_CLK_SRC] = &gcc_pcie_2_pipe_div2_clk_src.clkr,\n\t[GCC_PCIE_2_SLV_AXI_CLK] = &gcc_pcie_2_slv_axi_clk.clkr,\n\t[GCC_PCIE_2_SLV_Q2A_AXI_CLK] = &gcc_pcie_2_slv_q2a_axi_clk.clkr,\n\t[GCC_PCIE_AUX_CLK] = &gcc_pcie_aux_clk.clkr,\n\t[GCC_PCIE_AUX_CLK_SRC] = &gcc_pcie_aux_clk_src.clkr,\n\t[GCC_PCIE_AUX_PHY_CLK_SRC] = &gcc_pcie_aux_phy_clk_src.clkr,\n\t[GCC_PCIE_CFG_AHB_CLK] = &gcc_pcie_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_MSTR_AXI_CLK] = &gcc_pcie_mstr_axi_clk.clkr,\n\t[GCC_PCIE_PIPE_CLK] = &gcc_pcie_pipe_clk.clkr,\n\t[GCC_PCIE_PIPE_CLK_SRC] = &gcc_pcie_pipe_clk_src.clkr,\n\t[GCC_PCIE_RCHNG_PHY_CLK] = &gcc_pcie_rchng_phy_clk.clkr,\n\t[GCC_PCIE_RCHNG_PHY_CLK_SRC] = &gcc_pcie_rchng_phy_clk_src.clkr,\n\t[GCC_PCIE_SLEEP_CLK] = &gcc_pcie_sleep_clk.clkr,\n\t[GCC_PCIE_SLV_AXI_CLK] = &gcc_pcie_slv_axi_clk.clkr,\n\t[GCC_PCIE_SLV_Q2A_AXI_CLK] = &gcc_pcie_slv_q2a_axi_clk.clkr,\n\t[GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,\n\t[GCC_PDM2_CLK_SRC] = &gcc_pdm2_clk_src.clkr,\n\t[GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,\n\t[GCC_PDM_XO4_CLK] = &gcc_pdm_xo4_clk.clkr,\n\t[GCC_QUPV3_WRAP0_CORE_2X_CLK] = &gcc_qupv3_wrap0_core_2x_clk.clkr,\n\t[GCC_QUPV3_WRAP0_CORE_CLK] = &gcc_qupv3_wrap0_core_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S0_CLK] = &gcc_qupv3_wrap0_s0_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S0_CLK_SRC] = &gcc_qupv3_wrap0_s0_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S1_CLK] = &gcc_qupv3_wrap0_s1_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S1_CLK_SRC] = &gcc_qupv3_wrap0_s1_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S2_CLK] = &gcc_qupv3_wrap0_s2_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S2_CLK_SRC] = &gcc_qupv3_wrap0_s2_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S3_CLK] = &gcc_qupv3_wrap0_s3_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S3_CLK_SRC] = &gcc_qupv3_wrap0_s3_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S4_CLK] = &gcc_qupv3_wrap0_s4_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S4_CLK_SRC] = &gcc_qupv3_wrap0_s4_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S5_CLK_SRC] = &gcc_qupv3_wrap0_s5_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S6_CLK] = &gcc_qupv3_wrap0_s6_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S6_CLK_SRC] = &gcc_qupv3_wrap0_s6_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S7_CLK] = &gcc_qupv3_wrap0_s7_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S7_CLK_SRC] = &gcc_qupv3_wrap0_s7_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S8_CLK] = &gcc_qupv3_wrap0_s8_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S8_CLK_SRC] = &gcc_qupv3_wrap0_s8_clk_src.clkr,\n\t[GCC_QUPV3_WRAP_0_M_AHB_CLK] = &gcc_qupv3_wrap_0_m_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_0_S_AHB_CLK] = &gcc_qupv3_wrap_0_s_ahb_clk.clkr,\n\t[GCC_SDCC1_AHB_CLK] = &gcc_sdcc1_ahb_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK] = &gcc_sdcc1_apps_clk.clkr,\n\t[GCC_SDCC1_APPS_CLK_SRC] = &gcc_sdcc1_apps_clk_src.clkr,\n\t[GCC_SDCC2_AHB_CLK] = &gcc_sdcc2_ahb_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK] = &gcc_sdcc2_apps_clk.clkr,\n\t[GCC_SDCC2_APPS_CLK_SRC] = &gcc_sdcc2_apps_clk_src.clkr,\n\t[GCC_USB2_CLKREF_EN] = &gcc_usb2_clkref_en.clkr,\n\t[GCC_USB30_MASTER_CLK] = &gcc_usb30_master_clk.clkr,\n\t[GCC_USB30_MASTER_CLK_SRC] = &gcc_usb30_master_clk_src.clkr,\n\t[GCC_USB30_MOCK_UTMI_CLK] = &gcc_usb30_mock_utmi_clk.clkr,\n\t[GCC_USB30_MOCK_UTMI_CLK_SRC] = &gcc_usb30_mock_utmi_clk_src.clkr,\n\t[GCC_USB30_MOCK_UTMI_POSTDIV_CLK_SRC] = &gcc_usb30_mock_utmi_postdiv_clk_src.clkr,\n\t[GCC_USB30_MSTR_AXI_CLK] = &gcc_usb30_mstr_axi_clk.clkr,\n\t[GCC_USB30_SLEEP_CLK] = &gcc_usb30_sleep_clk.clkr,\n\t[GCC_USB30_SLV_AHB_CLK] = &gcc_usb30_slv_ahb_clk.clkr,\n\t[GCC_USB3_PHY_AUX_CLK] = &gcc_usb3_phy_aux_clk.clkr,\n\t[GCC_USB3_PHY_AUX_CLK_SRC] = &gcc_usb3_phy_aux_clk_src.clkr,\n\t[GCC_USB3_PHY_PIPE_CLK] = &gcc_usb3_phy_pipe_clk.clkr,\n\t[GCC_USB3_PHY_PIPE_CLK_SRC] = &gcc_usb3_phy_pipe_clk_src.clkr,\n\t[GCC_USB3_PRIM_CLKREF_EN] = &gcc_usb3_prim_clkref_en.clkr,\n\t[GCC_USB_PHY_CFG_AHB2PHY_CLK] = &gcc_usb_phy_cfg_ahb2phy_clk.clkr,\n\t[GPLL0] = &gpll0.clkr,\n\t[GPLL0_OUT_EVEN] = &gpll0_out_even.clkr,\n\t[GPLL4] = &gpll4.clkr,\n\t[GPLL5] = &gpll5.clkr,\n\t[GPLL6] = &gpll6.clkr,\n\t[GPLL8] = &gpll8.clkr,\n};\n\nstatic struct gdsc *gcc_sdx75_gdscs[] = {\n\t[GCC_EMAC0_GDSC] = &gcc_emac0_gdsc,\n\t[GCC_EMAC1_GDSC] = &gcc_emac1_gdsc,\n\t[GCC_PCIE_1_GDSC] = &gcc_pcie_1_gdsc,\n\t[GCC_PCIE_1_PHY_GDSC] = &gcc_pcie_1_phy_gdsc,\n\t[GCC_PCIE_2_GDSC] = &gcc_pcie_2_gdsc,\n\t[GCC_PCIE_2_PHY_GDSC] = &gcc_pcie_2_phy_gdsc,\n\t[GCC_PCIE_GDSC] = &gcc_pcie_gdsc,\n\t[GCC_PCIE_PHY_GDSC] = &gcc_pcie_phy_gdsc,\n\t[GCC_USB30_GDSC] = &gcc_usb30_gdsc,\n\t[GCC_USB3_PHY_GDSC] = &gcc_usb3_phy_gdsc,\n};\n\nstatic const struct qcom_reset_map gcc_sdx75_resets[] = {\n\t[GCC_EMAC0_BCR] = { 0x71000 },\n\t[GCC_EMAC0_RGMII_CLK_ARES] = { 0x71050, 2 },\n\t[GCC_EMAC1_BCR] = { 0x72000 },\n\t[GCC_EMMC_BCR] = { 0x6b000 },\n\t[GCC_PCIE_1_BCR] = { 0x67000 },\n\t[GCC_PCIE_1_LINK_DOWN_BCR] = { 0x9e700 },\n\t[GCC_PCIE_1_NOCSR_COM_PHY_BCR] = { 0x56120 },\n\t[GCC_PCIE_1_PHY_BCR] = { 0x56000 },\n\t[GCC_PCIE_2_BCR] = { 0x68000 },\n\t[GCC_PCIE_2_LINK_DOWN_BCR] = { 0x9f700 },\n\t[GCC_PCIE_2_NOCSR_COM_PHY_BCR] = { 0x6e130 },\n\t[GCC_PCIE_2_PHY_BCR] = { 0x6e000 },\n\t[GCC_PCIE_BCR] = { 0x53000 },\n\t[GCC_PCIE_LINK_DOWN_BCR] = { 0x87000 },\n\t[GCC_PCIE_NOCSR_COM_PHY_BCR] = { 0x88008 },\n\t[GCC_PCIE_PHY_BCR] = { 0x54000 },\n\t[GCC_PCIE_PHY_CFG_AHB_BCR] = { 0x88000 },\n\t[GCC_PCIE_PHY_COM_BCR] = { 0x88004 },\n\t[GCC_PCIE_PHY_NOCSR_COM_PHY_BCR] = { 0x8800c },\n\t[GCC_QUSB2PHY_BCR] = { 0x2a000 },\n\t[GCC_TCSR_PCIE_BCR] = { 0x84000 },\n\t[GCC_USB30_BCR] = { 0x27000 },\n\t[GCC_USB3_PHY_BCR] = { 0x28000 },\n\t[GCC_USB3PHY_PHY_BCR] = { 0x28004 },\n\t[GCC_USB_PHY_CFG_AHB2PHY_BCR] = { 0x29000 },\n};\n\nstatic const struct clk_rcg_dfs_data gcc_dfs_clocks[] = {\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s0_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s1_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s2_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s3_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s4_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s5_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s6_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s7_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s8_clk_src),\n};\n\nstatic const struct regmap_config gcc_sdx75_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0x1f41f0,\n\t.fast_io = true,\n};\n\nstatic const struct qcom_cc_desc gcc_sdx75_desc = {\n\t.config = &gcc_sdx75_regmap_config,\n\t.clks = gcc_sdx75_clocks,\n\t.num_clks = ARRAY_SIZE(gcc_sdx75_clocks),\n\t.resets = gcc_sdx75_resets,\n\t.num_resets = ARRAY_SIZE(gcc_sdx75_resets),\n\t.gdscs = gcc_sdx75_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gcc_sdx75_gdscs),\n};\n\nstatic const struct of_device_id gcc_sdx75_match_table[] = {\n\t{ .compatible = \"qcom,sdx75-gcc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_sdx75_match_table);\n\nstatic int gcc_sdx75_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tint ret;\n\n\tregmap = qcom_cc_map(pdev, &gcc_sdx75_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tret = qcom_cc_register_rcg_dfs(regmap, gcc_dfs_clocks,\n\t\t\t\t       ARRAY_SIZE(gcc_dfs_clocks));\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tregmap_update_bits(regmap, 0x3e004, BIT(0), BIT(0));\n\tregmap_update_bits(regmap, 0x3e008, BIT(0), BIT(0));\n\n\treturn qcom_cc_really_probe(pdev, &gcc_sdx75_desc, regmap);\n}\n\nstatic struct platform_driver gcc_sdx75_driver = {\n\t.probe = gcc_sdx75_probe,\n\t.driver = {\n\t\t.name = \"gcc-sdx75\",\n\t\t.of_match_table = gcc_sdx75_match_table,\n\t},\n};\n\nstatic int __init gcc_sdx75_init(void)\n{\n\treturn platform_driver_register(&gcc_sdx75_driver);\n}\nsubsys_initcall(gcc_sdx75_init);\n\nstatic void __exit gcc_sdx75_exit(void)\n{\n\tplatform_driver_unregister(&gcc_sdx75_driver);\n}\nmodule_exit(gcc_sdx75_exit);\n\nMODULE_DESCRIPTION(\"QTI GCC SDX75 Driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}